[deliverable/linux.git] / drivers / gpio / gpio-pch.c

/*
 * Copyright (C) 2010 OKI SEMICONDUCTOR Co., LTD.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
 */
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/gpio.h>
#include <linux/interrupt.h>
#include <linux/irq.h>

#define PCH_EDGE_FALLING	0
#define PCH_EDGE_RISING		BIT(0)
#define PCH_LEVEL_L		BIT(1)
#define PCH_LEVEL_H		(BIT(0) | BIT(1))
#define PCH_EDGE_BOTH		BIT(2)
#define PCH_IM_MASK		(BIT(0) | BIT(1) | BIT(2))

#define PCH_IRQ_BASE		24

struct pch_regs {
	u32	ien;
	u32	istatus;
	u32	idisp;
	u32	iclr;
	u32	imask;
	u32	imaskclr;
	u32	po;
	u32	pi;
	u32	pm;
	u32	im0;
	u32	im1;
	u32	reserved[3];
	u32	gpio_use_sel;
	u32	reset;
};

enum pch_type_t {
	INTEL_EG20T_PCH,
	OKISEMI_ML7223m_IOH, /* OKISEMI ML7223 IOH PCIe Bus-m */
	OKISEMI_ML7223n_IOH  /* OKISEMI ML7223 IOH PCIe Bus-n */
};

/* Specifies number of GPIO PINS */
static int gpio_pins[] = {
	[INTEL_EG20T_PCH] = 12,
	[OKISEMI_ML7223m_IOH] = 8,
	[OKISEMI_ML7223n_IOH] = 8,
};

/**
 * struct pch_gpio_reg_data - The register store data.
 * @ien_reg:	To store contents of IEN register.
 * @imask_reg:	To store contents of IMASK register.
 * @po_reg:	To store contents of PO register.
 * @pm_reg:	To store contents of PM register.
 * @im0_reg:	To store contents of IM0 register.
 * @im1_reg:	To store contents of IM1 register.
 * @gpio_use_sel_reg : To store contents of GPIO_USE_SEL register.
 *		       (Only ML7223 Bus-n)
 */
struct pch_gpio_reg_data {
	u32 ien_reg;
	u32 imask_reg;
	u32 po_reg;
	u32 pm_reg;
	u32 im0_reg;
	u32 im1_reg;
	u32 gpio_use_sel_reg;
};

/**
 * struct pch_gpio - GPIO private data structure.
 * @base:			PCI base address of Memory mapped I/O register.
 * @reg:			Memory mapped PCH GPIO register list.
 * @dev:			Pointer to device structure.
 * @gpio:			Data for GPIO infrastructure.
 * @pch_gpio_reg:		Memory mapped Register data is saved here
 *				when suspend.
 * @lock:			Used for register access protection
 * @irq_base:		Save base of IRQ number for interrupt
 * @ioh:		IOH ID
 * @spinlock:		Used for register access protection in
 *				interrupt context pch_irq_mask,
 *				pch_irq_unmask and pch_irq_type;
 */
struct pch_gpio {
	void __iomem *base;
	struct pch_regs __iomem *reg;
	struct device *dev;
	struct gpio_chip gpio;
	struct pch_gpio_reg_data pch_gpio_reg;
	struct mutex lock;
	int irq_base;
	enum pch_type_t ioh;
	spinlock_t spinlock;
};

static void pch_gpio_set(struct gpio_chip *gpio, unsigned nr, int val)
{
	u32 reg_val;
	struct pch_gpio *chip =	container_of(gpio, struct pch_gpio, gpio);

	mutex_lock(&chip->lock);
	reg_val = ioread32(&chip->reg->po);
	if (val)
		reg_val |= (1 << nr);
	else
		reg_val &= ~(1 << nr);

	iowrite32(reg_val, &chip->reg->po);
	mutex_unlock(&chip->lock);
}

static int pch_gpio_get(struct gpio_chip *gpio, unsigned nr)
{
	struct pch_gpio *chip =	container_of(gpio, struct pch_gpio, gpio);

	return ioread32(&chip->reg->pi) & (1 << nr);
}

static int pch_gpio_direction_output(struct gpio_chip *gpio, unsigned nr,
				     int val)
{
	struct pch_gpio *chip =	container_of(gpio, struct pch_gpio, gpio);
	u32 pm;
	u32 reg_val;

	mutex_lock(&chip->lock);
	pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
	pm |= (1 << nr);
	iowrite32(pm, &chip->reg->pm);

	reg_val = ioread32(&chip->reg->po);
	if (val)
		reg_val |= (1 << nr);
	else
		reg_val &= ~(1 << nr);
	iowrite32(reg_val, &chip->reg->po);

	mutex_unlock(&chip->lock);

	return 0;
}

static int pch_gpio_direction_input(struct gpio_chip *gpio, unsigned nr)
{
	struct pch_gpio *chip =	container_of(gpio, struct pch_gpio, gpio);
	u32 pm;

	mutex_lock(&chip->lock);
	pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
	pm &= ~(1 << nr);
	iowrite32(pm, &chip->reg->pm);
	mutex_unlock(&chip->lock);

	return 0;
}

/*
 * Save register configuration and disable interrupts.
 */
static void pch_gpio_save_reg_conf(struct pch_gpio *chip)
{
	chip->pch_gpio_reg.ien_reg = ioread32(&chip->reg->ien);
	chip->pch_gpio_reg.imask_reg = ioread32(&chip->reg->imask);
	chip->pch_gpio_reg.po_reg = ioread32(&chip->reg->po);
	chip->pch_gpio_reg.pm_reg = ioread32(&chip->reg->pm);
	chip->pch_gpio_reg.im0_reg = ioread32(&chip->reg->im0);
	if (chip->ioh == INTEL_EG20T_PCH)
		chip->pch_gpio_reg.im1_reg = ioread32(&chip->reg->im1);
	if (chip->ioh == OKISEMI_ML7223n_IOH)
		chip->pch_gpio_reg.gpio_use_sel_reg =\
					    ioread32(&chip->reg->gpio_use_sel);
}

/*
 * This function restores the register configuration of the GPIO device.
 */
static void pch_gpio_restore_reg_conf(struct pch_gpio *chip)
{
	iowrite32(chip->pch_gpio_reg.ien_reg, &chip->reg->ien);
	iowrite32(chip->pch_gpio_reg.imask_reg, &chip->reg->imask);
	/* to store contents of PO register */
	iowrite32(chip->pch_gpio_reg.po_reg, &chip->reg->po);
	/* to store contents of PM register */
	iowrite32(chip->pch_gpio_reg.pm_reg, &chip->reg->pm);
	iowrite32(chip->pch_gpio_reg.im0_reg, &chip->reg->im0);
	if (chip->ioh == INTEL_EG20T_PCH)
		iowrite32(chip->pch_gpio_reg.im1_reg, &chip->reg->im1);
	if (chip->ioh == OKISEMI_ML7223n_IOH)
		iowrite32(chip->pch_gpio_reg.gpio_use_sel_reg,
			  &chip->reg->gpio_use_sel);
}

static int pch_gpio_to_irq(struct gpio_chip *gpio, unsigned offset)
{
	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	return chip->irq_base + offset;
}

static void pch_gpio_setup(struct pch_gpio *chip)
{
	struct gpio_chip *gpio = &chip->gpio;

	gpio->label = dev_name(chip->dev);
	gpio->owner = THIS_MODULE;
	gpio->direction_input = pch_gpio_direction_input;
	gpio->get = pch_gpio_get;
	gpio->direction_output = pch_gpio_direction_output;
	gpio->set = pch_gpio_set;
	gpio->dbg_show = NULL;
	gpio->base = -1;
	gpio->ngpio = gpio_pins[chip->ioh];
	gpio->can_sleep = 0;
	gpio->to_irq = pch_gpio_to_irq;
}

static int pch_irq_type(struct irq_data *d, unsigned int type)
{
	u32 im;
	u32 *im_reg;
	u32 ien;
	u32 im_pos;
	int ch;
	unsigned long flags;
	u32 val;
	int irq = d->irq;
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct pch_gpio *chip = gc->private;

	ch = irq - chip->irq_base;
	if (irq <= chip->irq_base + 7) {
		im_reg = &chip->reg->im0;
		im_pos = ch;
	} else {
		im_reg = &chip->reg->im1;
		im_pos = ch - 8;
	}
	dev_dbg(chip->dev, "%s:irq=%d type=%d ch=%d pos=%d\n",
		__func__, irq, type, ch, im_pos);

	spin_lock_irqsave(&chip->spinlock, flags);

	switch (type) {
	case IRQ_TYPE_EDGE_RISING:
		val = PCH_EDGE_RISING;
		break;
	case IRQ_TYPE_EDGE_FALLING:
		val = PCH_EDGE_FALLING;
		break;
	case IRQ_TYPE_EDGE_BOTH:
		val = PCH_EDGE_BOTH;
		break;
	case IRQ_TYPE_LEVEL_HIGH:
		val = PCH_LEVEL_H;
		break;
	case IRQ_TYPE_LEVEL_LOW:
		val = PCH_LEVEL_L;
		break;
	case IRQ_TYPE_PROBE:
		goto end;
	default:
		dev_warn(chip->dev, "%s: unknown type(%dd)",
			__func__, type);
		goto end;
	}

	/* Set interrupt mode */
	im = ioread32(im_reg) & ~(PCH_IM_MASK << (im_pos * 4));
	iowrite32(im | (val << (im_pos * 4)), im_reg);

	/* iclr */
	iowrite32(BIT(ch), &chip->reg->iclr);

	/* IMASKCLR */
	iowrite32(BIT(ch), &chip->reg->imaskclr);

	/* Enable interrupt */
	ien = ioread32(&chip->reg->ien);
	iowrite32(ien | BIT(ch), &chip->reg->ien);
end:
	spin_unlock_irqrestore(&chip->spinlock, flags);

	return 0;
}

static void pch_irq_unmask(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct pch_gpio *chip = gc->private;

	iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imaskclr);
}

static void pch_irq_mask(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct pch_gpio *chip = gc->private;

	iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imask);
}

static irqreturn_t pch_gpio_handler(int irq, void *dev_id)
{
	struct pch_gpio *chip = dev_id;
	u32 reg_val = ioread32(&chip->reg->istatus);
	int i;
	int ret = IRQ_NONE;

	for (i = 0; i < gpio_pins[chip->ioh]; i++) {
		if (reg_val & BIT(i)) {
			dev_dbg(chip->dev, "%s:[%d]:irq=%d  status=0x%x\n",
				__func__, i, irq, reg_val);
			iowrite32(BIT(i), &chip->reg->iclr);
			generic_handle_irq(chip->irq_base + i);
			ret = IRQ_HANDLED;
		}
	}
	return ret;
}

static __devinit void pch_gpio_alloc_generic_chip(struct pch_gpio *chip,
				unsigned int irq_start, unsigned int num)
{
	struct irq_chip_generic *gc;
	struct irq_chip_type *ct;

	gc = irq_alloc_generic_chip("pch_gpio", 1, irq_start, chip->base,
				    handle_simple_irq);
	gc->private = chip;
	ct = gc->chip_types;

	ct->chip.irq_mask = pch_irq_mask;
	ct->chip.irq_unmask = pch_irq_unmask;
	ct->chip.irq_set_type = pch_irq_type;

	irq_setup_generic_chip(gc, IRQ_MSK(num), IRQ_GC_INIT_MASK_CACHE,
			       IRQ_NOREQUEST | IRQ_NOPROBE, 0);
}

static int __devinit pch_gpio_probe(struct pci_dev *pdev,
				    const struct pci_device_id *id)
{
	s32 ret;
	struct pch_gpio *chip;
	int irq_base;

	chip = kzalloc(sizeof(*chip), GFP_KERNEL);
	if (chip == NULL)
		return -ENOMEM;

	chip->dev = &pdev->dev;
	ret = pci_enable_device(pdev);
	if (ret) {
		dev_err(&pdev->dev, "%s : pci_enable_device FAILED", __func__);
		goto err_pci_enable;
	}

	ret = pci_request_regions(pdev, KBUILD_MODNAME);
	if (ret) {
		dev_err(&pdev->dev, "pci_request_regions FAILED-%d", ret);
		goto err_request_regions;
	}

	chip->base = pci_iomap(pdev, 1, 0);
	if (chip->base == 0) {
		dev_err(&pdev->dev, "%s : pci_iomap FAILED", __func__);
		ret = -ENOMEM;
		goto err_iomap;
	}

	if (pdev->device == 0x8803)
		chip->ioh = INTEL_EG20T_PCH;
	else if (pdev->device == 0x8014)
		chip->ioh = OKISEMI_ML7223m_IOH;
	else if (pdev->device == 0x8043)
		chip->ioh = OKISEMI_ML7223n_IOH;

	chip->reg = chip->base;
	pci_set_drvdata(pdev, chip);
	mutex_init(&chip->lock);
	pch_gpio_setup(chip);
	ret = gpiochip_add(&chip->gpio);
	if (ret) {
		dev_err(&pdev->dev, "PCH gpio: Failed to register GPIO\n");
		goto err_gpiochip_add;
	}

	irq_base = irq_alloc_descs(-1, 0, gpio_pins[chip->ioh], NUMA_NO_NODE);
	if (irq_base < 0) {
		dev_warn(&pdev->dev, "PCH gpio: Failed to get IRQ base num\n");
		chip->irq_base = -1;
		goto end;
	}
	chip->irq_base = irq_base;

	ret = request_irq(pdev->irq, pch_gpio_handler,
			     IRQF_SHARED, KBUILD_MODNAME, chip);
	if (ret != 0) {
		dev_err(&pdev->dev,
			"%s request_irq failed\n", __func__);
		goto err_request_irq;
	}

	pch_gpio_alloc_generic_chip(chip, irq_base, gpio_pins[chip->ioh]);

	/* Initialize interrupt ien register */
	iowrite32(0, &chip->reg->ien);
end:
	return 0;

err_request_irq:
	irq_free_descs(irq_base, gpio_pins[chip->ioh]);

	ret = gpiochip_remove(&chip->gpio);
	if (ret)
		dev_err(&pdev->dev, "%s gpiochip_remove failed\n", __func__);

err_gpiochip_add:
	pci_iounmap(pdev, chip->base);

err_iomap:
	pci_release_regions(pdev);

err_request_regions:
	pci_disable_device(pdev);

err_pci_enable:
	kfree(chip);
	dev_err(&pdev->dev, "%s Failed returns %d\n", __func__, ret);
	return ret;
}

static void __devexit pch_gpio_remove(struct pci_dev *pdev)
{
	int err;
	struct pch_gpio *chip = pci_get_drvdata(pdev);

	if (chip->irq_base != -1) {
		free_irq(pdev->irq, chip);

		irq_free_descs(chip->irq_base, gpio_pins[chip->ioh]);
	}

	err = gpiochip_remove(&chip->gpio);
	if (err)
		dev_err(&pdev->dev, "Failed gpiochip_remove\n");

	pci_iounmap(pdev, chip->base);
	pci_release_regions(pdev);
	pci_disable_device(pdev);
	kfree(chip);
}

#ifdef CONFIG_PM
static int pch_gpio_suspend(struct pci_dev *pdev, pm_message_t state)
{
	s32 ret;
	struct pch_gpio *chip = pci_get_drvdata(pdev);
	unsigned long flags;

	spin_lock_irqsave(&chip->spinlock, flags);
	pch_gpio_save_reg_conf(chip);
	spin_unlock_irqrestore(&chip->spinlock, flags);

	ret = pci_save_state(pdev);
	if (ret) {
		dev_err(&pdev->dev, "pci_save_state Failed-%d\n", ret);
		return ret;
	}
	pci_disable_device(pdev);
	pci_set_power_state(pdev, PCI_D0);
	ret = pci_enable_wake(pdev, PCI_D0, 1);
	if (ret)
		dev_err(&pdev->dev, "pci_enable_wake Failed -%d\n", ret);

	return 0;
}

static int pch_gpio_resume(struct pci_dev *pdev)
{
	s32 ret;
	struct pch_gpio *chip = pci_get_drvdata(pdev);
	unsigned long flags;

	ret = pci_enable_wake(pdev, PCI_D0, 0);

	pci_set_power_state(pdev, PCI_D0);
	ret = pci_enable_device(pdev);
	if (ret) {
		dev_err(&pdev->dev, "pci_enable_device Failed-%d ", ret);
		return ret;
	}
	pci_restore_state(pdev);

	spin_lock_irqsave(&chip->spinlock, flags);
	iowrite32(0x01, &chip->reg->reset);
	iowrite32(0x00, &chip->reg->reset);
	pch_gpio_restore_reg_conf(chip);
	spin_unlock_irqrestore(&chip->spinlock, flags);

	return 0;
}
#else
#define pch_gpio_suspend NULL
#define pch_gpio_resume NULL
#endif

#define PCI_VENDOR_ID_ROHM             0x10DB
static DEFINE_PCI_DEVICE_TABLE(pch_gpio_pcidev_id) = {
	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x8803) },
	{ PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8014) },
	{ PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8043) },
	{ 0, }
};
MODULE_DEVICE_TABLE(pci, pch_gpio_pcidev_id);

static struct pci_driver pch_gpio_driver = {
	.name = "pch_gpio",
	.id_table = pch_gpio_pcidev_id,
	.probe = pch_gpio_probe,
	.remove = __devexit_p(pch_gpio_remove),
	.suspend = pch_gpio_suspend,
	.resume = pch_gpio_resume
};

static int __init pch_gpio_pci_init(void)
{
	return pci_register_driver(&pch_gpio_driver);
}
module_init(pch_gpio_pci_init);

static void __exit pch_gpio_pci_exit(void)
{
	pci_unregister_driver(&pch_gpio_driver);
}
module_exit(pch_gpio_pci_exit);

MODULE_DESCRIPTION("PCH GPIO PCI Driver");
MODULE_LICENSE("GPL");
Commit	Line	Data
04c17aa8 TM	1	/*
	2	* Copyright (C) 2010 OKI SEMICONDUCTOR Co., LTD.
	3	*
	4	* This program is free software; you can redistribute it and/or modify
	5	* it under the terms of the GNU General Public License as published by
	6	* the Free Software Foundation; version 2 of the License.
	7	*
	8	* This program is distributed in the hope that it will be useful,
	9	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	10	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	11	* GNU General Public License for more details.
	12	*
	13	* You should have received a copy of the GNU General Public License
	14	* along with this program; if not, write to the Free Software
	15	* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
	16	*/
	17	#include <linux/kernel.h>
	18	#include <linux/pci.h>
	19	#include <linux/gpio.h>
38eb18a6 TM	20	#include <linux/interrupt.h>
	21	#include <linux/irq.h>
	22
	23	#define PCH_EDGE_FALLING 0
	24	#define PCH_EDGE_RISING BIT(0)
	25	#define PCH_LEVEL_L BIT(1)
	26	#define PCH_LEVEL_H (BIT(0) \| BIT(1))
	27	#define PCH_EDGE_BOTH BIT(2)
	28	#define PCH_IM_MASK (BIT(0) \| BIT(1) \| BIT(2))
	29
	30	#define PCH_IRQ_BASE 24
04c17aa8	31
04c17aa8 TM	32	struct pch_regs {
	33	u32 ien;
	34	u32 istatus;
	35	u32 idisp;
	36	u32 iclr;
	37	u32 imask;
	38	u32 imaskclr;
	39	u32 po;
	40	u32 pi;
	41	u32 pm;
	42	u32 im0;
	43	u32 im1;
e98bed7f TM	44	u32 reserved[3];
e98bed7f TM	45	u32 gpio_use_sel;
04c17aa8 TM	46	u32 reset;
	47	};
	48
d4260e6d TM	49	enum pch_type_t {
	50	INTEL_EG20T_PCH,
	51	OKISEMI_ML7223m_IOH, /* OKISEMI ML7223 IOH PCIe Bus-m */
	52	OKISEMI_ML7223n_IOH /* OKISEMI ML7223 IOH PCIe Bus-n */
	53	};
	54
	55	/* Specifies number of GPIO PINS */
	56	static int gpio_pins[] = {
	57	[INTEL_EG20T_PCH] = 12,
	58	[OKISEMI_ML7223m_IOH] = 8,
	59	[OKISEMI_ML7223n_IOH] = 8,
	60	};
	61
04c17aa8 TM	62	/**
04c17aa8 TM	63	* struct pch_gpio_reg_data - The register store data.
38eb18a6 TM	64	* @ien_reg: To store contents of IEN register.
38eb18a6 TM	65	* @imask_reg: To store contents of IMASK register.
04c17aa8 TM	66	* @po_reg: To store contents of PO register.
04c17aa8 TM	67	* @pm_reg: To store contents of PM register.
e98bed7f TM	68	* @im0_reg: To store contents of IM0 register.
	69	* @im1_reg: To store contents of IM1 register.
	70	* @gpio_use_sel_reg : To store contents of GPIO_USE_SEL register.
	71	* (Only ML7223 Bus-n)
04c17aa8 TM	72	*/
04c17aa8 TM	73	struct pch_gpio_reg_data {
38eb18a6 TM	74	u32 ien_reg;
38eb18a6 TM	75	u32 imask_reg;
04c17aa8 TM	76	u32 po_reg;
04c17aa8 TM	77	u32 pm_reg;
e98bed7f TM	78	u32 im0_reg;
	79	u32 im1_reg;
	80	u32 gpio_use_sel_reg;
04c17aa8 TM	81	};
	82
	83	/**
	84	* struct pch_gpio - GPIO private data structure.
	85	* @base: PCI base address of Memory mapped I/O register.
	86	* @reg: Memory mapped PCH GPIO register list.
	87	* @dev: Pointer to device structure.
	88	* @gpio: Data for GPIO infrastructure.
	89	* @pch_gpio_reg: Memory mapped Register data is saved here
	90	* when suspend.
38eb18a6 TM	91	* @lock: Used for register access protection
38eb18a6 TM	92	* @irq_base: Save base of IRQ number for interrupt
d4260e6d	93	* @ioh: IOH ID
d568a681 TM	94	* @spinlock: Used for register access protection in
	95	* interrupt context pch_irq_mask,
	96	* pch_irq_unmask and pch_irq_type;
04c17aa8 TM	97	*/
	98	struct pch_gpio {
	99	void __iomem *base;
	100	struct pch_regs __iomem *reg;
	101	struct device *dev;
	102	struct gpio_chip gpio;
	103	struct pch_gpio_reg_data pch_gpio_reg;
	104	struct mutex lock;
38eb18a6	105	int irq_base;
d4260e6d	106	enum pch_type_t ioh;
d568a681	107	spinlock_t spinlock;
04c17aa8 TM	108	};
	109
	110	static void pch_gpio_set(struct gpio_chip *gpio, unsigned nr, int val)
	111	{
	112	u32 reg_val;
	113	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	114
	115	mutex_lock(&chip->lock);
	116	reg_val = ioread32(&chip->reg->po);
	117	if (val)
	118	reg_val \|= (1 << nr);
	119	else
	120	reg_val &= ~(1 << nr);
	121
	122	iowrite32(reg_val, &chip->reg->po);
	123	mutex_unlock(&chip->lock);
	124	}
	125
	126	static int pch_gpio_get(struct gpio_chip *gpio, unsigned nr)
	127	{
	128	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	129
	130	return ioread32(&chip->reg->pi) & (1 << nr);
	131	}
	132
	133	static int pch_gpio_direction_output(struct gpio_chip *gpio, unsigned nr,
	134	int val)
	135	{
	136	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	137	u32 pm;
	138	u32 reg_val;
	139
	140	mutex_lock(&chip->lock);
d4260e6d	141	pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
04c17aa8 TM	142	pm \|= (1 << nr);
	143	iowrite32(pm, &chip->reg->pm);
	144
	145	reg_val = ioread32(&chip->reg->po);
	146	if (val)
	147	reg_val \|= (1 << nr);
	148	else
	149	reg_val &= ~(1 << nr);
88aab934	150	iowrite32(reg_val, &chip->reg->po);
04c17aa8 TM	151
	152	mutex_unlock(&chip->lock);
	153
	154	return 0;
	155	}
	156
	157	static int pch_gpio_direction_input(struct gpio_chip *gpio, unsigned nr)
	158	{
	159	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	160	u32 pm;
	161
	162	mutex_lock(&chip->lock);
d4260e6d	163	pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
04c17aa8 TM	164	pm &= ~(1 << nr);
	165	iowrite32(pm, &chip->reg->pm);
	166	mutex_unlock(&chip->lock);
	167
	168	return 0;
	169	}
	170
	171	/*
	172	* Save register configuration and disable interrupts.
	173	*/
	174	static void pch_gpio_save_reg_conf(struct pch_gpio *chip)
	175	{
38eb18a6 TM	176	chip->pch_gpio_reg.ien_reg = ioread32(&chip->reg->ien);
38eb18a6 TM	177	chip->pch_gpio_reg.imask_reg = ioread32(&chip->reg->imask);
04c17aa8 TM	178	chip->pch_gpio_reg.po_reg = ioread32(&chip->reg->po);
04c17aa8 TM	179	chip->pch_gpio_reg.pm_reg = ioread32(&chip->reg->pm);
e98bed7f TM	180	chip->pch_gpio_reg.im0_reg = ioread32(&chip->reg->im0);
	181	if (chip->ioh == INTEL_EG20T_PCH)
	182	chip->pch_gpio_reg.im1_reg = ioread32(&chip->reg->im1);
	183	if (chip->ioh == OKISEMI_ML7223n_IOH)
	184	chip->pch_gpio_reg.gpio_use_sel_reg =\
	185	ioread32(&chip->reg->gpio_use_sel);
04c17aa8 TM	186	}
	187
	188	/*
	189	* This function restores the register configuration of the GPIO device.
	190	*/
	191	static void pch_gpio_restore_reg_conf(struct pch_gpio *chip)
	192	{
38eb18a6 TM	193	iowrite32(chip->pch_gpio_reg.ien_reg, &chip->reg->ien);
38eb18a6 TM	194	iowrite32(chip->pch_gpio_reg.imask_reg, &chip->reg->imask);
04c17aa8 TM	195	/* to store contents of PO register */
	196	iowrite32(chip->pch_gpio_reg.po_reg, &chip->reg->po);
	197	/* to store contents of PM register */
	198	iowrite32(chip->pch_gpio_reg.pm_reg, &chip->reg->pm);
e98bed7f TM	199	iowrite32(chip->pch_gpio_reg.im0_reg, &chip->reg->im0);
	200	if (chip->ioh == INTEL_EG20T_PCH)
	201	iowrite32(chip->pch_gpio_reg.im1_reg, &chip->reg->im1);
	202	if (chip->ioh == OKISEMI_ML7223n_IOH)
	203	iowrite32(chip->pch_gpio_reg.gpio_use_sel_reg,
	204	&chip->reg->gpio_use_sel);
04c17aa8 TM	205	}
04c17aa8 TM	206
38eb18a6 TM	207	static int pch_gpio_to_irq(struct gpio_chip *gpio, unsigned offset)
	208	{
	209	struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
	210	return chip->irq_base + offset;
	211	}
	212
04c17aa8 TM	213	static void pch_gpio_setup(struct pch_gpio *chip)
	214	{
	215	struct gpio_chip *gpio = &chip->gpio;
	216
	217	gpio->label = dev_name(chip->dev);
	218	gpio->owner = THIS_MODULE;
	219	gpio->direction_input = pch_gpio_direction_input;
	220	gpio->get = pch_gpio_get;
	221	gpio->direction_output = pch_gpio_direction_output;
	222	gpio->set = pch_gpio_set;
	223	gpio->dbg_show = NULL;
	224	gpio->base = -1;
d4260e6d	225	gpio->ngpio = gpio_pins[chip->ioh];
04c17aa8	226	gpio->can_sleep = 0;
38eb18a6 TM	227	gpio->to_irq = pch_gpio_to_irq;
	228	}
	229
	230	static int pch_irq_type(struct irq_data *d, unsigned int type)
	231	{
	232	u32 im;
	233	u32 *im_reg;
	234	u32 ien;
	235	u32 im_pos;
	236	int ch;
	237	unsigned long flags;
	238	u32 val;
	239	int irq = d->irq;
	240	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	241	struct pch_gpio *chip = gc->private;
	242
	243	ch = irq - chip->irq_base;
	244	if (irq <= chip->irq_base + 7) {
	245	im_reg = &chip->reg->im0;
	246	im_pos = ch;
	247	} else {
	248	im_reg = &chip->reg->im1;
	249	im_pos = ch - 8;
	250	}
	251	dev_dbg(chip->dev, "%s:irq=%d type=%d ch=%d pos=%d\n",
	252	__func__, irq, type, ch, im_pos);
	253
	254	spin_lock_irqsave(&chip->spinlock, flags);
	255
	256	switch (type) {
	257	case IRQ_TYPE_EDGE_RISING:
	258	val = PCH_EDGE_RISING;
	259	break;
	260	case IRQ_TYPE_EDGE_FALLING:
	261	val = PCH_EDGE_FALLING;
	262	break;
	263	case IRQ_TYPE_EDGE_BOTH:
	264	val = PCH_EDGE_BOTH;
	265	break;
	266	case IRQ_TYPE_LEVEL_HIGH:
	267	val = PCH_LEVEL_H;
	268	break;
	269	case IRQ_TYPE_LEVEL_LOW:
	270	val = PCH_LEVEL_L;
	271	break;
	272	case IRQ_TYPE_PROBE:
	273	goto end;
	274	default:
	275	dev_warn(chip->dev, "%s: unknown type(%dd)",
	276	__func__, type);
	277	goto end;
	278	}
	279
	280	/* Set interrupt mode */
	281	im = ioread32(im_reg) & ~(PCH_IM_MASK << (im_pos * 4));
	282	iowrite32(im \| (val << (im_pos * 4)), im_reg);
	283
	284	/* iclr */
	285	iowrite32(BIT(ch), &chip->reg->iclr);
	286
	287	/* IMASKCLR */
	288	iowrite32(BIT(ch), &chip->reg->imaskclr);
	289
	290	/* Enable interrupt */
291	ien = ioread32(&chip->reg->ien);
292	iowrite32(ien \| BIT(ch), &chip->reg->ien);
293	end:
294	spin_unlock_irqrestore(&chip->spinlock, flags);
295
296	return 0;
297	}
298
299	static void pch_irq_unmask(struct irq_data *d)
300	{
301	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
302	struct pch_gpio *chip = gc->private;
303
304	iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imaskclr);
305	}
306
307	static void pch_irq_mask(struct irq_data *d)
308	{
309	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
310	struct pch_gpio *chip = gc->private;
311
312	iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imask);
313	}
314
315	static irqreturn_t pch_gpio_handler(int irq, void *dev_id)
316	{
317	struct pch_gpio *chip = dev_id;
318	u32 reg_val = ioread32(&chip->reg->istatus);
319	int i;
320	int ret = IRQ_NONE;
321
322	for (i = 0; i < gpio_pins[chip->ioh]; i++) {
323	if (reg_val & BIT(i)) {
324	dev_dbg(chip->dev, "%s:[%d]:irq=%d status=0x%x\n",
325	__func__, i, irq, reg_val);
326	iowrite32(BIT(i), &chip->reg->iclr);
327	generic_handle_irq(chip->irq_base + i);
328	ret = IRQ_HANDLED;
329	}
330	}
331	return ret;
332	}
333
334	static __devinit void pch_gpio_alloc_generic_chip(struct pch_gpio *chip,
335	unsigned int irq_start, unsigned int num)
336	{
337	struct irq_chip_generic *gc;
338	struct irq_chip_type *ct;
339
340	gc = irq_alloc_generic_chip("pch_gpio", 1, irq_start, chip->base,
341	handle_simple_irq);
342	gc->private = chip;
343	ct = gc->chip_types;
344
345	ct->chip.irq_mask = pch_irq_mask;
346	ct->chip.irq_unmask = pch_irq_unmask;
347	ct->chip.irq_set_type = pch_irq_type;
348
349	irq_setup_generic_chip(gc, IRQ_MSK(num), IRQ_GC_INIT_MASK_CACHE,
350	IRQ_NOREQUEST \| IRQ_NOPROBE, 0);
04c17aa8 TM	351	}
	352
	353	static int __devinit pch_gpio_probe(struct pci_dev *pdev,
	354	const struct pci_device_id *id)
	355	{
	356	s32 ret;
	357	struct pch_gpio *chip;
38eb18a6	358	int irq_base;
04c17aa8 TM	359
	360	chip = kzalloc(sizeof(*chip), GFP_KERNEL);
	361	if (chip == NULL)
	362	return -ENOMEM;
	363
	364	chip->dev = &pdev->dev;
	365	ret = pci_enable_device(pdev);
	366	if (ret) {
	367	dev_err(&pdev->dev, "%s : pci_enable_device FAILED", __func__);
	368	goto err_pci_enable;
	369	}
	370
	371	ret = pci_request_regions(pdev, KBUILD_MODNAME);
	372	if (ret) {
	373	dev_err(&pdev->dev, "pci_request_regions FAILED-%d", ret);
	374	goto err_request_regions;
	375	}
	376
	377	chip->base = pci_iomap(pdev, 1, 0);
	378	if (chip->base == 0) {
	379	dev_err(&pdev->dev, "%s : pci_iomap FAILED", __func__);
	380	ret = -ENOMEM;
	381	goto err_iomap;
	382	}
	383
d4260e6d TM	384	if (pdev->device == 0x8803)
	385	chip->ioh = INTEL_EG20T_PCH;
	386	else if (pdev->device == 0x8014)
	387	chip->ioh = OKISEMI_ML7223m_IOH;
	388	else if (pdev->device == 0x8043)
	389	chip->ioh = OKISEMI_ML7223n_IOH;
	390
04c17aa8 TM	391	chip->reg = chip->base;
	392	pci_set_drvdata(pdev, chip);
	393	mutex_init(&chip->lock);
	394	pch_gpio_setup(chip);
	395	ret = gpiochip_add(&chip->gpio);
	396	if (ret) {
	397	dev_err(&pdev->dev, "PCH gpio: Failed to register GPIO\n");
	398	goto err_gpiochip_add;
	399	}
	400
2824bc9c	401	irq_base = irq_alloc_descs(-1, 0, gpio_pins[chip->ioh], NUMA_NO_NODE);
38eb18a6 TM	402	if (irq_base < 0) {
	403	dev_warn(&pdev->dev, "PCH gpio: Failed to get IRQ base num\n");
	404	chip->irq_base = -1;
	405	goto end;
	406	}
	407	chip->irq_base = irq_base;
	408
	409	ret = request_irq(pdev->irq, pch_gpio_handler,
	410	IRQF_SHARED, KBUILD_MODNAME, chip);
	411	if (ret != 0) {
	412	dev_err(&pdev->dev,
	413	"%s request_irq failed\n", __func__);
	414	goto err_request_irq;
	415	}
	416
	417	pch_gpio_alloc_generic_chip(chip, irq_base, gpio_pins[chip->ioh]);
	418
	419	/* Initialize interrupt ien register */
	420	iowrite32(0, &chip->reg->ien);
	421	end:
04c17aa8 TM	422	return 0;
04c17aa8 TM	423
38eb18a6 TM	424	err_request_irq:
	425	irq_free_descs(irq_base, gpio_pins[chip->ioh]);
	426
	427	ret = gpiochip_remove(&chip->gpio);
	428	if (ret)
	429	dev_err(&pdev->dev, "%s gpiochip_remove failed\n", __func__);
	430
04c17aa8 TM	431	err_gpiochip_add:
	432	pci_iounmap(pdev, chip->base);
	433
	434	err_iomap:
	435	pci_release_regions(pdev);
	436
	437	err_request_regions:
	438	pci_disable_device(pdev);
	439
	440	err_pci_enable:
	441	kfree(chip);
	442	dev_err(&pdev->dev, "%s Failed returns %d\n", __func__, ret);
	443	return ret;
	444	}
	445
	446	static void __devexit pch_gpio_remove(struct pci_dev *pdev)
	447	{
	448	int err;
	449	struct pch_gpio *chip = pci_get_drvdata(pdev);
	450
38eb18a6 TM	451	if (chip->irq_base != -1) {
	452	free_irq(pdev->irq, chip);
	453
	454	irq_free_descs(chip->irq_base, gpio_pins[chip->ioh]);
	455	}
	456
04c17aa8 TM	457	err = gpiochip_remove(&chip->gpio);
	458	if (err)
	459	dev_err(&pdev->dev, "Failed gpiochip_remove\n");
	460
	461	pci_iounmap(pdev, chip->base);
	462	pci_release_regions(pdev);
	463	pci_disable_device(pdev);
	464	kfree(chip);
	465	}
	466
	467	#ifdef CONFIG_PM
	468	static int pch_gpio_suspend(struct pci_dev *pdev, pm_message_t state)
	469	{
	470	s32 ret;
	471	struct pch_gpio *chip = pci_get_drvdata(pdev);
d568a681	472	unsigned long flags;
04c17aa8	473
d568a681	474	spin_lock_irqsave(&chip->spinlock, flags);
04c17aa8	475	pch_gpio_save_reg_conf(chip);
d568a681	476	spin_unlock_irqrestore(&chip->spinlock, flags);
04c17aa8 TM	477
	478	ret = pci_save_state(pdev);
	479	if (ret) {
	480	dev_err(&pdev->dev, "pci_save_state Failed-%d\n", ret);
	481	return ret;
	482	}
	483	pci_disable_device(pdev);
	484	pci_set_power_state(pdev, PCI_D0);
	485	ret = pci_enable_wake(pdev, PCI_D0, 1);
	486	if (ret)
	487	dev_err(&pdev->dev, "pci_enable_wake Failed -%d\n", ret);
	488
	489	return 0;
	490	}
	491
	492	static int pch_gpio_resume(struct pci_dev *pdev)
	493	{
	494	s32 ret;
	495	struct pch_gpio *chip = pci_get_drvdata(pdev);
d568a681	496	unsigned long flags;
04c17aa8 TM	497
	498	ret = pci_enable_wake(pdev, PCI_D0, 0);
	499
	500	pci_set_power_state(pdev, PCI_D0);
	501	ret = pci_enable_device(pdev);
	502	if (ret) {
	503	dev_err(&pdev->dev, "pci_enable_device Failed-%d ", ret);
	504	return ret;
	505	}
	506	pci_restore_state(pdev);
	507
d568a681	508	spin_lock_irqsave(&chip->spinlock, flags);
04c17aa8 TM	509	iowrite32(0x01, &chip->reg->reset);
	510	iowrite32(0x00, &chip->reg->reset);
	511	pch_gpio_restore_reg_conf(chip);
d568a681	512	spin_unlock_irqrestore(&chip->spinlock, flags);
04c17aa8 TM	513
	514	return 0;
	515	}
	516	#else
	517	#define pch_gpio_suspend NULL
	518	#define pch_gpio_resume NULL
	519	#endif
	520
bc786cce	521	#define PCI_VENDOR_ID_ROHM 0x10DB
04c17aa8 TM	522	static DEFINE_PCI_DEVICE_TABLE(pch_gpio_pcidev_id) = {
04c17aa8 TM	523	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x8803) },
bc786cce	524	{ PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8014) },
c3520a1a	525	{ PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8043) },
04c17aa8 TM	526	{ 0, }
04c17aa8 TM	527	};
19234cdd	528	MODULE_DEVICE_TABLE(pci, pch_gpio_pcidev_id);
04c17aa8 TM	529
	530	static struct pci_driver pch_gpio_driver = {
	531	.name = "pch_gpio",
	532	.id_table = pch_gpio_pcidev_id,
	533	.probe = pch_gpio_probe,
	534	.remove = __devexit_p(pch_gpio_remove),
	535	.suspend = pch_gpio_suspend,
	536	.resume = pch_gpio_resume
	537	};
	538
	539	static int __init pch_gpio_pci_init(void)
	540	{
	541	return pci_register_driver(&pch_gpio_driver);
	542	}
	543	module_init(pch_gpio_pci_init);
	544
	545	static void __exit pch_gpio_pci_exit(void)
	546	{
	547	pci_unregister_driver(&pch_gpio_driver);
	548	}
	549	module_exit(pch_gpio_pci_exit);
	550
	551	MODULE_DESCRIPTION("PCH GPIO PCI Driver");
	552	MODULE_LICENSE("GPL");