[deliverable/linux.git] / drivers / gpio / gpio-tegra.c

/*
 * arch/arm/mach-tegra/gpio.c
 *
 * Copyright (c) 2010 Google, Inc
 *
 * Author:
 *	Erik Gilling <konkers@google.com>
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include <linux/init.h>
#include <linux/irq.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/gpio.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/module.h>
#include <linux/irqdomain.h>
#include <linux/pinctrl/consumer.h>

#include <asm/mach/irq.h>

#include <mach/iomap.h>
#include <mach/suspend.h>

#define GPIO_BANK(x)		((x) >> 5)
#define GPIO_PORT(x)		(((x) >> 3) & 0x3)
#define GPIO_BIT(x)		((x) & 0x7)

#define GPIO_REG(x)		(GPIO_BANK(x) * tegra_gpio_bank_stride + \
					GPIO_PORT(x) * 4)

#define GPIO_CNF(x)		(GPIO_REG(x) + 0x00)
#define GPIO_OE(x)		(GPIO_REG(x) + 0x10)
#define GPIO_OUT(x)		(GPIO_REG(x) + 0X20)
#define GPIO_IN(x)		(GPIO_REG(x) + 0x30)
#define GPIO_INT_STA(x)		(GPIO_REG(x) + 0x40)
#define GPIO_INT_ENB(x)		(GPIO_REG(x) + 0x50)
#define GPIO_INT_LVL(x)		(GPIO_REG(x) + 0x60)
#define GPIO_INT_CLR(x)		(GPIO_REG(x) + 0x70)

#define GPIO_MSK_CNF(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0x00)
#define GPIO_MSK_OE(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0x10)
#define GPIO_MSK_OUT(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0X20)
#define GPIO_MSK_INT_STA(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x40)
#define GPIO_MSK_INT_ENB(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x50)
#define GPIO_MSK_INT_LVL(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x60)

#define GPIO_INT_LVL_MASK		0x010101
#define GPIO_INT_LVL_EDGE_RISING	0x000101
#define GPIO_INT_LVL_EDGE_FALLING	0x000100
#define GPIO_INT_LVL_EDGE_BOTH		0x010100
#define GPIO_INT_LVL_LEVEL_HIGH		0x000001
#define GPIO_INT_LVL_LEVEL_LOW		0x000000

struct tegra_gpio_bank {
	int bank;
	int irq;
	spinlock_t lvl_lock[4];
#ifdef CONFIG_PM
	u32 cnf[4];
	u32 out[4];
	u32 oe[4];
	u32 int_enb[4];
	u32 int_lvl[4];
#endif
};

static struct irq_domain *irq_domain;
static void __iomem *regs;
static u32 tegra_gpio_bank_count;
static u32 tegra_gpio_bank_stride;
static u32 tegra_gpio_upper_offset;
static struct tegra_gpio_bank *tegra_gpio_banks;

static inline void tegra_gpio_writel(u32 val, u32 reg)
{
	__raw_writel(val, regs + reg);
}

static inline u32 tegra_gpio_readl(u32 reg)
{
	return __raw_readl(regs + reg);
}

static int tegra_gpio_compose(int bank, int port, int bit)
{
	return (bank << 5) | ((port & 0x3) << 3) | (bit & 0x7);
}

static void tegra_gpio_mask_write(u32 reg, int gpio, int value)
{
	u32 val;

	val = 0x100 << GPIO_BIT(gpio);
	if (value)
		val |= 1 << GPIO_BIT(gpio);
	tegra_gpio_writel(val, reg);
}

static void tegra_gpio_enable(int gpio)
{
	tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 1);
}
EXPORT_SYMBOL_GPL(tegra_gpio_enable);

static void tegra_gpio_disable(int gpio)
{
	tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 0);
}
EXPORT_SYMBOL_GPL(tegra_gpio_disable);

int tegra_gpio_request(struct gpio_chip *chip, unsigned offset)
{
	return pinctrl_request_gpio(offset);
}

void tegra_gpio_free(struct gpio_chip *chip, unsigned offset)
{
	pinctrl_free_gpio(offset);
	tegra_gpio_disable(offset);
}

static void tegra_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
{
	tegra_gpio_mask_write(GPIO_MSK_OUT(offset), offset, value);
}

static int tegra_gpio_get(struct gpio_chip *chip, unsigned offset)
{
	return (tegra_gpio_readl(GPIO_IN(offset)) >> GPIO_BIT(offset)) & 0x1;
}

static int tegra_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 0);
	tegra_gpio_enable(offset);
	return 0;
}

static int tegra_gpio_direction_output(struct gpio_chip *chip, unsigned offset,
					int value)
{
	tegra_gpio_set(chip, offset, value);
	tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 1);
	tegra_gpio_enable(offset);
	return 0;
}

static int tegra_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
{
	return irq_find_mapping(irq_domain, offset);
}

static struct gpio_chip tegra_gpio_chip = {
	.label			= "tegra-gpio",
	.request		= tegra_gpio_request,
	.free			= tegra_gpio_free,
	.direction_input	= tegra_gpio_direction_input,
	.get			= tegra_gpio_get,
	.direction_output	= tegra_gpio_direction_output,
	.set			= tegra_gpio_set,
	.to_irq			= tegra_gpio_to_irq,
	.base			= 0,
};

static void tegra_gpio_irq_ack(struct irq_data *d)
{
	int gpio = d->hwirq;

	tegra_gpio_writel(1 << GPIO_BIT(gpio), GPIO_INT_CLR(gpio));
}

static void tegra_gpio_irq_mask(struct irq_data *d)
{
	int gpio = d->hwirq;

	tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 0);
}

static void tegra_gpio_irq_unmask(struct irq_data *d)
{
	int gpio = d->hwirq;

	tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 1);
}

static int tegra_gpio_irq_set_type(struct irq_data *d, unsigned int type)
{
	int gpio = d->hwirq;
	struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
	int port = GPIO_PORT(gpio);
	int lvl_type;
	int val;
	unsigned long flags;

	switch (type & IRQ_TYPE_SENSE_MASK) {
	case IRQ_TYPE_EDGE_RISING:
		lvl_type = GPIO_INT_LVL_EDGE_RISING;
		break;

	case IRQ_TYPE_EDGE_FALLING:
		lvl_type = GPIO_INT_LVL_EDGE_FALLING;
		break;

	case IRQ_TYPE_EDGE_BOTH:
		lvl_type = GPIO_INT_LVL_EDGE_BOTH;
		break;

	case IRQ_TYPE_LEVEL_HIGH:
		lvl_type = GPIO_INT_LVL_LEVEL_HIGH;
		break;

	case IRQ_TYPE_LEVEL_LOW:
		lvl_type = GPIO_INT_LVL_LEVEL_LOW;
		break;

	default:
		return -EINVAL;
	}

	spin_lock_irqsave(&bank->lvl_lock[port], flags);

	val = tegra_gpio_readl(GPIO_INT_LVL(gpio));
	val &= ~(GPIO_INT_LVL_MASK << GPIO_BIT(gpio));
	val |= lvl_type << GPIO_BIT(gpio);
	tegra_gpio_writel(val, GPIO_INT_LVL(gpio));

	spin_unlock_irqrestore(&bank->lvl_lock[port], flags);

	tegra_gpio_mask_write(GPIO_MSK_OE(gpio), gpio, 0);
	tegra_gpio_enable(gpio);

	if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH))
		__irq_set_handler_locked(d->irq, handle_level_irq);
	else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
		__irq_set_handler_locked(d->irq, handle_edge_irq);

	return 0;
}

static void tegra_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
{
	struct tegra_gpio_bank *bank;
	int port;
	int pin;
	int unmasked = 0;
	struct irq_chip *chip = irq_desc_get_chip(desc);

	chained_irq_enter(chip, desc);

	bank = irq_get_handler_data(irq);

	for (port = 0; port < 4; port++) {
		int gpio = tegra_gpio_compose(bank->bank, port, 0);
		unsigned long sta = tegra_gpio_readl(GPIO_INT_STA(gpio)) &
			tegra_gpio_readl(GPIO_INT_ENB(gpio));
		u32 lvl = tegra_gpio_readl(GPIO_INT_LVL(gpio));

		for_each_set_bit(pin, &sta, 8) {
			tegra_gpio_writel(1 << pin, GPIO_INT_CLR(gpio));

			/* if gpio is edge triggered, clear condition
			 * before executing the hander so that we don't
			 * miss edges
			 */
			if (lvl & (0x100 << pin)) {
				unmasked = 1;
				chained_irq_exit(chip, desc);
			}

			generic_handle_irq(gpio_to_irq(gpio + pin));
		}
	}

	if (!unmasked)
		chained_irq_exit(chip, desc);

}

#ifdef CONFIG_PM
void tegra_gpio_resume(void)
{
	unsigned long flags;
	int b;
	int p;

	local_irq_save(flags);

	for (b = 0; b < tegra_gpio_bank_count; b++) {
		struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];

		for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
			unsigned int gpio = (b<<5) | (p<<3);
			tegra_gpio_writel(bank->cnf[p], GPIO_CNF(gpio));
			tegra_gpio_writel(bank->out[p], GPIO_OUT(gpio));
			tegra_gpio_writel(bank->oe[p], GPIO_OE(gpio));
			tegra_gpio_writel(bank->int_lvl[p], GPIO_INT_LVL(gpio));
			tegra_gpio_writel(bank->int_enb[p], GPIO_INT_ENB(gpio));
		}
	}

	local_irq_restore(flags);
}

void tegra_gpio_suspend(void)
{
	unsigned long flags;
	int b;
	int p;

	local_irq_save(flags);
	for (b = 0; b < tegra_gpio_bank_count; b++) {
		struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];

		for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
			unsigned int gpio = (b<<5) | (p<<3);
			bank->cnf[p] = tegra_gpio_readl(GPIO_CNF(gpio));
			bank->out[p] = tegra_gpio_readl(GPIO_OUT(gpio));
			bank->oe[p] = tegra_gpio_readl(GPIO_OE(gpio));
			bank->int_enb[p] = tegra_gpio_readl(GPIO_INT_ENB(gpio));
			bank->int_lvl[p] = tegra_gpio_readl(GPIO_INT_LVL(gpio));
		}
	}
	local_irq_restore(flags);
}

static int tegra_gpio_wake_enable(struct irq_data *d, unsigned int enable)
{
	struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
	return irq_set_irq_wake(bank->irq, enable);
}
#endif

static struct irq_chip tegra_gpio_irq_chip = {
	.name		= "GPIO",
	.irq_ack	= tegra_gpio_irq_ack,
	.irq_mask	= tegra_gpio_irq_mask,
	.irq_unmask	= tegra_gpio_irq_unmask,
	.irq_set_type	= tegra_gpio_irq_set_type,
#ifdef CONFIG_PM
	.irq_set_wake	= tegra_gpio_wake_enable,
#endif
};

struct tegra_gpio_soc_config {
	u32 bank_stride;
	u32 upper_offset;
};

static struct tegra_gpio_soc_config tegra20_gpio_config = {
	.bank_stride = 0x80,
	.upper_offset = 0x800,
};

static struct tegra_gpio_soc_config tegra30_gpio_config = {
	.bank_stride = 0x100,
	.upper_offset = 0x80,
};

static struct of_device_id tegra_gpio_of_match[] __devinitdata = {
	{ .compatible = "nvidia,tegra30-gpio", .data = &tegra30_gpio_config },
	{ .compatible = "nvidia,tegra20-gpio", .data = &tegra20_gpio_config },
	{ },
};

/* This lock class tells lockdep that GPIO irqs are in a different
 * category than their parents, so it won't report false recursion.
 */
static struct lock_class_key gpio_lock_class;

static int __devinit tegra_gpio_probe(struct platform_device *pdev)
{
	const struct of_device_id *match;
	struct tegra_gpio_soc_config *config;
	int irq_base;
	struct resource *res;
	struct tegra_gpio_bank *bank;
	int gpio;
	int i;
	int j;

	match = of_match_device(tegra_gpio_of_match, &pdev->dev);
	if (match)
		config = (struct tegra_gpio_soc_config *)match->data;
	else
		config = &tegra20_gpio_config;

	tegra_gpio_bank_stride = config->bank_stride;
	tegra_gpio_upper_offset = config->upper_offset;

	for (;;) {
		res = platform_get_resource(pdev, IORESOURCE_IRQ, tegra_gpio_bank_count);
		if (!res)
			break;
		tegra_gpio_bank_count++;
	}
	if (!tegra_gpio_bank_count) {
		dev_err(&pdev->dev, "Missing IRQ resource\n");
		return -ENODEV;
	}

	tegra_gpio_chip.ngpio = tegra_gpio_bank_count * 32;

	tegra_gpio_banks = devm_kzalloc(&pdev->dev,
			tegra_gpio_bank_count * sizeof(*tegra_gpio_banks),
			GFP_KERNEL);
	if (!tegra_gpio_banks) {
		dev_err(&pdev->dev, "Couldn't allocate bank structure\n");
		return -ENODEV;
	}

	irq_base = irq_alloc_descs(-1, 0, tegra_gpio_chip.ngpio, 0);
	if (irq_base < 0) {
		dev_err(&pdev->dev, "Couldn't allocate IRQ numbers\n");
		return -ENODEV;
	}
	irq_domain = irq_domain_add_legacy(pdev->dev.of_node,
					   tegra_gpio_chip.ngpio, irq_base, 0,
					   &irq_domain_simple_ops, NULL);

	for (i = 0; i < tegra_gpio_bank_count; i++) {
		res = platform_get_resource(pdev, IORESOURCE_IRQ, i);
		if (!res) {
			dev_err(&pdev->dev, "Missing IRQ resource\n");
			return -ENODEV;
		}

		bank = &tegra_gpio_banks[i];
		bank->bank = i;
		bank->irq = res->start;
	}

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(&pdev->dev, "Missing MEM resource\n");
		return -ENODEV;
	}

	regs = devm_request_and_ioremap(&pdev->dev, res);
	if (!regs) {
		dev_err(&pdev->dev, "Couldn't ioremap regs\n");
		return -ENODEV;
	}

	for (i = 0; i < tegra_gpio_bank_count; i++) {
		for (j = 0; j < 4; j++) {
			int gpio = tegra_gpio_compose(i, j, 0);
			tegra_gpio_writel(0x00, GPIO_INT_ENB(gpio));
		}
	}

#ifdef CONFIG_OF_GPIO
	tegra_gpio_chip.of_node = pdev->dev.of_node;
#endif

	gpiochip_add(&tegra_gpio_chip);

	for (gpio = 0; gpio < tegra_gpio_chip.ngpio; gpio++) {
		int irq = irq_find_mapping(irq_domain, gpio);
		/* No validity check; all Tegra GPIOs are valid IRQs */

		bank = &tegra_gpio_banks[GPIO_BANK(gpio)];

		irq_set_lockdep_class(irq, &gpio_lock_class);
		irq_set_chip_data(irq, bank);
		irq_set_chip_and_handler(irq, &tegra_gpio_irq_chip,
					 handle_simple_irq);
		set_irq_flags(irq, IRQF_VALID);
	}

	for (i = 0; i < tegra_gpio_bank_count; i++) {
		bank = &tegra_gpio_banks[i];

		irq_set_chained_handler(bank->irq, tegra_gpio_irq_handler);
		irq_set_handler_data(bank->irq, bank);

		for (j = 0; j < 4; j++)
			spin_lock_init(&bank->lvl_lock[j]);
	}

	return 0;
}

static struct platform_driver tegra_gpio_driver = {
	.driver		= {
		.name	= "tegra-gpio",
		.owner	= THIS_MODULE,
		.of_match_table = tegra_gpio_of_match,
	},
	.probe		= tegra_gpio_probe,
};

static int __init tegra_gpio_init(void)
{
	return platform_driver_register(&tegra_gpio_driver);
}
postcore_initcall(tegra_gpio_init);

#ifdef	CONFIG_DEBUG_FS

#include <linux/debugfs.h>
#include <linux/seq_file.h>

static int dbg_gpio_show(struct seq_file *s, void *unused)
{
	int i;
	int j;

	for (i = 0; i < tegra_gpio_bank_count; i++) {
		for (j = 0; j < 4; j++) {
			int gpio = tegra_gpio_compose(i, j, 0);
			seq_printf(s,
				"%d:%d %02x %02x %02x %02x %02x %02x %06x\n",
				i, j,
				tegra_gpio_readl(GPIO_CNF(gpio)),
				tegra_gpio_readl(GPIO_OE(gpio)),
				tegra_gpio_readl(GPIO_OUT(gpio)),
				tegra_gpio_readl(GPIO_IN(gpio)),
				tegra_gpio_readl(GPIO_INT_STA(gpio)),
				tegra_gpio_readl(GPIO_INT_ENB(gpio)),
				tegra_gpio_readl(GPIO_INT_LVL(gpio)));
		}
	}
	return 0;
}

static int dbg_gpio_open(struct inode *inode, struct file *file)
{
	return single_open(file, dbg_gpio_show, &inode->i_private);
}

static const struct file_operations debug_fops = {
	.open		= dbg_gpio_open,
	.read		= seq_read,
	.llseek		= seq_lseek,
	.release	= single_release,
};

static int __init tegra_gpio_debuginit(void)
{
	(void) debugfs_create_file("tegra_gpio", S_IRUGO,
					NULL, NULL, &debug_fops);
	return 0;
}
late_initcall(tegra_gpio_debuginit);
#endif
Commit	Line	Data
3c92db9a EG	1	/*
	2	* arch/arm/mach-tegra/gpio.c
	3	*
	4	* Copyright (c) 2010 Google, Inc
	5	*
	6	* Author:
	7	* Erik Gilling <konkers@google.com>
	8	*
	9	* This software is licensed under the terms of the GNU General Public
	10	* License version 2, as published by the Free Software Foundation, and
	11	* may be copied, distributed, and modified under those terms.
	12	*
	13	* This program is distributed in the hope that it will be useful,
	14	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	15	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	16	* GNU General Public License for more details.
	17	*
	18	*/
	19
	20	#include <linux/init.h>
	21	#include <linux/irq.h>
2e47b8b3	22	#include <linux/interrupt.h>
3c92db9a EG	23	#include <linux/io.h>
3c92db9a EG	24	#include <linux/gpio.h>
5c1e2c9d	25	#include <linux/of_device.h>
88d8951e SW	26	#include <linux/platform_device.h>
88d8951e SW	27	#include <linux/module.h>
6f74dc9b	28	#include <linux/irqdomain.h>
3e215d0a	29	#include <linux/pinctrl/consumer.h>
3c92db9a	30
98022940 WD	31	#include <asm/mach/irq.h>
98022940 WD	32
3c92db9a	33	#include <mach/iomap.h>
2ea67fd1	34	#include <mach/suspend.h>
3c92db9a EG	35
	36	#define GPIO_BANK(x) ((x) >> 5)
	37	#define GPIO_PORT(x) (((x) >> 3) & 0x3)
	38	#define GPIO_BIT(x) ((x) & 0x7)
	39
5c1e2c9d SW	40	#define GPIO_REG(x) (GPIO_BANK(x) * tegra_gpio_bank_stride + \
5c1e2c9d SW	41	GPIO_PORT(x) * 4)
3c92db9a EG	42
	43	#define GPIO_CNF(x) (GPIO_REG(x) + 0x00)
	44	#define GPIO_OE(x) (GPIO_REG(x) + 0x10)
	45	#define GPIO_OUT(x) (GPIO_REG(x) + 0X20)
	46	#define GPIO_IN(x) (GPIO_REG(x) + 0x30)
	47	#define GPIO_INT_STA(x) (GPIO_REG(x) + 0x40)
	48	#define GPIO_INT_ENB(x) (GPIO_REG(x) + 0x50)
	49	#define GPIO_INT_LVL(x) (GPIO_REG(x) + 0x60)
	50	#define GPIO_INT_CLR(x) (GPIO_REG(x) + 0x70)
	51
5c1e2c9d SW	52	#define GPIO_MSK_CNF(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x00)
	53	#define GPIO_MSK_OE(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x10)
	54	#define GPIO_MSK_OUT(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0X20)
	55	#define GPIO_MSK_INT_STA(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x40)
	56	#define GPIO_MSK_INT_ENB(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x50)
	57	#define GPIO_MSK_INT_LVL(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x60)
3c92db9a EG	58
	59	#define GPIO_INT_LVL_MASK 0x010101
	60	#define GPIO_INT_LVL_EDGE_RISING 0x000101
	61	#define GPIO_INT_LVL_EDGE_FALLING 0x000100
	62	#define GPIO_INT_LVL_EDGE_BOTH 0x010100
	63	#define GPIO_INT_LVL_LEVEL_HIGH 0x000001
	64	#define GPIO_INT_LVL_LEVEL_LOW 0x000000
	65
	66	struct tegra_gpio_bank {
	67	int bank;
	68	int irq;
	69	spinlock_t lvl_lock[4];
2e47b8b3 CC	70	#ifdef CONFIG_PM
	71	u32 cnf[4];
	72	u32 out[4];
	73	u32 oe[4];
	74	u32 int_enb[4];
	75	u32 int_lvl[4];
	76	#endif
3c92db9a EG	77	};
3c92db9a EG	78
bdc93a77	79	static struct irq_domain *irq_domain;
88d8951e	80	static void __iomem *regs;
3391811c	81	static u32 tegra_gpio_bank_count;
5c1e2c9d SW	82	static u32 tegra_gpio_bank_stride;
5c1e2c9d SW	83	static u32 tegra_gpio_upper_offset;
3391811c	84	static struct tegra_gpio_bank *tegra_gpio_banks;
88d8951e SW	85
	86	static inline void tegra_gpio_writel(u32 val, u32 reg)
	87	{
	88	__raw_writel(val, regs + reg);
	89	}
	90
	91	static inline u32 tegra_gpio_readl(u32 reg)
	92	{
	93	return __raw_readl(regs + reg);
	94	}
3c92db9a EG	95
	96	static int tegra_gpio_compose(int bank, int port, int bit)
	97	{
	98	return (bank << 5) \| ((port & 0x3) << 3) \| (bit & 0x7);
	99	}
	100
	101	static void tegra_gpio_mask_write(u32 reg, int gpio, int value)
	102	{
	103	u32 val;
	104
	105	val = 0x100 << GPIO_BIT(gpio);
	106	if (value)
	107	val \|= 1 << GPIO_BIT(gpio);
88d8951e	108	tegra_gpio_writel(val, reg);
3c92db9a EG	109	}
3c92db9a EG	110
3e215d0a	111	static void tegra_gpio_enable(int gpio)
3c92db9a EG	112	{
	113	tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 1);
	114	}
691e06c0	115	EXPORT_SYMBOL_GPL(tegra_gpio_enable);
3c92db9a	116
3e215d0a	117	static void tegra_gpio_disable(int gpio)
3c92db9a EG	118	{
	119	tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 0);
	120	}
691e06c0	121	EXPORT_SYMBOL_GPL(tegra_gpio_disable);
3c92db9a	122
3e215d0a SW	123	int tegra_gpio_request(struct gpio_chip *chip, unsigned offset)
	124	{
	125	return pinctrl_request_gpio(offset);
	126	}
	127
	128	void tegra_gpio_free(struct gpio_chip *chip, unsigned offset)
	129	{
	130	pinctrl_free_gpio(offset);
	131	tegra_gpio_disable(offset);
	132	}
	133
3c92db9a EG	134	static void tegra_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
	135	{
	136	tegra_gpio_mask_write(GPIO_MSK_OUT(offset), offset, value);
	137	}
	138
	139	static int tegra_gpio_get(struct gpio_chip *chip, unsigned offset)
	140	{
88d8951e	141	return (tegra_gpio_readl(GPIO_IN(offset)) >> GPIO_BIT(offset)) & 0x1;
3c92db9a EG	142	}
	143
	144	static int tegra_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
	145	{
	146	tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 0);
3e215d0a	147	tegra_gpio_enable(offset);
3c92db9a EG	148	return 0;
	149	}
	150
	151	static int tegra_gpio_direction_output(struct gpio_chip *chip, unsigned offset,
	152	int value)
	153	{
	154	tegra_gpio_set(chip, offset, value);
	155	tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 1);
3e215d0a	156	tegra_gpio_enable(offset);
3c92db9a EG	157	return 0;
	158	}
	159
438a99c0 SW	160	static int tegra_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
438a99c0 SW	161	{
bdc93a77	162	return irq_find_mapping(irq_domain, offset);
438a99c0	163	}
3c92db9a EG	164
	165	static struct gpio_chip tegra_gpio_chip = {
	166	.label = "tegra-gpio",
3e215d0a SW	167	.request = tegra_gpio_request,
3e215d0a SW	168	.free = tegra_gpio_free,
3c92db9a EG	169	.direction_input = tegra_gpio_direction_input,
	170	.get = tegra_gpio_get,
	171	.direction_output = tegra_gpio_direction_output,
	172	.set = tegra_gpio_set,
438a99c0	173	.to_irq = tegra_gpio_to_irq,
3c92db9a	174	.base = 0,
3c92db9a EG	175	};
3c92db9a EG	176
37337a8d	177	static void tegra_gpio_irq_ack(struct irq_data *d)
3c92db9a	178	{
6f74dc9b	179	int gpio = d->hwirq;
3c92db9a	180
88d8951e	181	tegra_gpio_writel(1 << GPIO_BIT(gpio), GPIO_INT_CLR(gpio));
3c92db9a EG	182	}
3c92db9a EG	183
37337a8d	184	static void tegra_gpio_irq_mask(struct irq_data *d)
3c92db9a	185	{
6f74dc9b	186	int gpio = d->hwirq;
3c92db9a EG	187
	188	tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 0);
	189	}
	190
37337a8d	191	static void tegra_gpio_irq_unmask(struct irq_data *d)
3c92db9a	192	{
6f74dc9b	193	int gpio = d->hwirq;
3c92db9a EG	194
	195	tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 1);
	196	}
	197
37337a8d	198	static int tegra_gpio_irq_set_type(struct irq_data *d, unsigned int type)
3c92db9a	199	{
6f74dc9b	200	int gpio = d->hwirq;
37337a8d	201	struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
3c92db9a EG	202	int port = GPIO_PORT(gpio);
	203	int lvl_type;
	204	int val;
	205	unsigned long flags;
	206
	207	switch (type & IRQ_TYPE_SENSE_MASK) {
	208	case IRQ_TYPE_EDGE_RISING:
	209	lvl_type = GPIO_INT_LVL_EDGE_RISING;
	210	break;
	211
	212	case IRQ_TYPE_EDGE_FALLING:
	213	lvl_type = GPIO_INT_LVL_EDGE_FALLING;
	214	break;
	215
	216	case IRQ_TYPE_EDGE_BOTH:
	217	lvl_type = GPIO_INT_LVL_EDGE_BOTH;
	218	break;
	219
	220	case IRQ_TYPE_LEVEL_HIGH:
	221	lvl_type = GPIO_INT_LVL_LEVEL_HIGH;
	222	break;
	223
	224	case IRQ_TYPE_LEVEL_LOW:
	225	lvl_type = GPIO_INT_LVL_LEVEL_LOW;
	226	break;
	227
	228	default:
	229	return -EINVAL;
	230	}
	231
	232	spin_lock_irqsave(&bank->lvl_lock[port], flags);
	233
88d8951e	234	val = tegra_gpio_readl(GPIO_INT_LVL(gpio));
3c92db9a EG	235	val &= ~(GPIO_INT_LVL_MASK << GPIO_BIT(gpio));
3c92db9a EG	236	val \|= lvl_type << GPIO_BIT(gpio);
88d8951e	237	tegra_gpio_writel(val, GPIO_INT_LVL(gpio));
3c92db9a EG	238
	239	spin_unlock_irqrestore(&bank->lvl_lock[port], flags);
	240
d941136f SW	241	tegra_gpio_mask_write(GPIO_MSK_OE(gpio), gpio, 0);
	242	tegra_gpio_enable(gpio);
	243
3c92db9a	244	if (type & (IRQ_TYPE_LEVEL_LOW \| IRQ_TYPE_LEVEL_HIGH))
6845664a	245	__irq_set_handler_locked(d->irq, handle_level_irq);
3c92db9a	246	else if (type & (IRQ_TYPE_EDGE_FALLING \| IRQ_TYPE_EDGE_RISING))
6845664a	247	__irq_set_handler_locked(d->irq, handle_edge_irq);
3c92db9a EG	248
	249	return 0;
	250	}
	251
	252	static void tegra_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
	253	{
	254	struct tegra_gpio_bank *bank;
	255	int port;
	256	int pin;
	257	int unmasked = 0;
98022940	258	struct irq_chip *chip = irq_desc_get_chip(desc);
3c92db9a	259
98022940	260	chained_irq_enter(chip, desc);
3c92db9a	261
6845664a	262	bank = irq_get_handler_data(irq);
3c92db9a EG	263
	264	for (port = 0; port < 4; port++) {
	265	int gpio = tegra_gpio_compose(bank->bank, port, 0);
88d8951e SW	266	unsigned long sta = tegra_gpio_readl(GPIO_INT_STA(gpio)) &
	267	tegra_gpio_readl(GPIO_INT_ENB(gpio));
	268	u32 lvl = tegra_gpio_readl(GPIO_INT_LVL(gpio));
3c92db9a EG	269
3c92db9a EG	270	for_each_set_bit(pin, &sta, 8) {
88d8951e	271	tegra_gpio_writel(1 << pin, GPIO_INT_CLR(gpio));
3c92db9a EG	272
	273	/* if gpio is edge triggered, clear condition
	274	* before executing the hander so that we don't
	275	* miss edges
	276	*/
	277	if (lvl & (0x100 << pin)) {
	278	unmasked = 1;
98022940	279	chained_irq_exit(chip, desc);
3c92db9a EG	280	}
	281
	282	generic_handle_irq(gpio_to_irq(gpio + pin));
	283	}
	284	}
	285
	286	if (!unmasked)
98022940	287	chained_irq_exit(chip, desc);
3c92db9a EG	288
	289	}
	290
2e47b8b3 CC	291	#ifdef CONFIG_PM
	292	void tegra_gpio_resume(void)
	293	{
	294	unsigned long flags;
c8309ef6 CC	295	int b;
c8309ef6 CC	296	int p;
2e47b8b3 CC	297
	298	local_irq_save(flags);
	299
3391811c	300	for (b = 0; b < tegra_gpio_bank_count; b++) {
2e47b8b3 CC	301	struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];
	302
	303	for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
	304	unsigned int gpio = (b<<5) \| (p<<3);
88d8951e SW	305	tegra_gpio_writel(bank->cnf[p], GPIO_CNF(gpio));
	306	tegra_gpio_writel(bank->out[p], GPIO_OUT(gpio));
	307	tegra_gpio_writel(bank->oe[p], GPIO_OE(gpio));
	308	tegra_gpio_writel(bank->int_lvl[p], GPIO_INT_LVL(gpio));
	309	tegra_gpio_writel(bank->int_enb[p], GPIO_INT_ENB(gpio));
2e47b8b3 CC	310	}
	311	}
	312
	313	local_irq_restore(flags);
2e47b8b3 CC	314	}
	315
	316	void tegra_gpio_suspend(void)
	317	{
	318	unsigned long flags;
c8309ef6 CC	319	int b;
c8309ef6 CC	320	int p;
2e47b8b3	321
2e47b8b3	322	local_irq_save(flags);
3391811c	323	for (b = 0; b < tegra_gpio_bank_count; b++) {
2e47b8b3 CC	324	struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];
	325
	326	for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
	327	unsigned int gpio = (b<<5) \| (p<<3);
88d8951e SW	328	bank->cnf[p] = tegra_gpio_readl(GPIO_CNF(gpio));
	329	bank->out[p] = tegra_gpio_readl(GPIO_OUT(gpio));
	330	bank->oe[p] = tegra_gpio_readl(GPIO_OE(gpio));
	331	bank->int_enb[p] = tegra_gpio_readl(GPIO_INT_ENB(gpio));
	332	bank->int_lvl[p] = tegra_gpio_readl(GPIO_INT_LVL(gpio));
2e47b8b3 CC	333	}
	334	}
	335	local_irq_restore(flags);
	336	}
	337
37337a8d	338	static int tegra_gpio_wake_enable(struct irq_data *d, unsigned int enable)
2e47b8b3	339	{
37337a8d	340	struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
6845664a	341	return irq_set_irq_wake(bank->irq, enable);
2e47b8b3 CC	342	}
2e47b8b3 CC	343	#endif
3c92db9a EG	344
	345	static struct irq_chip tegra_gpio_irq_chip = {
	346	.name = "GPIO",
37337a8d LB	347	.irq_ack = tegra_gpio_irq_ack,
	348	.irq_mask = tegra_gpio_irq_mask,
	349	.irq_unmask = tegra_gpio_irq_unmask,
	350	.irq_set_type = tegra_gpio_irq_set_type,
2e47b8b3	351	#ifdef CONFIG_PM
37337a8d	352	.irq_set_wake = tegra_gpio_wake_enable,
2e47b8b3	353	#endif
3c92db9a EG	354	};
3c92db9a EG	355
5c1e2c9d SW	356	struct tegra_gpio_soc_config {
	357	u32 bank_stride;
	358	u32 upper_offset;
	359	};
	360
	361	static struct tegra_gpio_soc_config tegra20_gpio_config = {
	362	.bank_stride = 0x80,
	363	.upper_offset = 0x800,
	364	};
	365
	366	static struct tegra_gpio_soc_config tegra30_gpio_config = {
	367	.bank_stride = 0x100,
	368	.upper_offset = 0x80,
	369	};
	370
	371	static struct of_device_id tegra_gpio_of_match[] __devinitdata = {
	372	{ .compatible = "nvidia,tegra30-gpio", .data = &tegra30_gpio_config },
	373	{ .compatible = "nvidia,tegra20-gpio", .data = &tegra20_gpio_config },
	374	{ },
	375	};
3c92db9a EG	376
	377	/* This lock class tells lockdep that GPIO irqs are in a different
	378	* category than their parents, so it won't report false recursion.
	379	*/
	380	static struct lock_class_key gpio_lock_class;
	381
88d8951e	382	static int __devinit tegra_gpio_probe(struct platform_device *pdev)
3c92db9a	383	{
5c1e2c9d SW	384	const struct of_device_id *match;
5c1e2c9d SW	385	struct tegra_gpio_soc_config *config;
3391811c	386	int irq_base;
88d8951e	387	struct resource *res;
3c92db9a	388	struct tegra_gpio_bank *bank;
47008001	389	int gpio;
3c92db9a EG	390	int i;
	391	int j;
	392
5c1e2c9d SW	393	match = of_match_device(tegra_gpio_of_match, &pdev->dev);
	394	if (match)
	395	config = (struct tegra_gpio_soc_config *)match->data;
	396	else
	397	config = &tegra20_gpio_config;
	398
	399	tegra_gpio_bank_stride = config->bank_stride;
	400	tegra_gpio_upper_offset = config->upper_offset;
	401
3391811c SW	402	for (;;) {
	403	res = platform_get_resource(pdev, IORESOURCE_IRQ, tegra_gpio_bank_count);
	404	if (!res)
	405	break;
	406	tegra_gpio_bank_count++;
	407	}
	408	if (!tegra_gpio_bank_count) {
	409	dev_err(&pdev->dev, "Missing IRQ resource\n");
	410	return -ENODEV;
	411	}
	412
	413	tegra_gpio_chip.ngpio = tegra_gpio_bank_count * 32;
	414
	415	tegra_gpio_banks = devm_kzalloc(&pdev->dev,
	416	tegra_gpio_bank_count * sizeof(*tegra_gpio_banks),
	417	GFP_KERNEL);
	418	if (!tegra_gpio_banks) {
	419	dev_err(&pdev->dev, "Couldn't allocate bank structure\n");
	420	return -ENODEV;
	421	}
	422
	423	irq_base = irq_alloc_descs(-1, 0, tegra_gpio_chip.ngpio, 0);
	424	if (irq_base < 0) {
6f74dc9b SW	425	dev_err(&pdev->dev, "Couldn't allocate IRQ numbers\n");
	426	return -ENODEV;
	427	}
bdc93a77 SW	428	irq_domain = irq_domain_add_legacy(pdev->dev.of_node,
	429	tegra_gpio_chip.ngpio, irq_base, 0,
	430	&irq_domain_simple_ops, NULL);
6f74dc9b	431
3391811c	432	for (i = 0; i < tegra_gpio_bank_count; i++) {
88d8951e SW	433	res = platform_get_resource(pdev, IORESOURCE_IRQ, i);
	434	if (!res) {
	435	dev_err(&pdev->dev, "Missing IRQ resource\n");
	436	return -ENODEV;
	437	}
	438
	439	bank = &tegra_gpio_banks[i];
	440	bank->bank = i;
	441	bank->irq = res->start;
	442	}
	443
	444	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	445	if (!res) {
	446	dev_err(&pdev->dev, "Missing MEM resource\n");
	447	return -ENODEV;
	448	}
	449
aedd4fdf	450	regs = devm_request_and_ioremap(&pdev->dev, res);
88d8951e SW	451	if (!regs) {
	452	dev_err(&pdev->dev, "Couldn't ioremap regs\n");
	453	return -ENODEV;
	454	}
	455
4a3398ee	456	for (i = 0; i < tegra_gpio_bank_count; i++) {
3c92db9a EG	457	for (j = 0; j < 4; j++) {
3c92db9a EG	458	int gpio = tegra_gpio_compose(i, j, 0);
88d8951e	459	tegra_gpio_writel(0x00, GPIO_INT_ENB(gpio));
3c92db9a EG	460	}
	461	}
	462
df221227	463	#ifdef CONFIG_OF_GPIO
88d8951e SW	464	tegra_gpio_chip.of_node = pdev->dev.of_node;
88d8951e SW	465	#endif
df221227	466
3c92db9a EG	467	gpiochip_add(&tegra_gpio_chip);
3c92db9a EG	468
3391811c	469	for (gpio = 0; gpio < tegra_gpio_chip.ngpio; gpio++) {
bdc93a77	470	int irq = irq_find_mapping(irq_domain, gpio);
47008001	471	/* No validity check; all Tegra GPIOs are valid IRQs */
3c92db9a	472
47008001	473	bank = &tegra_gpio_banks[GPIO_BANK(gpio)];
3c92db9a	474
47008001 SW	475	irq_set_lockdep_class(irq, &gpio_lock_class);
	476	irq_set_chip_data(irq, bank);
	477	irq_set_chip_and_handler(irq, &tegra_gpio_irq_chip,
f38c02f3	478	handle_simple_irq);
47008001	479	set_irq_flags(irq, IRQF_VALID);
3c92db9a EG	480	}
3c92db9a EG	481
3391811c	482	for (i = 0; i < tegra_gpio_bank_count; i++) {
3c92db9a EG	483	bank = &tegra_gpio_banks[i];
3c92db9a EG	484
6845664a TG	485	irq_set_chained_handler(bank->irq, tegra_gpio_irq_handler);
6845664a TG	486	irq_set_handler_data(bank->irq, bank);
3c92db9a EG	487
	488	for (j = 0; j < 4; j++)
	489	spin_lock_init(&bank->lvl_lock[j]);
	490	}
	491
	492	return 0;
	493	}
	494
88d8951e SW	495	static struct platform_driver tegra_gpio_driver = {
	496	.driver = {
	497	.name = "tegra-gpio",
	498	.owner = THIS_MODULE,
	499	.of_match_table = tegra_gpio_of_match,
	500	},
	501	.probe = tegra_gpio_probe,
	502	};
	503
	504	static int __init tegra_gpio_init(void)
	505	{
	506	return platform_driver_register(&tegra_gpio_driver);
	507	}
3c92db9a EG	508	postcore_initcall(tegra_gpio_init);
	509
	510	#ifdef CONFIG_DEBUG_FS
	511
	512	#include <linux/debugfs.h>
	513	#include <linux/seq_file.h>
	514
	515	static int dbg_gpio_show(struct seq_file s, void unused)
	516	{
	517	int i;
	518	int j;
	519
4a3398ee	520	for (i = 0; i < tegra_gpio_bank_count; i++) {
3c92db9a EG	521	for (j = 0; j < 4; j++) {
3c92db9a EG	522	int gpio = tegra_gpio_compose(i, j, 0);
2e47b8b3 CC	523	seq_printf(s,
	524	"%d:%d %02x %02x %02x %02x %02x %02x %06x\n",
	525	i, j,
88d8951e SW	526	tegra_gpio_readl(GPIO_CNF(gpio)),
	527	tegra_gpio_readl(GPIO_OE(gpio)),
	528	tegra_gpio_readl(GPIO_OUT(gpio)),
	529	tegra_gpio_readl(GPIO_IN(gpio)),
	530	tegra_gpio_readl(GPIO_INT_STA(gpio)),
	531	tegra_gpio_readl(GPIO_INT_ENB(gpio)),
	532	tegra_gpio_readl(GPIO_INT_LVL(gpio)));
3c92db9a EG	533	}
	534	}
	535	return 0;
	536	}
	537
	538	static int dbg_gpio_open(struct inode inode, struct file file)
	539	{
	540	return single_open(file, dbg_gpio_show, &inode->i_private);
	541	}
	542
	543	static const struct file_operations debug_fops = {
	544	.open = dbg_gpio_open,
	545	.read = seq_read,
	546	.llseek = seq_lseek,
	547	.release = single_release,
	548	};
	549
	550	static int __init tegra_gpio_debuginit(void)
	551	{
	552	(void) debugfs_create_file("tegra_gpio", S_IRUGO,
	553	NULL, NULL, &debug_fops);
	554	return 0;
	555	}
	556	late_initcall(tegra_gpio_debuginit);
	557	#endif