drm/amdgpu: use kernel fence for sdma ib test
[deliverable/linux.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_sched.c
CommitLineData
c1b69ed0
CZ
1/*
2 * Copyright 2015 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 *
23 */
24#include <linux/kthread.h>
25#include <linux/wait.h>
26#include <linux/sched.h>
27#include <drm/drmP.h>
28#include "amdgpu.h"
29
30static int amdgpu_sched_prepare_job(struct amd_gpu_scheduler *sched,
31 struct amd_context_entity *c_entity,
32 void *job)
33{
34 int r = 0;
35 struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
36 if (sched_job->prepare_job)
37 r = sched_job->prepare_job(sched_job);
38 if (r) {
39 DRM_ERROR("Prepare job error\n");
40 schedule_work(&sched_job->job_work);
41 }
42 return r;
43}
44
45static void amdgpu_sched_run_job(struct amd_gpu_scheduler *sched,
46 struct amd_context_entity *c_entity,
47 void *job)
48{
49 int r = 0;
50 struct amdgpu_cs_parser *sched_job = (struct amdgpu_cs_parser *)job;
51
52 mutex_lock(&sched_job->job_lock);
53 r = amdgpu_ib_schedule(sched_job->adev,
54 sched_job->num_ibs,
55 sched_job->ibs,
56 sched_job->filp);
57 if (r)
58 goto err;
c1b69ed0
CZ
59 if (sched_job->run_job) {
60 r = sched_job->run_job(sched_job);
61 if (r)
62 goto err;
63 }
4b559c90 64 atomic64_set(&c_entity->last_emitted_v_seq,
d1ff9086 65 sched_job->ibs[sched_job->num_ibs - 1].sequence);
4b559c90
CZ
66 wake_up_all(&c_entity->wait_emit);
67
c1b69ed0
CZ
68 mutex_unlock(&sched_job->job_lock);
69 return;
70err:
71 DRM_ERROR("Run job error\n");
72 mutex_unlock(&sched_job->job_lock);
73 schedule_work(&sched_job->job_work);
74}
75
76static void amdgpu_sched_process_job(struct amd_gpu_scheduler *sched, void *job)
77{
78 struct amdgpu_cs_parser *sched_job = NULL;
79 struct amdgpu_fence *fence = NULL;
80 struct amdgpu_ring *ring = NULL;
81 struct amdgpu_device *adev = NULL;
82 struct amd_context_entity *c_entity = NULL;
83
84 if (!job)
85 return;
86 sched_job = (struct amdgpu_cs_parser *)job;
87 fence = sched_job->ibs[sched_job->num_ibs - 1].fence;
88 if (!fence)
89 return;
90 ring = fence->ring;
91 adev = ring->adev;
92
c1b69ed0
CZ
93 /* wake up users waiting for time stamp */
94 wake_up_all(&c_entity->wait_queue);
95
96 schedule_work(&sched_job->job_work);
97}
98
99struct amd_sched_backend_ops amdgpu_sched_ops = {
100 .prepare_job = amdgpu_sched_prepare_job,
101 .run_job = amdgpu_sched_run_job,
102 .process_job = amdgpu_sched_process_job
103};
104
3c704e93
CZ
105int amdgpu_sched_ib_submit_kernel_helper(struct amdgpu_device *adev,
106 struct amdgpu_ring *ring,
107 struct amdgpu_ib *ibs,
108 unsigned num_ibs,
109 int (*free_job)(struct amdgpu_cs_parser *),
110 void *owner)
111{
112 int r = 0;
113 if (amdgpu_enable_scheduler) {
114 uint64_t v_seq;
115 struct amdgpu_cs_parser *sched_job =
116 amdgpu_cs_parser_create(adev,
117 owner,
118 adev->kernel_ctx,
119 ibs, 1);
120 if(!sched_job) {
121 return -ENOMEM;
122 }
123 sched_job->free_job = free_job;
124 v_seq = atomic64_inc_return(&adev->kernel_ctx->rings[ring->idx].c_entity.last_queued_v_seq);
125 ibs[num_ibs - 1].sequence = v_seq;
126 amd_sched_push_job(ring->scheduler,
127 &adev->kernel_ctx->rings[ring->idx].c_entity,
128 sched_job);
129 r = amd_sched_wait_emit(
130 &adev->kernel_ctx->rings[ring->idx].c_entity,
131 v_seq,
132 false,
133 -1);
134 if (r)
135 WARN(true, "emit timeout\n");
136 } else
137 r = amdgpu_ib_schedule(adev, 1, ibs, owner);
138 return r;
139}
This page took 0.044196 seconds and 5 git commands to generate.