[deliverable/linux.git] / drivers / gpu / drm / amd / powerplay / hwmgr / fiji_powertune.h

/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#ifndef FIJI_POWERTUNE_H
#define FIJI_POWERTUNE_H

enum fiji_pt_config_reg_type {
	FIJI_CONFIGREG_MMR = 0,
	FIJI_CONFIGREG_SMC_IND,
	FIJI_CONFIGREG_DIDT_IND,
	FIJI_CONFIGREG_CACHE,
	FIJI_CONFIGREG_MAX
};

/* PowerContainment Features */
#define POWERCONTAINMENT_FEATURE_DTE             0x00000001
#define POWERCONTAINMENT_FEATURE_TDCLimit        0x00000002
#define POWERCONTAINMENT_FEATURE_PkgPwrLimit     0x00000004

struct fiji_pt_config_reg {
	uint32_t                           offset;
	uint32_t                           mask;
	uint32_t                           shift;
	uint32_t                           value;
	enum fiji_pt_config_reg_type       type;
};

struct fiji_pt_defaults
{
    uint8_t   SviLoadLineEn;
    uint8_t   SviLoadLineVddC;
    uint8_t   TDC_VDDC_ThrottleReleaseLimitPerc;
    uint8_t   TDC_MAWt;
    uint8_t   TdcWaterfallCtl;
    uint8_t   DTEAmbientTempBase;
};

void fiji_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr);
int fiji_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr *hwmgr);
int fiji_populate_pm_fuses(struct pp_hwmgr *hwmgr);
int fiji_enable_smc_cac(struct pp_hwmgr *hwmgr);
int fiji_enable_power_containment(struct pp_hwmgr *hwmgr);
int fiji_set_power_limit(struct pp_hwmgr *hwmgr, uint32_t n);
int fiji_power_control_set_level(struct pp_hwmgr *hwmgr);

#endif  /* FIJI_POWERTUNE_H */
Commit	Line	Data
aabcb7c1 EH	1	/*
	2	* Copyright 2015 Advanced Micro Devices, Inc.
	3	*
	4	* Permission is hereby granted, free of charge, to any person obtaining a
	5	* copy of this software and associated documentation files (the "Software"),
	6	* to deal in the Software without restriction, including without limitation
	7	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
	8	* and/or sell copies of the Software, and to permit persons to whom the
	9	* Software is furnished to do so, subject to the following conditions:
	10	*
	11	* The above copyright notice and this permission notice shall be included in
	12	* all copies or substantial portions of the Software.
	13	*
	14	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	15	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	16	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	17	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
	18	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
	19	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
	20	* OTHER DEALINGS IN THE SOFTWARE.
	21	*
	22	*/
	23	#ifndef FIJI_POWERTUNE_H
	24	#define FIJI_POWERTUNE_H
	25
	26	enum fiji_pt_config_reg_type {
	27	FIJI_CONFIGREG_MMR = 0,
	28	FIJI_CONFIGREG_SMC_IND,
	29	FIJI_CONFIGREG_DIDT_IND,
	30	FIJI_CONFIGREG_CACHE,
	31	FIJI_CONFIGREG_MAX
	32	};
	33
	34	/* PowerContainment Features */
	35	#define POWERCONTAINMENT_FEATURE_DTE 0x00000001
	36	#define POWERCONTAINMENT_FEATURE_TDCLimit 0x00000002
	37	#define POWERCONTAINMENT_FEATURE_PkgPwrLimit 0x00000004
	38
	39	struct fiji_pt_config_reg {
	40	uint32_t offset;
	41	uint32_t mask;
	42	uint32_t shift;
	43	uint32_t value;
	44	enum fiji_pt_config_reg_type type;
	45	};
	46
	47	struct fiji_pt_defaults
	48	{
	49	uint8_t SviLoadLineEn;
	50	uint8_t SviLoadLineVddC;
	51	uint8_t TDC_VDDC_ThrottleReleaseLimitPerc;
	52	uint8_t TDC_MAWt;
	53	uint8_t TdcWaterfallCtl;
	54	uint8_t DTEAmbientTempBase;
	55	};
	56
	57	void fiji_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr);
	58	int fiji_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr *hwmgr);
	59	int fiji_populate_pm_fuses(struct pp_hwmgr *hwmgr);
	60	int fiji_enable_smc_cac(struct pp_hwmgr *hwmgr);
	61	int fiji_enable_power_containment(struct pp_hwmgr *hwmgr);
	62	int fiji_set_power_limit(struct pp_hwmgr *hwmgr, uint32_t n);
	63	int fiji_power_control_set_level(struct pp_hwmgr *hwmgr);
	64
65	#endif /* FIJI_POWERTUNE_H */
66