projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm: dp helper: Add DP test sink CRC definition.
[deliverable/linux.git] / drivers / gpu / drm / i915 / i915_debugfs.c
CommitLineData
2017263e
BG		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Keith Packard <keithp@keithp.com>
26 *
27 */
28
29#include <linux/seq_file.h>
b2c88f5b 30#include <linux/circ_buf.h>
926321d5 31#include <linux/ctype.h>
f3cd474b 32#include <linux/debugfs.h>
5a0e3ad6 33#include <linux/slab.h>
2d1a8a48 34#include <linux/export.h>
6d2b8885 35#include <linux/list_sort.h>
ec013e7f 36#include <asm/msr-index.h>
760285e7 37#include <drm/drmP.h>
4e5359cd 38#include "intel_drv.h"
e5c65260 39#include "intel_ringbuffer.h"
760285e7 40#include <drm/i915_drm.h>
2017263e
BG		 41#include "i915_drv.h"
42
f13d3f73 43enum {
69dc4987 44 ACTIVE_LIST,
f13d3f73 45 INACTIVE_LIST,
d21d5975 46 PINNED_LIST,
f13d3f73 47};
2017263e 48
70d39fe4
CW		 49static const char *yesno(int v)
50{
51 return v ? "yes" : "no";
52}
53
497666d8
DL		 54/* As the drm_debugfs_init() routines are called before dev->dev_private is
55 * allocated we need to hook into the minor for release. */
56static int
57drm_add_fake_info_node(struct drm_minor *minor,
58 struct dentry *ent,
59 const void *key)
60{
61 struct drm_info_node *node;
62
63 node = kmalloc(sizeof(*node), GFP_KERNEL);
64 if (node == NULL) {
65 debugfs_remove(ent);
66 return -ENOMEM;
67 }
68
69 node->minor = minor;
70 node->dent = ent;
71 node->info_ent = (void *) key;
72
73 mutex_lock(&minor->debugfs_lock);
74 list_add(&node->list, &minor->debugfs_list);
75 mutex_unlock(&minor->debugfs_lock);
76
77 return 0;
78}
79
70d39fe4
CW		 80static int i915_capabilities(struct seq_file *m, void *data)
81{
82 struct drm_info_node *node = (struct drm_info_node *) m->private;
83 struct drm_device *dev = node->minor->dev;
84 const struct intel_device_info *info = INTEL_INFO(dev);
85
86 seq_printf(m, "gen: %d\n", info->gen);
03d00ac5 87 seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev));
79fc46df
DL		 88#define PRINT_FLAG(x) seq_printf(m, #x ": %s\n", yesno(info->x))
89#define SEP_SEMICOLON ;
90 DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG, SEP_SEMICOLON);
91#undef PRINT_FLAG
92#undef SEP_SEMICOLON
70d39fe4
CW		 93
94 return 0;
95}
2017263e 96
05394f39 97static const char *get_pin_flag(struct drm_i915_gem_object *obj)
a6172a80 98{
05394f39 99 if (obj->user_pin_count > 0)
a6172a80 100 return "P";
d7f46fc4 101 else if (i915_gem_obj_is_pinned(obj))
a6172a80
CW		 102 return "p";
103 else
104 return " ";
105}
106
05394f39 107static const char *get_tiling_flag(struct drm_i915_gem_object *obj)
a6172a80 108{
0206e353
AJ		 109 switch (obj->tiling_mode) {
110 default:
111 case I915_TILING_NONE: return " ";
112 case I915_TILING_X: return "X";
113 case I915_TILING_Y: return "Y";
114 }
a6172a80
CW		 115}
116
1d693bcc
BW		 117static inline const char *get_global_flag(struct drm_i915_gem_object *obj)
118{
119 return obj->has_global_gtt_mapping ? "g" : " ";
120}
121
37811fcc
CW		 122static void
123describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
124{
1d693bcc 125 struct i915_vma *vma;
d7f46fc4
BW		 126 int pin_count = 0;
127
fb1ae911 128 seq_printf(m, "%pK: %s%s%s %8zdKiB %02x %02x %u %u %u%s%s%s",
37811fcc
CW		 129 &obj->base,
130 get_pin_flag(obj),
131 get_tiling_flag(obj),
1d693bcc 132 get_global_flag(obj),
a05a5862 133 obj->base.size / 1024,
37811fcc
CW		 134 obj->base.read_domains,
135 obj->base.write_domain,
0201f1ec
CW		 136 obj->last_read_seqno,
137 obj->last_write_seqno,
caea7476 138 obj->last_fenced_seqno,
84734a04 139 i915_cache_level_str(obj->cache_level),
37811fcc
CW		 140 obj->dirty ? " dirty" : "",
141 obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
142 if (obj->base.name)
143 seq_printf(m, " (name: %d)", obj->base.name);
d7f46fc4
BW		 144 list_for_each_entry(vma, &obj->vma_list, vma_link)
145 if (vma->pin_count > 0)
146 pin_count++;
147 seq_printf(m, " (pinned x %d)", pin_count);
cc98b413
CW		 148 if (obj->pin_display)
149 seq_printf(m, " (display)");
37811fcc
CW		 150 if (obj->fence_reg != I915_FENCE_REG_NONE)
151 seq_printf(m, " (fence: %d)", obj->fence_reg);
1d693bcc
BW		 152 list_for_each_entry(vma, &obj->vma_list, vma_link) {
153 if (!i915_is_ggtt(vma->vm))
154 seq_puts(m, " (pp");
155 else
156 seq_puts(m, " (g");
157 seq_printf(m, "gtt offset: %08lx, size: %08lx)",
158 vma->node.start, vma->node.size);
159 }
c1ad11fc
CW		 160 if (obj->stolen)
161 seq_printf(m, " (stolen: %08lx)", obj->stolen->start);
6299f992
CW		 162 if (obj->pin_mappable || obj->fault_mappable) {
163 char s[3], *t = s;
164 if (obj->pin_mappable)
165 *t++ = 'p';
166 if (obj->fault_mappable)
167 *t++ = 'f';
168 *t = '\0';
169 seq_printf(m, " (%s mappable)", s);
170 }
69dc4987
CW		 171 if (obj->ring != NULL)
172 seq_printf(m, " (%s)", obj->ring->name);
37811fcc
CW		 173}
174
3ccfd19d
BW		 175static void describe_ctx(struct seq_file *m, struct i915_hw_context *ctx)
176{
177 seq_putc(m, ctx->is_initialized ? 'I' : 'i');
178 seq_putc(m, ctx->remap_slice ? 'R' : 'r');
179 seq_putc(m, ' ');
180}
181
433e12f7 182static int i915_gem_object_list_info(struct seq_file *m, void *data)
2017263e
BG		 183{
184 struct drm_info_node *node = (struct drm_info_node *) m->private;
433e12f7
BG		 185 uintptr_t list = (uintptr_t) node->info_ent->data;
186 struct list_head *head;
2017263e 187 struct drm_device *dev = node->minor->dev;
5cef07e1
BW		 188 struct drm_i915_private *dev_priv = dev->dev_private;
189 struct i915_address_space *vm = &dev_priv->gtt.base;
ca191b13 190 struct i915_vma *vma;
8f2480fb
CW		 191 size_t total_obj_size, total_gtt_size;
192 int count, ret;
de227ef0
CW		 193
194 ret = mutex_lock_interruptible(&dev->struct_mutex);
195 if (ret)
196 return ret;
2017263e 197
ca191b13 198 /* FIXME: the user of this interface might want more than just GGTT */
433e12f7
BG		 199 switch (list) {
200 case ACTIVE_LIST:
267f0c90 201 seq_puts(m, "Active:\n");
5cef07e1 202 head = &vm->active_list;
433e12f7
BG		 203 break;
204 case INACTIVE_LIST:
267f0c90 205 seq_puts(m, "Inactive:\n");
5cef07e1 206 head = &vm->inactive_list;
433e12f7 207 break;
433e12f7 208 default:
de227ef0
CW		 209 mutex_unlock(&dev->struct_mutex);
210 return -EINVAL;
2017263e 211 }
2017263e 212
8f2480fb 213 total_obj_size = total_gtt_size = count = 0;
ca191b13
BW		 214 list_for_each_entry(vma, head, mm_list) {
215 seq_printf(m, " ");
216 describe_obj(m, vma->obj);
217 seq_printf(m, "\n");
218 total_obj_size += vma->obj->base.size;
219 total_gtt_size += vma->node.size;
8f2480fb 220 count++;
2017263e 221 }
de227ef0 222 mutex_unlock(&dev->struct_mutex);
5e118f41 223
8f2480fb
CW		 224 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
225 count, total_obj_size, total_gtt_size);
2017263e
BG		 226 return 0;
227}
228
6d2b8885
CW		 229static int obj_rank_by_stolen(void *priv,
230 struct list_head *A, struct list_head *B)
231{
232 struct drm_i915_gem_object *a =
b25cb2f8 233 container_of(A, struct drm_i915_gem_object, obj_exec_link);
6d2b8885 234 struct drm_i915_gem_object *b =
b25cb2f8 235 container_of(B, struct drm_i915_gem_object, obj_exec_link);
6d2b8885
CW		 236
237 return a->stolen->start - b->stolen->start;
238}
239
240static int i915_gem_stolen_list_info(struct seq_file *m, void *data)
241{
242 struct drm_info_node *node = (struct drm_info_node *) m->private;
243 struct drm_device *dev = node->minor->dev;
244 struct drm_i915_private *dev_priv = dev->dev_private;
245 struct drm_i915_gem_object *obj;
246 size_t total_obj_size, total_gtt_size;
247 LIST_HEAD(stolen);
248 int count, ret;
249
250 ret = mutex_lock_interruptible(&dev->struct_mutex);
251 if (ret)
252 return ret;
253
254 total_obj_size = total_gtt_size = count = 0;
255 list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) {
256 if (obj->stolen == NULL)
257 continue;
258
b25cb2f8 259 list_add(&obj->obj_exec_link, &stolen);
6d2b8885
CW		 260
261 total_obj_size += obj->base.size;
262 total_gtt_size += i915_gem_obj_ggtt_size(obj);
263 count++;
264 }
265 list_for_each_entry(obj, &dev_priv->mm.unbound_list, global_list) {
266 if (obj->stolen == NULL)
267 continue;
268
b25cb2f8 269 list_add(&obj->obj_exec_link, &stolen);
6d2b8885
CW		 270
271 total_obj_size += obj->base.size;
272 count++;
273 }
274 list_sort(NULL, &stolen, obj_rank_by_stolen);
275 seq_puts(m, "Stolen:\n");
276 while (!list_empty(&stolen)) {
b25cb2f8 277 obj = list_first_entry(&stolen, typeof(*obj), obj_exec_link);
6d2b8885
CW		 278 seq_puts(m, " ");
279 describe_obj(m, obj);
280 seq_putc(m, '\n');
b25cb2f8 281 list_del_init(&obj->obj_exec_link);
6d2b8885
CW		 282 }
283 mutex_unlock(&dev->struct_mutex);
284
285 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
286 count, total_obj_size, total_gtt_size);
287 return 0;
288}
289
6299f992
CW		 290#define count_objects(list, member) do { \
291 list_for_each_entry(obj, list, member) { \
f343c5f6 292 size += i915_gem_obj_ggtt_size(obj); \
6299f992
CW		 293 ++count; \
294 if (obj->map_and_fenceable) { \
f343c5f6 295 mappable_size += i915_gem_obj_ggtt_size(obj); \
6299f992
CW		 296 ++mappable_count; \
297 } \
298 } \
0206e353 299} while (0)
6299f992 300
2db8e9d6
CW		 301struct file_stats {
302 int count;
303 size_t total, active, inactive, unbound;
304};
305
306static int per_file_stats(int id, void *ptr, void *data)
307{
308 struct drm_i915_gem_object *obj = ptr;
309 struct file_stats *stats = data;
310
311 stats->count++;
312 stats->total += obj->base.size;
313
f343c5f6 314 if (i915_gem_obj_ggtt_bound(obj)) {
2db8e9d6
CW		 315 if (!list_empty(&obj->ring_list))
316 stats->active += obj->base.size;
317 else
318 stats->inactive += obj->base.size;
319 } else {
320 if (!list_empty(&obj->global_list))
321 stats->unbound += obj->base.size;
322 }
323
324 return 0;
325}
326
ca191b13
BW		 327#define count_vmas(list, member) do { \
328 list_for_each_entry(vma, list, member) { \
329 size += i915_gem_obj_ggtt_size(vma->obj); \
330 ++count; \
331 if (vma->obj->map_and_fenceable) { \
332 mappable_size += i915_gem_obj_ggtt_size(vma->obj); \
333 ++mappable_count; \
334 } \
335 } \
336} while (0)
337
338static int i915_gem_object_info(struct seq_file *m, void* data)
73aa808f
CW		 339{
340 struct drm_info_node *node = (struct drm_info_node *) m->private;
341 struct drm_device *dev = node->minor->dev;
342 struct drm_i915_private *dev_priv = dev->dev_private;
b7abb714
CW		 343 u32 count, mappable_count, purgeable_count;
344 size_t size, mappable_size, purgeable_size;
6299f992 345 struct drm_i915_gem_object *obj;
5cef07e1 346 struct i915_address_space *vm = &dev_priv->gtt.base;
2db8e9d6 347 struct drm_file *file;
ca191b13 348 struct i915_vma *vma;
73aa808f
CW		 349 int ret;
350
351 ret = mutex_lock_interruptible(&dev->struct_mutex);
352 if (ret)
353 return ret;
354
6299f992
CW		 355 seq_printf(m, "%u objects, %zu bytes\n",
356 dev_priv->mm.object_count,
357 dev_priv->mm.object_memory);
358
359 size = count = mappable_size = mappable_count = 0;
35c20a60 360 count_objects(&dev_priv->mm.bound_list, global_list);
6299f992
CW		 361 seq_printf(m, "%u [%u] objects, %zu [%zu] bytes in gtt\n",
362 count, mappable_count, size, mappable_size);
363
364 size = count = mappable_size = mappable_count = 0;
ca191b13 365 count_vmas(&vm->active_list, mm_list);
6299f992
CW		 366 seq_printf(m, " %u [%u] active objects, %zu [%zu] bytes\n",
367 count, mappable_count, size, mappable_size);
368
6299f992 369 size = count = mappable_size = mappable_count = 0;
ca191b13 370 count_vmas(&vm->inactive_list, mm_list);
6299f992
CW		 371 seq_printf(m, " %u [%u] inactive objects, %zu [%zu] bytes\n",
372 count, mappable_count, size, mappable_size);
373
b7abb714 374 size = count = purgeable_size = purgeable_count = 0;
35c20a60 375 list_for_each_entry(obj, &dev_priv->mm.unbound_list, global_list) {
6c085a72 376 size += obj->base.size, ++count;
b7abb714
CW		 377 if (obj->madv == I915_MADV_DONTNEED)
378 purgeable_size += obj->base.size, ++purgeable_count;
379 }
6c085a72
CW		 380 seq_printf(m, "%u unbound objects, %zu bytes\n", count, size);
381
6299f992 382 size = count = mappable_size = mappable_count = 0;
35c20a60 383 list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) {
6299f992 384 if (obj->fault_mappable) {
f343c5f6 385 size += i915_gem_obj_ggtt_size(obj);
6299f992
CW		 386 ++count;
387 }
388 if (obj->pin_mappable) {
f343c5f6 389 mappable_size += i915_gem_obj_ggtt_size(obj);
6299f992
CW		 390 ++mappable_count;
391 }
b7abb714
CW		 392 if (obj->madv == I915_MADV_DONTNEED) {
393 purgeable_size += obj->base.size;
394 ++purgeable_count;
395 }
6299f992 396 }
b7abb714
CW		 397 seq_printf(m, "%u purgeable objects, %zu bytes\n",
398 purgeable_count, purgeable_size);
6299f992
CW		 399 seq_printf(m, "%u pinned mappable objects, %zu bytes\n",
400 mappable_count, mappable_size);
401 seq_printf(m, "%u fault mappable objects, %zu bytes\n",
402 count, size);
403
93d18799 404 seq_printf(m, "%zu [%lu] gtt total\n",
853ba5d2
BW		 405 dev_priv->gtt.base.total,
406 dev_priv->gtt.mappable_end - dev_priv->gtt.base.start);
73aa808f 407
267f0c90 408 seq_putc(m, '\n');
2db8e9d6
CW		 409 list_for_each_entry_reverse(file, &dev->filelist, lhead) {
410 struct file_stats stats;
3ec2f427 411 struct task_struct *task;
2db8e9d6
CW		 412
413 memset(&stats, 0, sizeof(stats));
414 idr_for_each(&file->object_idr, per_file_stats, &stats);
3ec2f427
TH		 415 /*
416 * Although we have a valid reference on file->pid, that does
417 * not guarantee that the task_struct who called get_pid() is
418 * still alive (e.g. get_pid(current) => fork() => exit()).
419 * Therefore, we need to protect this ->comm access using RCU.
420 */
421 rcu_read_lock();
422 task = pid_task(file->pid, PIDTYPE_PID);
2db8e9d6 423 seq_printf(m, "%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu unbound)\n",
3ec2f427 424 task ? task->comm : "<unknown>",
2db8e9d6
CW		 425 stats.count,
426 stats.total,
427 stats.active,
428 stats.inactive,
429 stats.unbound);
3ec2f427 430 rcu_read_unlock();
2db8e9d6
CW		 431 }
432
73aa808f
CW		 433 mutex_unlock(&dev->struct_mutex);
434
435 return 0;
436}
437
aee56cff 438static int i915_gem_gtt_info(struct seq_file *m, void *data)
08c18323
CW		 439{
440 struct drm_info_node *node = (struct drm_info_node *) m->private;
441 struct drm_device *dev = node->minor->dev;
1b50247a 442 uintptr_t list = (uintptr_t) node->info_ent->data;
08c18323
CW		 443 struct drm_i915_private *dev_priv = dev->dev_private;
444 struct drm_i915_gem_object *obj;
445 size_t total_obj_size, total_gtt_size;
446 int count, ret;
447
448 ret = mutex_lock_interruptible(&dev->struct_mutex);
449 if (ret)
450 return ret;
451
452 total_obj_size = total_gtt_size = count = 0;
35c20a60 453 list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) {
d7f46fc4 454 if (list == PINNED_LIST && !i915_gem_obj_is_pinned(obj))
1b50247a
CW		 455 continue;
456
267f0c90 457 seq_puts(m, " ");
08c18323 458 describe_obj(m, obj);
267f0c90 459 seq_putc(m, '\n');
08c18323 460 total_obj_size += obj->base.size;
f343c5f6 461 total_gtt_size += i915_gem_obj_ggtt_size(obj);
08c18323
CW		 462 count++;
463 }
464
465 mutex_unlock(&dev->struct_mutex);
466
467 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
468 count, total_obj_size, total_gtt_size);
469
470 return 0;
471}
472
4e5359cd
SF		 473static int i915_gem_pageflip_info(struct seq_file *m, void *data)
474{
475 struct drm_info_node *node = (struct drm_info_node *) m->private;
476 struct drm_device *dev = node->minor->dev;
477 unsigned long flags;
478 struct intel_crtc *crtc;
479
480 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
9db4a9c7
JB		 481 const char pipe = pipe_name(crtc->pipe);
482 const char plane = plane_name(crtc->plane);
4e5359cd
SF		 483 struct intel_unpin_work *work;
484
485 spin_lock_irqsave(&dev->event_lock, flags);
486 work = crtc->unpin_work;
487 if (work == NULL) {
9db4a9c7 488 seq_printf(m, "No flip due on pipe %c (plane %c)\n",
4e5359cd
SF		 489 pipe, plane);
490 } else {
e7d841ca 491 if (atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
9db4a9c7 492 seq_printf(m, "Flip queued on pipe %c (plane %c)\n",
4e5359cd
SF		 493 pipe, plane);
494 } else {
9db4a9c7 495 seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n",
4e5359cd
SF		 496 pipe, plane);
497 }
498 if (work->enable_stall_check)
267f0c90 499 seq_puts(m, "Stall check enabled, ");
4e5359cd 500 else
267f0c90 501 seq_puts(m, "Stall check waiting for page flip ioctl, ");
e7d841ca 502 seq_printf(m, "%d prepares\n", atomic_read(&work->pending));
4e5359cd
SF		 503
504 if (work->old_fb_obj) {
05394f39
CW		 505 struct drm_i915_gem_object *obj = work->old_fb_obj;
506 if (obj)
f343c5f6
BW		 507 seq_printf(m, "Old framebuffer gtt_offset 0x%08lx\n",
508 i915_gem_obj_ggtt_offset(obj));
4e5359cd
SF		 509 }
510 if (work->pending_flip_obj) {
05394f39
CW		 511 struct drm_i915_gem_object *obj = work->pending_flip_obj;
512 if (obj)
f343c5f6
BW		 513 seq_printf(m, "New framebuffer gtt_offset 0x%08lx\n",
514 i915_gem_obj_ggtt_offset(obj));
4e5359cd
SF		 515 }
516 }
517 spin_unlock_irqrestore(&dev->event_lock, flags);
518 }
519
520 return 0;
521}
522
2017263e
BG		 523static int i915_gem_request_info(struct seq_file *m, void *data)
524{
525 struct drm_info_node *node = (struct drm_info_node *) m->private;
526 struct drm_device *dev = node->minor->dev;
527 drm_i915_private_t *dev_priv = dev->dev_private;
a2c7f6fd 528 struct intel_ring_buffer *ring;
2017263e 529 struct drm_i915_gem_request *gem_request;
a2c7f6fd 530 int ret, count, i;
de227ef0
CW		 531
532 ret = mutex_lock_interruptible(&dev->struct_mutex);
533 if (ret)
534 return ret;
2017263e 535
c2c347a9 536 count = 0;
a2c7f6fd
CW		 537 for_each_ring(ring, dev_priv, i) {
538 if (list_empty(&ring->request_list))
539 continue;
540
541 seq_printf(m, "%s requests:\n", ring->name);
c2c347a9 542 list_for_each_entry(gem_request,
a2c7f6fd 543 &ring->request_list,
c2c347a9
CW		 544 list) {
545 seq_printf(m, " %d @ %d\n",
546 gem_request->seqno,
547 (int) (jiffies - gem_request->emitted_jiffies));
548 }
549 count++;
2017263e 550 }
de227ef0
CW		 551 mutex_unlock(&dev->struct_mutex);
552
c2c347a9 553 if (count == 0)
267f0c90 554 seq_puts(m, "No requests\n");
c2c347a9 555
2017263e
BG		 556 return 0;
557}
558
b2223497
CW		 559static void i915_ring_seqno_info(struct seq_file *m,
560 struct intel_ring_buffer *ring)
561{
562 if (ring->get_seqno) {
43a7b924 563 seq_printf(m, "Current sequence (%s): %u\n",
b2eadbc8 564 ring->name, ring->get_seqno(ring, false));
b2223497
CW		 565 }
566}
567
2017263e
BG		 568static int i915_gem_seqno_info(struct seq_file *m, void *data)
569{
570 struct drm_info_node *node = (struct drm_info_node *) m->private;
571 struct drm_device *dev = node->minor->dev;
572 drm_i915_private_t *dev_priv = dev->dev_private;
a2c7f6fd 573 struct intel_ring_buffer *ring;
1ec14ad3 574 int ret, i;
de227ef0
CW		 575
576 ret = mutex_lock_interruptible(&dev->struct_mutex);
577 if (ret)
578 return ret;
c8c8fb33 579 intel_runtime_pm_get(dev_priv);
2017263e 580
a2c7f6fd
CW		 581 for_each_ring(ring, dev_priv, i)
582 i915_ring_seqno_info(m, ring);
de227ef0 583
c8c8fb33 584 intel_runtime_pm_put(dev_priv);
de227ef0
CW		 585 mutex_unlock(&dev->struct_mutex);
586
2017263e
BG		 587 return 0;
588}
589
590
591static int i915_interrupt_info(struct seq_file *m, void *data)
592{
593 struct drm_info_node *node = (struct drm_info_node *) m->private;
594 struct drm_device *dev = node->minor->dev;
595 drm_i915_private_t *dev_priv = dev->dev_private;
a2c7f6fd 596 struct intel_ring_buffer *ring;
9db4a9c7 597 int ret, i, pipe;
de227ef0
CW		 598
599 ret = mutex_lock_interruptible(&dev->struct_mutex);
600 if (ret)
601 return ret;
c8c8fb33 602 intel_runtime_pm_get(dev_priv);
2017263e 603
a123f157
BW		 604 if (INTEL_INFO(dev)->gen >= 8) {
605 int i;
606 seq_printf(m, "Master Interrupt Control:\t%08x\n",
607 I915_READ(GEN8_MASTER_IRQ));
608
609 for (i = 0; i < 4; i++) {
610 seq_printf(m, "GT Interrupt IMR %d:\t%08x\n",
611 i, I915_READ(GEN8_GT_IMR(i)));
612 seq_printf(m, "GT Interrupt IIR %d:\t%08x\n",
613 i, I915_READ(GEN8_GT_IIR(i)));
614 seq_printf(m, "GT Interrupt IER %d:\t%08x\n",
615 i, I915_READ(GEN8_GT_IER(i)));
616 }
617
618 for_each_pipe(i) {
619 seq_printf(m, "Pipe %c IMR:\t%08x\n",
620 pipe_name(i),
621 I915_READ(GEN8_DE_PIPE_IMR(i)));
622 seq_printf(m, "Pipe %c IIR:\t%08x\n",
623 pipe_name(i),
624 I915_READ(GEN8_DE_PIPE_IIR(i)));
625 seq_printf(m, "Pipe %c IER:\t%08x\n",
626 pipe_name(i),
627 I915_READ(GEN8_DE_PIPE_IER(i)));
628 }
629
630 seq_printf(m, "Display Engine port interrupt mask:\t%08x\n",
631 I915_READ(GEN8_DE_PORT_IMR));
632 seq_printf(m, "Display Engine port interrupt identity:\t%08x\n",
633 I915_READ(GEN8_DE_PORT_IIR));
634 seq_printf(m, "Display Engine port interrupt enable:\t%08x\n",
635 I915_READ(GEN8_DE_PORT_IER));
636
637 seq_printf(m, "Display Engine misc interrupt mask:\t%08x\n",
638 I915_READ(GEN8_DE_MISC_IMR));
639 seq_printf(m, "Display Engine misc interrupt identity:\t%08x\n",
640 I915_READ(GEN8_DE_MISC_IIR));
641 seq_printf(m, "Display Engine misc interrupt enable:\t%08x\n",
642 I915_READ(GEN8_DE_MISC_IER));
643
644 seq_printf(m, "PCU interrupt mask:\t%08x\n",
645 I915_READ(GEN8_PCU_IMR));
646 seq_printf(m, "PCU interrupt identity:\t%08x\n",
647 I915_READ(GEN8_PCU_IIR));
648 seq_printf(m, "PCU interrupt enable:\t%08x\n",
649 I915_READ(GEN8_PCU_IER));
650 } else if (IS_VALLEYVIEW(dev)) {
7e231dbe
JB		 651 seq_printf(m, "Display IER:\t%08x\n",
652 I915_READ(VLV_IER));
653 seq_printf(m, "Display IIR:\t%08x\n",
654 I915_READ(VLV_IIR));
655 seq_printf(m, "Display IIR_RW:\t%08x\n",
656 I915_READ(VLV_IIR_RW));
657 seq_printf(m, "Display IMR:\t%08x\n",
658 I915_READ(VLV_IMR));
659 for_each_pipe(pipe)
660 seq_printf(m, "Pipe %c stat:\t%08x\n",
661 pipe_name(pipe),
662 I915_READ(PIPESTAT(pipe)));
663
664 seq_printf(m, "Master IER:\t%08x\n",
665 I915_READ(VLV_MASTER_IER));
666
667 seq_printf(m, "Render IER:\t%08x\n",
668 I915_READ(GTIER));
669 seq_printf(m, "Render IIR:\t%08x\n",
670 I915_READ(GTIIR));
671 seq_printf(m, "Render IMR:\t%08x\n",
672 I915_READ(GTIMR));
673
674 seq_printf(m, "PM IER:\t\t%08x\n",
675 I915_READ(GEN6_PMIER));
676 seq_printf(m, "PM IIR:\t\t%08x\n",
677 I915_READ(GEN6_PMIIR));
678 seq_printf(m, "PM IMR:\t\t%08x\n",
679 I915_READ(GEN6_PMIMR));
680
681 seq_printf(m, "Port hotplug:\t%08x\n",
682 I915_READ(PORT_HOTPLUG_EN));
683 seq_printf(m, "DPFLIPSTAT:\t%08x\n",
684 I915_READ(VLV_DPFLIPSTAT));
685 seq_printf(m, "DPINVGTT:\t%08x\n",
686 I915_READ(DPINVGTT));
687
688 } else if (!HAS_PCH_SPLIT(dev)) {
5f6a1695
ZW		 689 seq_printf(m, "Interrupt enable: %08x\n",
690 I915_READ(IER));
691 seq_printf(m, "Interrupt identity: %08x\n",
692 I915_READ(IIR));
693 seq_printf(m, "Interrupt mask: %08x\n",
694 I915_READ(IMR));
9db4a9c7
JB		 695 for_each_pipe(pipe)
696 seq_printf(m, "Pipe %c stat: %08x\n",
697 pipe_name(pipe),
698 I915_READ(PIPESTAT(pipe)));
5f6a1695
ZW		 699 } else {
700 seq_printf(m, "North Display Interrupt enable: %08x\n",
701 I915_READ(DEIER));
702 seq_printf(m, "North Display Interrupt identity: %08x\n",
703 I915_READ(DEIIR));
704 seq_printf(m, "North Display Interrupt mask: %08x\n",
705 I915_READ(DEIMR));
706 seq_printf(m, "South Display Interrupt enable: %08x\n",
707 I915_READ(SDEIER));
708 seq_printf(m, "South Display Interrupt identity: %08x\n",
709 I915_READ(SDEIIR));
710 seq_printf(m, "South Display Interrupt mask: %08x\n",
711 I915_READ(SDEIMR));
712 seq_printf(m, "Graphics Interrupt enable: %08x\n",
713 I915_READ(GTIER));
714 seq_printf(m, "Graphics Interrupt identity: %08x\n",
715 I915_READ(GTIIR));
716 seq_printf(m, "Graphics Interrupt mask: %08x\n",
717 I915_READ(GTIMR));
718 }
a2c7f6fd 719 for_each_ring(ring, dev_priv, i) {
a123f157 720 if (INTEL_INFO(dev)->gen >= 6) {
a2c7f6fd
CW		 721 seq_printf(m,
722 "Graphics Interrupt mask (%s): %08x\n",
723 ring->name, I915_READ_IMR(ring));
9862e600 724 }
a2c7f6fd 725 i915_ring_seqno_info(m, ring);
9862e600 726 }
c8c8fb33 727 intel_runtime_pm_put(dev_priv);
de227ef0
CW		 728 mutex_unlock(&dev->struct_mutex);
729
2017263e
BG		 730 return 0;
731}
732
a6172a80
CW		 733static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
734{
735 struct drm_info_node *node = (struct drm_info_node *) m->private;
736 struct drm_device *dev = node->minor->dev;
737 drm_i915_private_t *dev_priv = dev->dev_private;
de227ef0
CW		 738 int i, ret;
739
740 ret = mutex_lock_interruptible(&dev->struct_mutex);
741 if (ret)
742 return ret;
a6172a80
CW		 743
744 seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
745 seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
746 for (i = 0; i < dev_priv->num_fence_regs; i++) {
05394f39 747 struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj;
a6172a80 748
6c085a72
CW		 749 seq_printf(m, "Fence %d, pin count = %d, object = ",
750 i, dev_priv->fence_regs[i].pin_count);
c2c347a9 751 if (obj == NULL)
267f0c90 752 seq_puts(m, "unused");
c2c347a9 753 else
05394f39 754 describe_obj(m, obj);
267f0c90 755 seq_putc(m, '\n');
a6172a80
CW		 756 }
757
05394f39 758 mutex_unlock(&dev->struct_mutex);
a6172a80
CW		 759 return 0;
760}
761
2017263e
BG		 762static int i915_hws_info(struct seq_file *m, void *data)
763{
764 struct drm_info_node *node = (struct drm_info_node *) m->private;
765 struct drm_device *dev = node->minor->dev;
766 drm_i915_private_t *dev_priv = dev->dev_private;
4066c0ae 767 struct intel_ring_buffer *ring;
1a240d4d 768 const u32 *hws;
4066c0ae
CW		 769 int i;
770
1ec14ad3 771 ring = &dev_priv->ring[(uintptr_t)node->info_ent->data];
1a240d4d 772 hws = ring->status_page.page_addr;
2017263e
BG		 773 if (hws == NULL)
774 return 0;
775
776 for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
777 seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
778 i * 4,
779 hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
780 }
781 return 0;
782}
783
d5442303
DV		 784static ssize_t
785i915_error_state_write(struct file *filp,
786 const char __user *ubuf,
787 size_t cnt,
788 loff_t *ppos)
789{
edc3d884 790 struct i915_error_state_file_priv *error_priv = filp->private_data;
d5442303 791 struct drm_device *dev = error_priv->dev;
22bcfc6a 792 int ret;
d5442303
DV		 793
794 DRM_DEBUG_DRIVER("Resetting error state\n");
795
22bcfc6a
DV		 796 ret = mutex_lock_interruptible(&dev->struct_mutex);
797 if (ret)
798 return ret;
799
d5442303
DV		 800 i915_destroy_error_state(dev);
801 mutex_unlock(&dev->struct_mutex);
802
803 return cnt;
804}
805
806static int i915_error_state_open(struct inode *inode, struct file *file)
807{
808 struct drm_device *dev = inode->i_private;
d5442303 809 struct i915_error_state_file_priv *error_priv;
d5442303
DV		 810
811 error_priv = kzalloc(sizeof(*error_priv), GFP_KERNEL);
812 if (!error_priv)
813 return -ENOMEM;
814
815 error_priv->dev = dev;
816
95d5bfb3 817 i915_error_state_get(dev, error_priv);
d5442303 818
edc3d884
MK		 819 file->private_data = error_priv;
820
821 return 0;
d5442303
DV		 822}
823
824static int i915_error_state_release(struct inode *inode, struct file *file)
825{
edc3d884 826 struct i915_error_state_file_priv *error_priv = file->private_data;
d5442303 827
95d5bfb3 828 i915_error_state_put(error_priv);
d5442303
DV		 829 kfree(error_priv);
830
edc3d884
MK		 831 return 0;
832}
833
4dc955f7
MK		 834static ssize_t i915_error_state_read(struct file *file, char __user *userbuf,
835 size_t count, loff_t *pos)
836{
837 struct i915_error_state_file_priv *error_priv = file->private_data;
838 struct drm_i915_error_state_buf error_str;
839 loff_t tmp_pos = 0;
840 ssize_t ret_count = 0;
841 int ret;
842
843 ret = i915_error_state_buf_init(&error_str, count, *pos);
844 if (ret)
845 return ret;
edc3d884 846
fc16b48b 847 ret = i915_error_state_to_str(&error_str, error_priv);
edc3d884
MK		 848 if (ret)
849 goto out;
850
edc3d884
MK		 851 ret_count = simple_read_from_buffer(userbuf, count, &tmp_pos,
852 error_str.buf,
853 error_str.bytes);
854
855 if (ret_count < 0)
856 ret = ret_count;
857 else
858 *pos = error_str.start + ret_count;
859out:
4dc955f7 860 i915_error_state_buf_release(&error_str);
edc3d884 861 return ret ?: ret_count;
d5442303
DV		 862}
863
864static const struct file_operations i915_error_state_fops = {
865 .owner = THIS_MODULE,
866 .open = i915_error_state_open,
edc3d884 867 .read = i915_error_state_read,
d5442303
DV		 868 .write = i915_error_state_write,
869 .llseek = default_llseek,
870 .release = i915_error_state_release,
871};
872
647416f9
KC		 873static int
874i915_next_seqno_get(void *data, u64 *val)
40633219 875{
647416f9 876 struct drm_device *dev = data;
40633219 877 drm_i915_private_t *dev_priv = dev->dev_private;
40633219
MK		 878 int ret;
879
880 ret = mutex_lock_interruptible(&dev->struct_mutex);
881 if (ret)
882 return ret;
883
647416f9 884 *val = dev_priv->next_seqno;
40633219
MK		 885 mutex_unlock(&dev->struct_mutex);
886
647416f9 887 return 0;
40633219
MK		 888}
889
647416f9
KC		 890static int
891i915_next_seqno_set(void *data, u64 val)
892{
893 struct drm_device *dev = data;
40633219
MK		 894 int ret;
895
40633219
MK		 896 ret = mutex_lock_interruptible(&dev->struct_mutex);
897 if (ret)
898 return ret;
899
e94fbaa8 900 ret = i915_gem_set_seqno(dev, val);
40633219
MK		 901 mutex_unlock(&dev->struct_mutex);
902
647416f9 903 return ret;
40633219
MK		 904}
905
647416f9
KC		 906DEFINE_SIMPLE_ATTRIBUTE(i915_next_seqno_fops,
907 i915_next_seqno_get, i915_next_seqno_set,
3a3b4f98 908 "0x%llx\n");
40633219 909
f97108d1
JB		 910static int i915_rstdby_delays(struct seq_file *m, void *unused)
911{
912 struct drm_info_node *node = (struct drm_info_node *) m->private;
913 struct drm_device *dev = node->minor->dev;
914 drm_i915_private_t *dev_priv = dev->dev_private;
616fdb5a
BW		 915 u16 crstanddelay;
916 int ret;
917
918 ret = mutex_lock_interruptible(&dev->struct_mutex);
919 if (ret)
920 return ret;
c8c8fb33 921 intel_runtime_pm_get(dev_priv);
616fdb5a
BW		 922
923 crstanddelay = I915_READ16(CRSTANDVID);
924
c8c8fb33 925 intel_runtime_pm_put(dev_priv);
616fdb5a 926 mutex_unlock(&dev->struct_mutex);
f97108d1
JB		 927
928 seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
929
930 return 0;
931}
932
933static int i915_cur_delayinfo(struct seq_file *m, void *unused)
934{
935 struct drm_info_node *node = (struct drm_info_node *) m->private;
936 struct drm_device *dev = node->minor->dev;
937 drm_i915_private_t *dev_priv = dev->dev_private;
c8c8fb33
PZ		 938 int ret = 0;
939
940 intel_runtime_pm_get(dev_priv);
3b8d8d91 941
5c9669ce
TR		 942 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
943
3b8d8d91
JB		 944 if (IS_GEN5(dev)) {
945 u16 rgvswctl = I915_READ16(MEMSWCTL);
946 u16 rgvstat = I915_READ16(MEMSTAT_ILK);
947
948 seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
949 seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
950 seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
951 MEMSTAT_VID_SHIFT);
952 seq_printf(m, "Current P-state: %d\n",
953 (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
0a073b84 954 } else if ((IS_GEN6(dev) || IS_GEN7(dev)) && !IS_VALLEYVIEW(dev)) {
3b8d8d91
JB		 955 u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
956 u32 rp_state_limits = I915_READ(GEN6_RP_STATE_LIMITS);
957 u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
8e8c06cd 958 u32 rpstat, cagf, reqf;
ccab5c82
JB		 959 u32 rpupei, rpcurup, rpprevup;
960 u32 rpdownei, rpcurdown, rpprevdown;
3b8d8d91
JB		 961 int max_freq;
962
963 /* RPSTAT1 is in the GT power well */
d1ebd816
BW		 964 ret = mutex_lock_interruptible(&dev->struct_mutex);
965 if (ret)
c8c8fb33 966 goto out;
d1ebd816 967
c8d9a590 968 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL);
3b8d8d91 969
8e8c06cd
CW		 970 reqf = I915_READ(GEN6_RPNSWREQ);
971 reqf &= ~GEN6_TURBO_DISABLE;
972 if (IS_HASWELL(dev))
973 reqf >>= 24;
974 else
975 reqf >>= 25;
976 reqf *= GT_FREQUENCY_MULTIPLIER;
977
ccab5c82
JB		 978 rpstat = I915_READ(GEN6_RPSTAT1);
979 rpupei = I915_READ(GEN6_RP_CUR_UP_EI);
980 rpcurup = I915_READ(GEN6_RP_CUR_UP);
981 rpprevup = I915_READ(GEN6_RP_PREV_UP);
982 rpdownei = I915_READ(GEN6_RP_CUR_DOWN_EI);
983 rpcurdown = I915_READ(GEN6_RP_CUR_DOWN);
984 rpprevdown = I915_READ(GEN6_RP_PREV_DOWN);
f82855d3
BW		 985 if (IS_HASWELL(dev))
986 cagf = (rpstat & HSW_CAGF_MASK) >> HSW_CAGF_SHIFT;
987 else
988 cagf = (rpstat & GEN6_CAGF_MASK) >> GEN6_CAGF_SHIFT;
989 cagf *= GT_FREQUENCY_MULTIPLIER;
ccab5c82 990
c8d9a590 991 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL);
d1ebd816
BW		 992 mutex_unlock(&dev->struct_mutex);
993
3b8d8d91 994 seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status);
ccab5c82 995 seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat);
3b8d8d91
JB		 996 seq_printf(m, "Render p-state ratio: %d\n",
997 (gt_perf_status & 0xff00) >> 8);
998 seq_printf(m, "Render p-state VID: %d\n",
999 gt_perf_status & 0xff);
1000 seq_printf(m, "Render p-state limit: %d\n",
1001 rp_state_limits & 0xff);
8e8c06cd 1002 seq_printf(m, "RPNSWREQ: %dMHz\n", reqf);
f82855d3 1003 seq_printf(m, "CAGF: %dMHz\n", cagf);
ccab5c82
JB		 1004 seq_printf(m, "RP CUR UP EI: %dus\n", rpupei &
1005 GEN6_CURICONT_MASK);
1006 seq_printf(m, "RP CUR UP: %dus\n", rpcurup &
1007 GEN6_CURBSYTAVG_MASK);
1008 seq_printf(m, "RP PREV UP: %dus\n", rpprevup &
1009 GEN6_CURBSYTAVG_MASK);
1010 seq_printf(m, "RP CUR DOWN EI: %dus\n", rpdownei &
1011 GEN6_CURIAVG_MASK);
1012 seq_printf(m, "RP CUR DOWN: %dus\n", rpcurdown &
1013 GEN6_CURBSYTAVG_MASK);
1014 seq_printf(m, "RP PREV DOWN: %dus\n", rpprevdown &
1015 GEN6_CURBSYTAVG_MASK);
3b8d8d91
JB		 1016
1017 max_freq = (rp_state_cap & 0xff0000) >> 16;
1018 seq_printf(m, "Lowest (RPN) frequency: %dMHz\n",
c8735b0c 1019 max_freq * GT_FREQUENCY_MULTIPLIER);
3b8d8d91
JB		 1020
1021 max_freq = (rp_state_cap & 0xff00) >> 8;
1022 seq_printf(m, "Nominal (RP1) frequency: %dMHz\n",
c8735b0c 1023 max_freq * GT_FREQUENCY_MULTIPLIER);
3b8d8d91
JB		 1024
1025 max_freq = rp_state_cap & 0xff;
1026 seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n",
c8735b0c 1027 max_freq * GT_FREQUENCY_MULTIPLIER);
31c77388
BW		 1028
1029 seq_printf(m, "Max overclocked frequency: %dMHz\n",
1030 dev_priv->rps.hw_max * GT_FREQUENCY_MULTIPLIER);
0a073b84
JB		 1031 } else if (IS_VALLEYVIEW(dev)) {
1032 u32 freq_sts, val;
1033
259bd5d4 1034 mutex_lock(&dev_priv->rps.hw_lock);
64936258 1035 freq_sts = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
0a073b84
JB		 1036 seq_printf(m, "PUNIT_REG_GPU_FREQ_STS: 0x%08x\n", freq_sts);
1037 seq_printf(m, "DDR freq: %d MHz\n", dev_priv->mem_freq);
1038
c5bd2bf6 1039 val = valleyview_rps_max_freq(dev_priv);
0a073b84 1040 seq_printf(m, "max GPU freq: %d MHz\n",
2ec3815f 1041 vlv_gpu_freq(dev_priv, val));
0a073b84 1042
c5bd2bf6 1043 val = valleyview_rps_min_freq(dev_priv);
0a073b84 1044 seq_printf(m, "min GPU freq: %d MHz\n",
2ec3815f 1045 vlv_gpu_freq(dev_priv, val));
0a073b84
JB		 1046
1047 seq_printf(m, "current GPU freq: %d MHz\n",
2ec3815f 1048 vlv_gpu_freq(dev_priv, (freq_sts >> 8) & 0xff));
259bd5d4 1049 mutex_unlock(&dev_priv->rps.hw_lock);
3b8d8d91 1050 } else {
267f0c90 1051 seq_puts(m, "no P-state info available\n");
3b8d8d91 1052 }
f97108d1 1053
c8c8fb33
PZ		 1054out:
1055 intel_runtime_pm_put(dev_priv);
1056 return ret;
f97108d1
JB		 1057}
1058
1059static int i915_delayfreq_table(struct seq_file *m, void *unused)
1060{
1061 struct drm_info_node *node = (struct drm_info_node *) m->private;
1062 struct drm_device *dev = node->minor->dev;
1063 drm_i915_private_t *dev_priv = dev->dev_private;
1064 u32 delayfreq;
616fdb5a
BW		 1065 int ret, i;
1066
1067 ret = mutex_lock_interruptible(&dev->struct_mutex);
1068 if (ret)
1069 return ret;
c8c8fb33 1070 intel_runtime_pm_get(dev_priv);
f97108d1
JB		 1071
1072 for (i = 0; i < 16; i++) {
1073 delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
7648fa99
JB		 1074 seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
1075 (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
f97108d1
JB		 1076 }
1077
c8c8fb33
PZ		 1078 intel_runtime_pm_put(dev_priv);
1079
616fdb5a
BW		 1080 mutex_unlock(&dev->struct_mutex);
1081
f97108d1
JB		 1082 return 0;
1083}
1084
1085static inline int MAP_TO_MV(int map)
1086{
1087 return 1250 - (map * 25);
1088}
1089
1090static int i915_inttoext_table(struct seq_file *m, void *unused)
1091{
1092 struct drm_info_node *node = (struct drm_info_node *) m->private;
1093 struct drm_device *dev = node->minor->dev;
1094 drm_i915_private_t *dev_priv = dev->dev_private;
1095 u32 inttoext;
616fdb5a
BW		 1096 int ret, i;
1097
1098 ret = mutex_lock_interruptible(&dev->struct_mutex);
1099 if (ret)
1100 return ret;
c8c8fb33 1101 intel_runtime_pm_get(dev_priv);
f97108d1
JB		 1102
1103 for (i = 1; i <= 32; i++) {
1104 inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
1105 seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
1106 }
1107
c8c8fb33 1108 intel_runtime_pm_put(dev_priv);
616fdb5a
BW		 1109 mutex_unlock(&dev->struct_mutex);
1110
f97108d1
JB		 1111 return 0;
1112}
1113
4d85529d 1114static int ironlake_drpc_info(struct seq_file *m)
f97108d1
JB		 1115{
1116 struct drm_info_node *node = (struct drm_info_node *) m->private;
1117 struct drm_device *dev = node->minor->dev;
1118 drm_i915_private_t *dev_priv = dev->dev_private;
616fdb5a
BW		 1119 u32 rgvmodectl, rstdbyctl;
1120 u16 crstandvid;
1121 int ret;
1122
1123 ret = mutex_lock_interruptible(&dev->struct_mutex);
1124 if (ret)
1125 return ret;
c8c8fb33 1126 intel_runtime_pm_get(dev_priv);
616fdb5a
BW		 1127
1128 rgvmodectl = I915_READ(MEMMODECTL);
1129 rstdbyctl = I915_READ(RSTDBYCTL);
1130 crstandvid = I915_READ16(CRSTANDVID);
1131
c8c8fb33 1132 intel_runtime_pm_put(dev_priv);
616fdb5a 1133 mutex_unlock(&dev->struct_mutex);
f97108d1
JB		 1134
1135 seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
1136 "yes" : "no");
1137 seq_printf(m, "Boost freq: %d\n",
1138 (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
1139 MEMMODE_BOOST_FREQ_SHIFT);
1140 seq_printf(m, "HW control enabled: %s\n",
1141 rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
1142 seq_printf(m, "SW control enabled: %s\n",
1143 rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
1144 seq_printf(m, "Gated voltage change: %s\n",
1145 rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
1146 seq_printf(m, "Starting frequency: P%d\n",
1147 (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
7648fa99 1148 seq_printf(m, "Max P-state: P%d\n",
f97108d1 1149 (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
7648fa99
JB		 1150 seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
1151 seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
1152 seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
1153 seq_printf(m, "Render standby enabled: %s\n",
1154 (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
267f0c90 1155 seq_puts(m, "Current RS state: ");
88271da3
JB		 1156 switch (rstdbyctl & RSX_STATUS_MASK) {
1157 case RSX_STATUS_ON:
267f0c90 1158 seq_puts(m, "on\n");
88271da3
JB		 1159 break;
1160 case RSX_STATUS_RC1:
267f0c90 1161 seq_puts(m, "RC1\n");
88271da3
JB		 1162 break;
1163 case RSX_STATUS_RC1E:
267f0c90 1164 seq_puts(m, "RC1E\n");
88271da3
JB		 1165 break;
1166 case RSX_STATUS_RS1:
267f0c90 1167 seq_puts(m, "RS1\n");
88271da3
JB		 1168 break;
1169 case RSX_STATUS_RS2:
267f0c90 1170 seq_puts(m, "RS2 (RC6)\n");
88271da3
JB		 1171 break;
1172 case RSX_STATUS_RS3:
267f0c90 1173 seq_puts(m, "RC3 (RC6+)\n");
88271da3
JB		 1174 break;
1175 default:
267f0c90 1176 seq_puts(m, "unknown\n");
88271da3
JB		 1177 break;
1178 }
f97108d1
JB		 1179
1180 return 0;
1181}
1182
669ab5aa
D		 1183static int vlv_drpc_info(struct seq_file *m)
1184{
1185
1186 struct drm_info_node *node = (struct drm_info_node *) m->private;
1187 struct drm_device *dev = node->minor->dev;
1188 struct drm_i915_private *dev_priv = dev->dev_private;
1189 u32 rpmodectl1, rcctl1;
1190 unsigned fw_rendercount = 0, fw_mediacount = 0;
1191
1192 rpmodectl1 = I915_READ(GEN6_RP_CONTROL);
1193 rcctl1 = I915_READ(GEN6_RC_CONTROL);
1194
1195 seq_printf(m, "Video Turbo Mode: %s\n",
1196 yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO));
1197 seq_printf(m, "Turbo enabled: %s\n",
1198 yesno(rpmodectl1 & GEN6_RP_ENABLE));
1199 seq_printf(m, "HW control enabled: %s\n",
1200 yesno(rpmodectl1 & GEN6_RP_ENABLE));
1201 seq_printf(m, "SW control enabled: %s\n",
1202 yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) ==
1203 GEN6_RP_MEDIA_SW_MODE));
1204 seq_printf(m, "RC6 Enabled: %s\n",
1205 yesno(rcctl1 & (GEN7_RC_CTL_TO_MODE |
1206 GEN6_RC_CTL_EI_MODE(1))));
1207 seq_printf(m, "Render Power Well: %s\n",
1208 (I915_READ(VLV_GTLC_PW_STATUS) &
1209 VLV_GTLC_PW_RENDER_STATUS_MASK) ? "Up" : "Down");
1210 seq_printf(m, "Media Power Well: %s\n",
1211 (I915_READ(VLV_GTLC_PW_STATUS) &
1212 VLV_GTLC_PW_MEDIA_STATUS_MASK) ? "Up" : "Down");
1213
1214 spin_lock_irq(&dev_priv->uncore.lock);
1215 fw_rendercount = dev_priv->uncore.fw_rendercount;
1216 fw_mediacount = dev_priv->uncore.fw_mediacount;
1217 spin_unlock_irq(&dev_priv->uncore.lock);
1218
1219 seq_printf(m, "Forcewake Render Count = %u\n", fw_rendercount);
1220 seq_printf(m, "Forcewake Media Count = %u\n", fw_mediacount);
1221
1222
1223 return 0;
1224}
1225
1226
4d85529d
BW		 1227static int gen6_drpc_info(struct seq_file *m)
1228{
1229
1230 struct drm_info_node *node = (struct drm_info_node *) m->private;
1231 struct drm_device *dev = node->minor->dev;
1232 struct drm_i915_private *dev_priv = dev->dev_private;
ecd8faea 1233 u32 rpmodectl1, gt_core_status, rcctl1, rc6vids = 0;
93b525dc 1234 unsigned forcewake_count;
aee56cff 1235 int count = 0, ret;
4d85529d
BW		 1236
1237 ret = mutex_lock_interruptible(&dev->struct_mutex);
1238 if (ret)
1239 return ret;
c8c8fb33 1240 intel_runtime_pm_get(dev_priv);
4d85529d 1241
907b28c5
CW		 1242 spin_lock_irq(&dev_priv->uncore.lock);
1243 forcewake_count = dev_priv->uncore.forcewake_count;
1244 spin_unlock_irq(&dev_priv->uncore.lock);
93b525dc
DV		 1245
1246 if (forcewake_count) {
267f0c90
DL		 1247 seq_puts(m, "RC information inaccurate because somebody "
1248 "holds a forcewake reference \n");
4d85529d
BW		 1249 } else {
1250 /* NB: we cannot use forcewake, else we read the wrong values */
1251 while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1))
1252 udelay(10);
1253 seq_printf(m, "RC information accurate: %s\n", yesno(count < 51));
1254 }
1255
1256 gt_core_status = readl(dev_priv->regs + GEN6_GT_CORE_STATUS);
ed71f1b4 1257 trace_i915_reg_rw(false, GEN6_GT_CORE_STATUS, gt_core_status, 4, true);
4d85529d
BW		 1258
1259 rpmodectl1 = I915_READ(GEN6_RP_CONTROL);
1260 rcctl1 = I915_READ(GEN6_RC_CONTROL);
1261 mutex_unlock(&dev->struct_mutex);
44cbd338
BW		 1262 mutex_lock(&dev_priv->rps.hw_lock);
1263 sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
1264 mutex_unlock(&dev_priv->rps.hw_lock);
4d85529d 1265
c8c8fb33
PZ		 1266 intel_runtime_pm_put(dev_priv);
1267
4d85529d
BW		 1268 seq_printf(m, "Video Turbo Mode: %s\n",
1269 yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO));
1270 seq_printf(m, "HW control enabled: %s\n",
1271 yesno(rpmodectl1 & GEN6_RP_ENABLE));
1272 seq_printf(m, "SW control enabled: %s\n",
1273 yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) ==
1274 GEN6_RP_MEDIA_SW_MODE));
fff24e21 1275 seq_printf(m, "RC1e Enabled: %s\n",
4d85529d
BW		 1276 yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE));
1277 seq_printf(m, "RC6 Enabled: %s\n",
1278 yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE));
1279 seq_printf(m, "Deep RC6 Enabled: %s\n",
1280 yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE));
1281 seq_printf(m, "Deepest RC6 Enabled: %s\n",
1282 yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE));
267f0c90 1283 seq_puts(m, "Current RC state: ");
4d85529d
BW		 1284 switch (gt_core_status & GEN6_RCn_MASK) {
1285 case GEN6_RC0:
1286 if (gt_core_status & GEN6_CORE_CPD_STATE_MASK)
267f0c90 1287 seq_puts(m, "Core Power Down\n");
4d85529d 1288 else
267f0c90 1289 seq_puts(m, "on\n");
4d85529d
BW		 1290 break;
1291 case GEN6_RC3:
267f0c90 1292 seq_puts(m, "RC3\n");
4d85529d
BW		 1293 break;
1294 case GEN6_RC6:
267f0c90 1295 seq_puts(m, "RC6\n");
4d85529d
BW		 1296 break;
1297 case GEN6_RC7:
267f0c90 1298 seq_puts(m, "RC7\n");
4d85529d
BW		 1299 break;
1300 default:
267f0c90 1301 seq_puts(m, "Unknown\n");
4d85529d
BW		 1302 break;
1303 }
1304
1305 seq_printf(m, "Core Power Down: %s\n",
1306 yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK));
cce66a28
BW		 1307
1308 /* Not exactly sure what this is */
1309 seq_printf(m, "RC6 \"Locked to RPn\" residency since boot: %u\n",
1310 I915_READ(GEN6_GT_GFX_RC6_LOCKED));
1311 seq_printf(m, "RC6 residency since boot: %u\n",
1312 I915_READ(GEN6_GT_GFX_RC6));
1313 seq_printf(m, "RC6+ residency since boot: %u\n",
1314 I915_READ(GEN6_GT_GFX_RC6p));
1315 seq_printf(m, "RC6++ residency since boot: %u\n",
1316 I915_READ(GEN6_GT_GFX_RC6pp));
1317
ecd8faea
BW		 1318 seq_printf(m, "RC6 voltage: %dmV\n",
1319 GEN6_DECODE_RC6_VID(((rc6vids >> 0) & 0xff)));
1320 seq_printf(m, "RC6+ voltage: %dmV\n",
1321 GEN6_DECODE_RC6_VID(((rc6vids >> 8) & 0xff)));
1322 seq_printf(m, "RC6++ voltage: %dmV\n",
1323 GEN6_DECODE_RC6_VID(((rc6vids >> 16) & 0xff)));
4d85529d
BW		 1324 return 0;
1325}
1326
1327static int i915_drpc_info(struct seq_file *m, void *unused)
1328{
1329 struct drm_info_node *node = (struct drm_info_node *) m->private;
1330 struct drm_device *dev = node->minor->dev;
1331
669ab5aa
D		 1332 if (IS_VALLEYVIEW(dev))
1333 return vlv_drpc_info(m);
1334 else if (IS_GEN6(dev) || IS_GEN7(dev))
4d85529d
BW		 1335 return gen6_drpc_info(m);
1336 else
1337 return ironlake_drpc_info(m);
1338}
1339
b5e50c3f
JB		 1340static int i915_fbc_status(struct seq_file *m, void *unused)
1341{
1342 struct drm_info_node *node = (struct drm_info_node *) m->private;
1343 struct drm_device *dev = node->minor->dev;
b5e50c3f 1344 drm_i915_private_t *dev_priv = dev->dev_private;
b5e50c3f 1345
3a77c4c4 1346 if (!HAS_FBC(dev)) {
267f0c90 1347 seq_puts(m, "FBC unsupported on this chipset\n");
b5e50c3f
JB		 1348 return 0;
1349 }
1350
ee5382ae 1351 if (intel_fbc_enabled(dev)) {
267f0c90 1352 seq_puts(m, "FBC enabled\n");
b5e50c3f 1353 } else {
267f0c90 1354 seq_puts(m, "FBC disabled: ");
5c3fe8b0 1355 switch (dev_priv->fbc.no_fbc_reason) {
29ebf90f
CW		 1356 case FBC_OK:
1357 seq_puts(m, "FBC actived, but currently disabled in hardware");
1358 break;
1359 case FBC_UNSUPPORTED:
1360 seq_puts(m, "unsupported by this chipset");
1361 break;
bed4a673 1362 case FBC_NO_OUTPUT:
267f0c90 1363 seq_puts(m, "no outputs");
bed4a673 1364 break;
b5e50c3f 1365 case FBC_STOLEN_TOO_SMALL:
267f0c90 1366 seq_puts(m, "not enough stolen memory");
b5e50c3f
JB		 1367 break;
1368 case FBC_UNSUPPORTED_MODE:
267f0c90 1369 seq_puts(m, "mode not supported");
b5e50c3f
JB		 1370 break;
1371 case FBC_MODE_TOO_LARGE:
267f0c90 1372 seq_puts(m, "mode too large");
b5e50c3f
JB		 1373 break;
1374 case FBC_BAD_PLANE:
267f0c90 1375 seq_puts(m, "FBC unsupported on plane");
b5e50c3f
JB		 1376 break;
1377 case FBC_NOT_TILED:
267f0c90 1378 seq_puts(m, "scanout buffer not tiled");
b5e50c3f 1379 break;
9c928d16 1380 case FBC_MULTIPLE_PIPES:
267f0c90 1381 seq_puts(m, "multiple pipes are enabled");
9c928d16 1382 break;
c1a9f047 1383 case FBC_MODULE_PARAM:
267f0c90 1384 seq_puts(m, "disabled per module param (default off)");
c1a9f047 1385 break;
8a5729a3 1386 case FBC_CHIP_DEFAULT:
267f0c90 1387 seq_puts(m, "disabled per chip default");
8a5729a3 1388 break;
b5e50c3f 1389 default:
267f0c90 1390 seq_puts(m, "unknown reason");
b5e50c3f 1391 }
267f0c90 1392 seq_putc(m, '\n');
b5e50c3f
JB		 1393 }
1394 return 0;
1395}
1396
92d44621
PZ		 1397static int i915_ips_status(struct seq_file *m, void *unused)
1398{
1399 struct drm_info_node *node = (struct drm_info_node *) m->private;
1400 struct drm_device *dev = node->minor->dev;
1401 struct drm_i915_private *dev_priv = dev->dev_private;
1402
f5adf94e 1403 if (!HAS_IPS(dev)) {
92d44621
PZ		 1404 seq_puts(m, "not supported\n");
1405 return 0;
1406 }
1407
e59150dc 1408 if (IS_BROADWELL(dev) || I915_READ(IPS_CTL) & IPS_ENABLE)
92d44621
PZ		 1409 seq_puts(m, "enabled\n");
1410 else
1411 seq_puts(m, "disabled\n");
1412
1413 return 0;
1414}
1415
4a9bef37
JB		 1416static int i915_sr_status(struct seq_file *m, void *unused)
1417{
1418 struct drm_info_node *node = (struct drm_info_node *) m->private;
1419 struct drm_device *dev = node->minor->dev;
1420 drm_i915_private_t *dev_priv = dev->dev_private;
1421 bool sr_enabled = false;
1422
1398261a 1423 if (HAS_PCH_SPLIT(dev))
5ba2aaaa 1424 sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
a6c45cf0 1425 else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
4a9bef37
JB		 1426 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
1427 else if (IS_I915GM(dev))
1428 sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
1429 else if (IS_PINEVIEW(dev))
1430 sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
1431
5ba2aaaa
CW		 1432 seq_printf(m, "self-refresh: %s\n",
1433 sr_enabled ? "enabled" : "disabled");
4a9bef37
JB		 1434
1435 return 0;
1436}
1437
7648fa99
JB		 1438static int i915_emon_status(struct seq_file *m, void *unused)
1439{
1440 struct drm_info_node *node = (struct drm_info_node *) m->private;
1441 struct drm_device *dev = node->minor->dev;
1442 drm_i915_private_t *dev_priv = dev->dev_private;
1443 unsigned long temp, chipset, gfx;
de227ef0
CW		 1444 int ret;
1445
582be6b4
CW		 1446 if (!IS_GEN5(dev))
1447 return -ENODEV;
1448
de227ef0
CW		 1449 ret = mutex_lock_interruptible(&dev->struct_mutex);
1450 if (ret)
1451 return ret;
7648fa99
JB		 1452
1453 temp = i915_mch_val(dev_priv);
1454 chipset = i915_chipset_val(dev_priv);
1455 gfx = i915_gfx_val(dev_priv);
de227ef0 1456 mutex_unlock(&dev->struct_mutex);
7648fa99
JB		 1457
1458 seq_printf(m, "GMCH temp: %ld\n", temp);
1459 seq_printf(m, "Chipset power: %ld\n", chipset);
1460 seq_printf(m, "GFX power: %ld\n", gfx);
1461 seq_printf(m, "Total power: %ld\n", chipset + gfx);
1462
1463 return 0;
1464}
1465
23b2f8bb
JB		 1466static int i915_ring_freq_table(struct seq_file *m, void *unused)
1467{
1468 struct drm_info_node *node = (struct drm_info_node *) m->private;
1469 struct drm_device *dev = node->minor->dev;
1470 drm_i915_private_t *dev_priv = dev->dev_private;
1471 int ret;
1472 int gpu_freq, ia_freq;
1473
1c70c0ce 1474 if (!(IS_GEN6(dev) || IS_GEN7(dev))) {
267f0c90 1475 seq_puts(m, "unsupported on this chipset\n");
23b2f8bb
JB		 1476 return 0;
1477 }
1478
5c9669ce
TR		 1479 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
1480
4fc688ce 1481 ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
23b2f8bb
JB		 1482 if (ret)
1483 return ret;
c8c8fb33 1484 intel_runtime_pm_get(dev_priv);
23b2f8bb 1485
267f0c90 1486 seq_puts(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n");
23b2f8bb 1487
c6a828d3
DV		 1488 for (gpu_freq = dev_priv->rps.min_delay;
1489 gpu_freq <= dev_priv->rps.max_delay;
23b2f8bb 1490 gpu_freq++) {
42c0526c
BW		 1491 ia_freq = gpu_freq;
1492 sandybridge_pcode_read(dev_priv,
1493 GEN6_PCODE_READ_MIN_FREQ_TABLE,
1494 &ia_freq);
3ebecd07
CW		 1495 seq_printf(m, "%d\t\t%d\t\t\t\t%d\n",
1496 gpu_freq * GT_FREQUENCY_MULTIPLIER,
1497 ((ia_freq >> 0) & 0xff) * 100,
1498 ((ia_freq >> 8) & 0xff) * 100);
23b2f8bb
JB		 1499 }
1500
c8c8fb33 1501 intel_runtime_pm_put(dev_priv);
4fc688ce 1502 mutex_unlock(&dev_priv->rps.hw_lock);
23b2f8bb
JB		 1503
1504 return 0;
1505}
1506
7648fa99
JB		 1507static int i915_gfxec(struct seq_file *m, void *unused)
1508{
1509 struct drm_info_node *node = (struct drm_info_node *) m->private;
1510 struct drm_device *dev = node->minor->dev;
1511 drm_i915_private_t *dev_priv = dev->dev_private;
616fdb5a
BW		 1512 int ret;
1513
1514 ret = mutex_lock_interruptible(&dev->struct_mutex);
1515 if (ret)
1516 return ret;
c8c8fb33 1517 intel_runtime_pm_get(dev_priv);
7648fa99
JB		 1518
1519 seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
c8c8fb33 1520 intel_runtime_pm_put(dev_priv);
7648fa99 1521
616fdb5a
BW		 1522 mutex_unlock(&dev->struct_mutex);
1523
7648fa99
JB		 1524 return 0;
1525}
1526
44834a67
CW		 1527static int i915_opregion(struct seq_file *m, void *unused)
1528{
1529 struct drm_info_node *node = (struct drm_info_node *) m->private;
1530 struct drm_device *dev = node->minor->dev;
1531 drm_i915_private_t *dev_priv = dev->dev_private;
1532 struct intel_opregion *opregion = &dev_priv->opregion;
0d38f009 1533 void *data = kmalloc(OPREGION_SIZE, GFP_KERNEL);
44834a67
CW		 1534 int ret;
1535
0d38f009
DV		 1536 if (data == NULL)
1537 return -ENOMEM;
1538
44834a67
CW		 1539 ret = mutex_lock_interruptible(&dev->struct_mutex);
1540 if (ret)
0d38f009 1541 goto out;
44834a67 1542
0d38f009
DV		 1543 if (opregion->header) {
1544 memcpy_fromio(data, opregion->header, OPREGION_SIZE);
1545 seq_write(m, data, OPREGION_SIZE);
1546 }
44834a67
CW		 1547
1548 mutex_unlock(&dev->struct_mutex);
1549
0d38f009
DV		 1550out:
1551 kfree(data);
44834a67
CW		 1552 return 0;
1553}
1554
37811fcc
CW		 1555static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
1556{
1557 struct drm_info_node *node = (struct drm_info_node *) m->private;
1558 struct drm_device *dev = node->minor->dev;
4520f53a 1559 struct intel_fbdev *ifbdev = NULL;
37811fcc 1560 struct intel_framebuffer *fb;
37811fcc 1561
4520f53a
DV		 1562#ifdef CONFIG_DRM_I915_FBDEV
1563 struct drm_i915_private *dev_priv = dev->dev_private;
1564 int ret = mutex_lock_interruptible(&dev->mode_config.mutex);
37811fcc
CW		 1565 if (ret)
1566 return ret;
1567
1568 ifbdev = dev_priv->fbdev;
1569 fb = to_intel_framebuffer(ifbdev->helper.fb);
1570
623f9783 1571 seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj ",
37811fcc
CW		 1572 fb->base.width,
1573 fb->base.height,
1574 fb->base.depth,
623f9783
DV		 1575 fb->base.bits_per_pixel,
1576 atomic_read(&fb->base.refcount.refcount));
05394f39 1577 describe_obj(m, fb->obj);
267f0c90 1578 seq_putc(m, '\n');
4b096ac1 1579 mutex_unlock(&dev->mode_config.mutex);
4520f53a 1580#endif
37811fcc 1581
4b096ac1 1582 mutex_lock(&dev->mode_config.fb_lock);
37811fcc 1583 list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
131a56dc 1584 if (ifbdev && &fb->base == ifbdev->helper.fb)
37811fcc
CW		 1585 continue;
1586
623f9783 1587 seq_printf(m, "user size: %d x %d, depth %d, %d bpp, refcount %d, obj ",
37811fcc
CW		 1588 fb->base.width,
1589 fb->base.height,
1590 fb->base.depth,
623f9783
DV		 1591 fb->base.bits_per_pixel,
1592 atomic_read(&fb->base.refcount.refcount));
05394f39 1593 describe_obj(m, fb->obj);
267f0c90 1594 seq_putc(m, '\n');
37811fcc 1595 }
4b096ac1 1596 mutex_unlock(&dev->mode_config.fb_lock);
37811fcc
CW		 1597
1598 return 0;
1599}
1600
e76d3630
BW		 1601static int i915_context_status(struct seq_file *m, void *unused)
1602{
1603 struct drm_info_node *node = (struct drm_info_node *) m->private;
1604 struct drm_device *dev = node->minor->dev;
1605 drm_i915_private_t *dev_priv = dev->dev_private;
a168c293 1606 struct intel_ring_buffer *ring;
a33afea5 1607 struct i915_hw_context *ctx;
a168c293 1608 int ret, i;
e76d3630
BW		 1609
1610 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
1611 if (ret)
1612 return ret;
1613
3e373948 1614 if (dev_priv->ips.pwrctx) {
267f0c90 1615 seq_puts(m, "power context ");
3e373948 1616 describe_obj(m, dev_priv->ips.pwrctx);
267f0c90 1617 seq_putc(m, '\n');
dc501fbc 1618 }
e76d3630 1619
3e373948 1620 if (dev_priv->ips.renderctx) {
267f0c90 1621 seq_puts(m, "render context ");
3e373948 1622 describe_obj(m, dev_priv->ips.renderctx);
267f0c90 1623 seq_putc(m, '\n');
dc501fbc 1624 }
e76d3630 1625
a33afea5
BW		 1626 list_for_each_entry(ctx, &dev_priv->context_list, link) {
1627 seq_puts(m, "HW context ");
3ccfd19d 1628 describe_ctx(m, ctx);
a33afea5
BW		 1629 for_each_ring(ring, dev_priv, i)
1630 if (ring->default_context == ctx)
1631 seq_printf(m, "(default context %s) ", ring->name);
1632
1633 describe_obj(m, ctx->obj);
1634 seq_putc(m, '\n');
a168c293
BW		 1635 }
1636
e76d3630
BW		 1637 mutex_unlock(&dev->mode_config.mutex);
1638
1639 return 0;
1640}
1641
6d794d42
BW		 1642static int i915_gen6_forcewake_count_info(struct seq_file *m, void *data)
1643{
1644 struct drm_info_node *node = (struct drm_info_node *) m->private;
1645 struct drm_device *dev = node->minor->dev;
1646 struct drm_i915_private *dev_priv = dev->dev_private;
43709ba0 1647 unsigned forcewake_count = 0, fw_rendercount = 0, fw_mediacount = 0;
6d794d42 1648
907b28c5 1649 spin_lock_irq(&dev_priv->uncore.lock);
43709ba0
D		 1650 if (IS_VALLEYVIEW(dev)) {
1651 fw_rendercount = dev_priv->uncore.fw_rendercount;
1652 fw_mediacount = dev_priv->uncore.fw_mediacount;
1653 } else
1654 forcewake_count = dev_priv->uncore.forcewake_count;
907b28c5 1655 spin_unlock_irq(&dev_priv->uncore.lock);
6d794d42 1656
43709ba0
D		 1657 if (IS_VALLEYVIEW(dev)) {
1658 seq_printf(m, "fw_rendercount = %u\n", fw_rendercount);
1659 seq_printf(m, "fw_mediacount = %u\n", fw_mediacount);
1660 } else
1661 seq_printf(m, "forcewake count = %u\n", forcewake_count);
6d794d42
BW		 1662
1663 return 0;
1664}
1665
ea16a3cd
DV		 1666static const char *swizzle_string(unsigned swizzle)
1667{
aee56cff 1668 switch (swizzle) {
ea16a3cd
DV		 1669 case I915_BIT_6_SWIZZLE_NONE:
1670 return "none";
1671 case I915_BIT_6_SWIZZLE_9:
1672 return "bit9";
1673 case I915_BIT_6_SWIZZLE_9_10:
1674 return "bit9/bit10";
1675 case I915_BIT_6_SWIZZLE_9_11:
1676 return "bit9/bit11";
1677 case I915_BIT_6_SWIZZLE_9_10_11:
1678 return "bit9/bit10/bit11";
1679 case I915_BIT_6_SWIZZLE_9_17:
1680 return "bit9/bit17";
1681 case I915_BIT_6_SWIZZLE_9_10_17:
1682 return "bit9/bit10/bit17";
1683 case I915_BIT_6_SWIZZLE_UNKNOWN:
8a168ca7 1684 return "unknown";
ea16a3cd
DV		 1685 }
1686
1687 return "bug";
1688}
1689
1690static int i915_swizzle_info(struct seq_file *m, void *data)
1691{
1692 struct drm_info_node *node = (struct drm_info_node *) m->private;
1693 struct drm_device *dev = node->minor->dev;
1694 struct drm_i915_private *dev_priv = dev->dev_private;
22bcfc6a
DV		 1695 int ret;
1696
1697 ret = mutex_lock_interruptible(&dev->struct_mutex);
1698 if (ret)
1699 return ret;
c8c8fb33 1700 intel_runtime_pm_get(dev_priv);
ea16a3cd 1701
ea16a3cd
DV		 1702 seq_printf(m, "bit6 swizzle for X-tiling = %s\n",
1703 swizzle_string(dev_priv->mm.bit_6_swizzle_x));
1704 seq_printf(m, "bit6 swizzle for Y-tiling = %s\n",
1705 swizzle_string(dev_priv->mm.bit_6_swizzle_y));
1706
1707 if (IS_GEN3(dev) || IS_GEN4(dev)) {
1708 seq_printf(m, "DDC = 0x%08x\n",
1709 I915_READ(DCC));
1710 seq_printf(m, "C0DRB3 = 0x%04x\n",
1711 I915_READ16(C0DRB3));
1712 seq_printf(m, "C1DRB3 = 0x%04x\n",
1713 I915_READ16(C1DRB3));
9d3203e1 1714 } else if (INTEL_INFO(dev)->gen >= 6) {
3fa7d235
DV		 1715 seq_printf(m, "MAD_DIMM_C0 = 0x%08x\n",
1716 I915_READ(MAD_DIMM_C0));
1717 seq_printf(m, "MAD_DIMM_C1 = 0x%08x\n",
1718 I915_READ(MAD_DIMM_C1));
1719 seq_printf(m, "MAD_DIMM_C2 = 0x%08x\n",
1720 I915_READ(MAD_DIMM_C2));
1721 seq_printf(m, "TILECTL = 0x%08x\n",
1722 I915_READ(TILECTL));
9d3203e1
BW		 1723 if (IS_GEN8(dev))
1724 seq_printf(m, "GAMTARBMODE = 0x%08x\n",
1725 I915_READ(GAMTARBMODE));
1726 else
1727 seq_printf(m, "ARB_MODE = 0x%08x\n",
1728 I915_READ(ARB_MODE));
3fa7d235
DV		 1729 seq_printf(m, "DISP_ARB_CTL = 0x%08x\n",
1730 I915_READ(DISP_ARB_CTL));
ea16a3cd 1731 }
c8c8fb33 1732 intel_runtime_pm_put(dev_priv);
ea16a3cd
DV		 1733 mutex_unlock(&dev->struct_mutex);
1734
1735 return 0;
1736}
1737
1c60fef5
BW		 1738static int per_file_ctx(int id, void *ptr, void *data)
1739{
1740 struct i915_hw_context *ctx = ptr;
1741 struct seq_file *m = data;
1742 struct i915_hw_ppgtt *ppgtt = ctx_to_ppgtt(ctx);
1743
1744 ppgtt->debug_dump(ppgtt, m);
1745
1746 return 0;
1747}
1748
77df6772 1749static void gen8_ppgtt_info(struct seq_file *m, struct drm_device *dev)
3cf17fc5 1750{
3cf17fc5
DV		 1751 struct drm_i915_private *dev_priv = dev->dev_private;
1752 struct intel_ring_buffer *ring;
77df6772
BW		 1753 struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
1754 int unused, i;
3cf17fc5 1755
77df6772
BW		 1756 if (!ppgtt)
1757 return;
1758
1759 seq_printf(m, "Page directories: %d\n", ppgtt->num_pd_pages);
1760 seq_printf(m, "Page tables: %d\n", ppgtt->num_pt_pages);
1761 for_each_ring(ring, dev_priv, unused) {
1762 seq_printf(m, "%s\n", ring->name);
1763 for (i = 0; i < 4; i++) {
1764 u32 offset = 0x270 + i * 8;
1765 u64 pdp = I915_READ(ring->mmio_base + offset + 4);
1766 pdp <<= 32;
1767 pdp |= I915_READ(ring->mmio_base + offset);
1768 for (i = 0; i < 4; i++)
1769 seq_printf(m, "\tPDP%d 0x%016llx\n", i, pdp);
1770 }
1771 }
1772}
1773
1774static void gen6_ppgtt_info(struct seq_file *m, struct drm_device *dev)
1775{
1776 struct drm_i915_private *dev_priv = dev->dev_private;
1777 struct intel_ring_buffer *ring;
1c60fef5 1778 struct drm_file *file;
77df6772 1779 int i;
3cf17fc5 1780
3cf17fc5
DV		 1781 if (INTEL_INFO(dev)->gen == 6)
1782 seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(GFX_MODE));
1783
a2c7f6fd 1784 for_each_ring(ring, dev_priv, i) {
3cf17fc5
DV		 1785 seq_printf(m, "%s\n", ring->name);
1786 if (INTEL_INFO(dev)->gen == 7)
1787 seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(RING_MODE_GEN7(ring)));
1788 seq_printf(m, "PP_DIR_BASE: 0x%08x\n", I915_READ(RING_PP_DIR_BASE(ring)));
1789 seq_printf(m, "PP_DIR_BASE_READ: 0x%08x\n", I915_READ(RING_PP_DIR_BASE_READ(ring)));
1790 seq_printf(m, "PP_DIR_DCLV: 0x%08x\n", I915_READ(RING_PP_DIR_DCLV(ring)));
1791 }
1792 if (dev_priv->mm.aliasing_ppgtt) {
1793 struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
1794
267f0c90 1795 seq_puts(m, "aliasing PPGTT:\n");
3cf17fc5 1796 seq_printf(m, "pd gtt offset: 0x%08x\n", ppgtt->pd_offset);
1c60fef5 1797
87d60b63 1798 ppgtt->debug_dump(ppgtt, m);
1c60fef5
BW		 1799 } else
1800 return;
1801
1802 list_for_each_entry_reverse(file, &dev->filelist, lhead) {
1803 struct drm_i915_file_private *file_priv = file->driver_priv;
1804 struct i915_hw_ppgtt *pvt_ppgtt;
1805
1806 pvt_ppgtt = ctx_to_ppgtt(file_priv->private_default_ctx);
1807 seq_printf(m, "proc: %s\n",
1808 get_pid_task(file->pid, PIDTYPE_PID)->comm);
1809 seq_puts(m, " default context:\n");
1810 idr_for_each(&file_priv->context_idr, per_file_ctx, m);
3cf17fc5
DV		 1811 }
1812 seq_printf(m, "ECOCHK: 0x%08x\n", I915_READ(GAM_ECOCHK));
77df6772
BW		 1813}
1814
1815static int i915_ppgtt_info(struct seq_file *m, void *data)
1816{
1817 struct drm_info_node *node = (struct drm_info_node *) m->private;
1818 struct drm_device *dev = node->minor->dev;
c8c8fb33 1819 struct drm_i915_private *dev_priv = dev->dev_private;
77df6772
BW		 1820
1821 int ret = mutex_lock_interruptible(&dev->struct_mutex);
1822 if (ret)
1823 return ret;
c8c8fb33 1824 intel_runtime_pm_get(dev_priv);
77df6772
BW		 1825
1826 if (INTEL_INFO(dev)->gen >= 8)
1827 gen8_ppgtt_info(m, dev);
1828 else if (INTEL_INFO(dev)->gen >= 6)
1829 gen6_ppgtt_info(m, dev);
1830
c8c8fb33 1831 intel_runtime_pm_put(dev_priv);
3cf17fc5
DV		 1832 mutex_unlock(&dev->struct_mutex);
1833
1834 return 0;
1835}
1836
57f350b6
JB		 1837static int i915_dpio_info(struct seq_file *m, void *data)
1838{
1839 struct drm_info_node *node = (struct drm_info_node *) m->private;
1840 struct drm_device *dev = node->minor->dev;
1841 struct drm_i915_private *dev_priv = dev->dev_private;
1842 int ret;
1843
1844
1845 if (!IS_VALLEYVIEW(dev)) {
267f0c90 1846 seq_puts(m, "unsupported\n");
57f350b6
JB		 1847 return 0;
1848 }
1849
09153000 1850 ret = mutex_lock_interruptible(&dev_priv->dpio_lock);
57f350b6
JB		 1851 if (ret)
1852 return ret;
1853
1854 seq_printf(m, "DPIO_CTL: 0x%08x\n", I915_READ(DPIO_CTL));
1855
ab3c759a
CML		 1856 seq_printf(m, "DPIO PLL DW3 CH0 : 0x%08x\n",
1857 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW3(0)));
1858 seq_printf(m, "DPIO PLL DW3 CH1: 0x%08x\n",
1859 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW3(1)));
1860
1861 seq_printf(m, "DPIO PLL DW5 CH0: 0x%08x\n",
1862 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW5(0)));
1863 seq_printf(m, "DPIO PLL DW5 CH1: 0x%08x\n",
1864 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW5(1)));
1865
1866 seq_printf(m, "DPIO PLL DW7 CH0: 0x%08x\n",
1867 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW7(0)));
1868 seq_printf(m, "DPIO PLL DW7 CH1: 0x%08x\n",
1869 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW7(1)));
1870
1871 seq_printf(m, "DPIO PLL DW10 CH0: 0x%08x\n",
1872 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW10(0)));
1873 seq_printf(m, "DPIO PLL DW10 CH1: 0x%08x\n",
1874 vlv_dpio_read(dev_priv, PIPE_A, VLV_PLL_DW10(1)));
57f350b6
JB		 1875
1876 seq_printf(m, "DPIO_FASTCLK_DISABLE: 0x%08x\n",
ab3c759a 1877 vlv_dpio_read(dev_priv, PIPE_A, VLV_CMN_DW0));
57f350b6 1878
09153000 1879 mutex_unlock(&dev_priv->dpio_lock);
57f350b6
JB		 1880
1881 return 0;
1882}
1883
63573eb7
BW		 1884static int i915_llc(struct seq_file *m, void *data)
1885{
1886 struct drm_info_node *node = (struct drm_info_node *) m->private;
1887 struct drm_device *dev = node->minor->dev;
1888 struct drm_i915_private *dev_priv = dev->dev_private;
1889
1890 /* Size calculation for LLC is a bit of a pain. Ignore for now. */
1891 seq_printf(m, "LLC: %s\n", yesno(HAS_LLC(dev)));
1892 seq_printf(m, "eLLC: %zuMB\n", dev_priv->ellc_size);
1893
1894 return 0;
1895}
1896
e91fd8c6
RV		 1897static int i915_edp_psr_status(struct seq_file *m, void *data)
1898{
1899 struct drm_info_node *node = m->private;
1900 struct drm_device *dev = node->minor->dev;
1901 struct drm_i915_private *dev_priv = dev->dev_private;
a031d709
RV		 1902 u32 psrperf = 0;
1903 bool enabled = false;
e91fd8c6 1904
c8c8fb33
PZ		 1905 intel_runtime_pm_get(dev_priv);
1906
a031d709
RV		 1907 seq_printf(m, "Sink_Support: %s\n", yesno(dev_priv->psr.sink_support));
1908 seq_printf(m, "Source_OK: %s\n", yesno(dev_priv->psr.source_ok));
e91fd8c6 1909
a031d709
RV		 1910 enabled = HAS_PSR(dev) &&
1911 I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE;
1912 seq_printf(m, "Enabled: %s\n", yesno(enabled));
e91fd8c6 1913
a031d709
RV		 1914 if (HAS_PSR(dev))
1915 psrperf = I915_READ(EDP_PSR_PERF_CNT(dev)) &
1916 EDP_PSR_PERF_CNT_MASK;
1917 seq_printf(m, "Performance_Counter: %u\n", psrperf);
e91fd8c6 1918
c8c8fb33 1919 intel_runtime_pm_put(dev_priv);
e91fd8c6
RV		 1920 return 0;
1921}
1922
ec013e7f
JB		 1923static int i915_energy_uJ(struct seq_file *m, void *data)
1924{
1925 struct drm_info_node *node = m->private;
1926 struct drm_device *dev = node->minor->dev;
1927 struct drm_i915_private *dev_priv = dev->dev_private;
1928 u64 power;
1929 u32 units;
1930
1931 if (INTEL_INFO(dev)->gen < 6)
1932 return -ENODEV;
1933
1934 rdmsrl(MSR_RAPL_POWER_UNIT, power);
1935 power = (power & 0x1f00) >> 8;
1936 units = 1000000 / (1 << power); /* convert to uJ */
1937 power = I915_READ(MCH_SECP_NRG_STTS);
1938 power *= units;
1939
1940 seq_printf(m, "%llu", (long long unsigned)power);
371db66a
PZ		 1941
1942 return 0;
1943}
1944
1945static int i915_pc8_status(struct seq_file *m, void *unused)
1946{
1947 struct drm_info_node *node = (struct drm_info_node *) m->private;
1948 struct drm_device *dev = node->minor->dev;
1949 struct drm_i915_private *dev_priv = dev->dev_private;
1950
1951 if (!IS_HASWELL(dev)) {
1952 seq_puts(m, "not supported\n");
1953 return 0;
1954 }
1955
1956 mutex_lock(&dev_priv->pc8.lock);
1957 seq_printf(m, "Requirements met: %s\n",
1958 yesno(dev_priv->pc8.requirements_met));
1959 seq_printf(m, "GPU idle: %s\n", yesno(dev_priv->pc8.gpu_idle));
1960 seq_printf(m, "Disable count: %d\n", dev_priv->pc8.disable_count);
1961 seq_printf(m, "IRQs disabled: %s\n",
1962 yesno(dev_priv->pc8.irqs_disabled));
1963 seq_printf(m, "Enabled: %s\n", yesno(dev_priv->pc8.enabled));
1964 mutex_unlock(&dev_priv->pc8.lock);
1965
ec013e7f
JB		 1966 return 0;
1967}
1968
1da51581
ID		 1969static const char *power_domain_str(enum intel_display_power_domain domain)
1970{
1971 switch (domain) {
1972 case POWER_DOMAIN_PIPE_A:
1973 return "PIPE_A";
1974 case POWER_DOMAIN_PIPE_B:
1975 return "PIPE_B";
1976 case POWER_DOMAIN_PIPE_C:
1977 return "PIPE_C";
1978 case POWER_DOMAIN_PIPE_A_PANEL_FITTER:
1979 return "PIPE_A_PANEL_FITTER";
1980 case POWER_DOMAIN_PIPE_B_PANEL_FITTER:
1981 return "PIPE_B_PANEL_FITTER";
1982 case POWER_DOMAIN_PIPE_C_PANEL_FITTER:
1983 return "PIPE_C_PANEL_FITTER";
1984 case POWER_DOMAIN_TRANSCODER_A:
1985 return "TRANSCODER_A";
1986 case POWER_DOMAIN_TRANSCODER_B:
1987 return "TRANSCODER_B";
1988 case POWER_DOMAIN_TRANSCODER_C:
1989 return "TRANSCODER_C";
1990 case POWER_DOMAIN_TRANSCODER_EDP:
1991 return "TRANSCODER_EDP";
1992 case POWER_DOMAIN_VGA:
1993 return "VGA";
1994 case POWER_DOMAIN_AUDIO:
1995 return "AUDIO";
1996 case POWER_DOMAIN_INIT:
1997 return "INIT";
1998 default:
1999 WARN_ON(1);
2000 return "?";
2001 }
2002}
2003
2004static int i915_power_domain_info(struct seq_file *m, void *unused)
2005{
2006 struct drm_info_node *node = (struct drm_info_node *) m->private;
2007 struct drm_device *dev = node->minor->dev;
2008 struct drm_i915_private *dev_priv = dev->dev_private;
2009 struct i915_power_domains *power_domains = &dev_priv->power_domains;
2010 int i;
2011
2012 mutex_lock(&power_domains->lock);
2013
2014 seq_printf(m, "%-25s %s\n", "Power well/domain", "Use count");
2015 for (i = 0; i < power_domains->power_well_count; i++) {
2016 struct i915_power_well *power_well;
2017 enum intel_display_power_domain power_domain;
2018
2019 power_well = &power_domains->power_wells[i];
2020 seq_printf(m, "%-25s %d\n", power_well->name,
2021 power_well->count);
2022
2023 for (power_domain = 0; power_domain < POWER_DOMAIN_NUM;
2024 power_domain++) {
2025 if (!(BIT(power_domain) & power_well->domains))
2026 continue;
2027
2028 seq_printf(m, " %-23s %d\n",
2029 power_domain_str(power_domain),
2030 power_domains->domain_use_count[power_domain]);
2031 }
2032 }
2033
2034 mutex_unlock(&power_domains->lock);
2035
2036 return 0;
2037}
2038
07144428
DL		 2039struct pipe_crc_info {
2040 const char *name;
2041 struct drm_device *dev;
2042 enum pipe pipe;
2043};
2044
2045static int i915_pipe_crc_open(struct inode *inode, struct file *filep)
2046{
be5c7a90
DL		 2047 struct pipe_crc_info *info = inode->i_private;
2048 struct drm_i915_private *dev_priv = info->dev->dev_private;
2049 struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe];
2050
7eb1c496
DV		 2051 if (info->pipe >= INTEL_INFO(info->dev)->num_pipes)
2052 return -ENODEV;
2053
d538bbdf
DL		 2054 spin_lock_irq(&pipe_crc->lock);
2055
2056 if (pipe_crc->opened) {
2057 spin_unlock_irq(&pipe_crc->lock);
be5c7a90
DL		 2058 return -EBUSY; /* already open */
2059 }
2060
d538bbdf 2061 pipe_crc->opened = true;
07144428
DL		 2062 filep->private_data = inode->i_private;
2063
d538bbdf
DL		 2064 spin_unlock_irq(&pipe_crc->lock);
2065
07144428
DL		 2066 return 0;
2067}
2068
2069static int i915_pipe_crc_release(struct inode *inode, struct file *filep)
2070{
be5c7a90
DL		 2071 struct pipe_crc_info *info = inode->i_private;
2072 struct drm_i915_private *dev_priv = info->dev->dev_private;
2073 struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe];
2074
d538bbdf
DL		 2075 spin_lock_irq(&pipe_crc->lock);
2076 pipe_crc->opened = false;
2077 spin_unlock_irq(&pipe_crc->lock);
be5c7a90 2078
07144428
DL		 2079 return 0;
2080}
2081
2082/* (6 fields, 8 chars each, space separated (5) + '\n') */
2083#define PIPE_CRC_LINE_LEN (6 * 8 + 5 + 1)
2084/* account for \'0' */
2085#define PIPE_CRC_BUFFER_LEN (PIPE_CRC_LINE_LEN + 1)
2086
2087static int pipe_crc_data_count(struct intel_pipe_crc *pipe_crc)
8bf1e9f1 2088{
d538bbdf
DL		 2089 assert_spin_locked(&pipe_crc->lock);
2090 return CIRC_CNT(pipe_crc->head, pipe_crc->tail,
2091 INTEL_PIPE_CRC_ENTRIES_NR);
07144428
DL		 2092}
2093
2094static ssize_t
2095i915_pipe_crc_read(struct file *filep, char __user *user_buf, size_t count,
2096 loff_t *pos)
2097{
2098 struct pipe_crc_info *info = filep->private_data;
2099 struct drm_device *dev = info->dev;
2100 struct drm_i915_private *dev_priv = dev->dev_private;
2101 struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe];
2102 char buf[PIPE_CRC_BUFFER_LEN];
2103 int head, tail, n_entries, n;
2104 ssize_t bytes_read;
2105
2106 /*
2107 * Don't allow user space to provide buffers not big enough to hold
2108 * a line of data.
2109 */
2110 if (count < PIPE_CRC_LINE_LEN)
2111 return -EINVAL;
2112
2113 if (pipe_crc->source == INTEL_PIPE_CRC_SOURCE_NONE)
8bf1e9f1 2114 return 0;
07144428
DL		 2115
2116 /* nothing to read */
d538bbdf 2117 spin_lock_irq(&pipe_crc->lock);
07144428 2118 while (pipe_crc_data_count(pipe_crc) == 0) {
d538bbdf
DL		 2119 int ret;
2120
2121 if (filep->f_flags & O_NONBLOCK) {
2122 spin_unlock_irq(&pipe_crc->lock);
07144428 2123 return -EAGAIN;
d538bbdf 2124 }
07144428 2125
d538bbdf
DL		 2126 ret = wait_event_interruptible_lock_irq(pipe_crc->wq,
2127 pipe_crc_data_count(pipe_crc), pipe_crc->lock);
2128 if (ret) {
2129 spin_unlock_irq(&pipe_crc->lock);
2130 return ret;
2131 }
8bf1e9f1
SH		 2132 }
2133
07144428 2134 /* We now have one or more entries to read */
d538bbdf
DL		 2135 head = pipe_crc->head;
2136 tail = pipe_crc->tail;
07144428
DL		 2137 n_entries = min((size_t)CIRC_CNT(head, tail, INTEL_PIPE_CRC_ENTRIES_NR),
2138 count / PIPE_CRC_LINE_LEN);
d538bbdf
DL		 2139 spin_unlock_irq(&pipe_crc->lock);
2140
07144428
DL		 2141 bytes_read = 0;
2142 n = 0;
2143 do {
b2c88f5b 2144 struct intel_pipe_crc_entry *entry = &pipe_crc->entries[tail];
07144428 2145 int ret;
8bf1e9f1 2146
07144428
DL		 2147 bytes_read += snprintf(buf, PIPE_CRC_BUFFER_LEN,
2148 "%8u %8x %8x %8x %8x %8x\n",
2149 entry->frame, entry->crc[0],
2150 entry->crc[1], entry->crc[2],
2151 entry->crc[3], entry->crc[4]);
2152
2153 ret = copy_to_user(user_buf + n * PIPE_CRC_LINE_LEN,
2154 buf, PIPE_CRC_LINE_LEN);
2155 if (ret == PIPE_CRC_LINE_LEN)
2156 return -EFAULT;
b2c88f5b
DL		 2157
2158 BUILD_BUG_ON_NOT_POWER_OF_2(INTEL_PIPE_CRC_ENTRIES_NR);
2159 tail = (tail + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1);
07144428
DL		 2160 n++;
2161 } while (--n_entries);
8bf1e9f1 2162
d538bbdf
DL		 2163 spin_lock_irq(&pipe_crc->lock);
2164 pipe_crc->tail = tail;
2165 spin_unlock_irq(&pipe_crc->lock);
2166
07144428
DL		 2167 return bytes_read;
2168}
2169
2170static const struct file_operations i915_pipe_crc_fops = {
2171 .owner = THIS_MODULE,
2172 .open = i915_pipe_crc_open,
2173 .read = i915_pipe_crc_read,
2174 .release = i915_pipe_crc_release,
2175};
2176
2177static struct pipe_crc_info i915_pipe_crc_data[I915_MAX_PIPES] = {
2178 {
2179 .name = "i915_pipe_A_crc",
2180 .pipe = PIPE_A,
2181 },
2182 {
2183 .name = "i915_pipe_B_crc",
2184 .pipe = PIPE_B,
2185 },
2186 {
2187 .name = "i915_pipe_C_crc",
2188 .pipe = PIPE_C,
2189 },
2190};
2191
2192static int i915_pipe_crc_create(struct dentry *root, struct drm_minor *minor,
2193 enum pipe pipe)
2194{
2195 struct drm_device *dev = minor->dev;
2196 struct dentry *ent;
2197 struct pipe_crc_info *info = &i915_pipe_crc_data[pipe];
2198
2199 info->dev = dev;
2200 ent = debugfs_create_file(info->name, S_IRUGO, root, info,
2201 &i915_pipe_crc_fops);
f3c5fe97
WY		 2202 if (!ent)
2203 return -ENOMEM;
07144428
DL		 2204
2205 return drm_add_fake_info_node(minor, ent, info);
8bf1e9f1
SH		 2206}
2207
e8dfcf78 2208static const char * const pipe_crc_sources[] = {
926321d5
DV		 2209 "none",
2210 "plane1",
2211 "plane2",
2212 "pf",
5b3a856b 2213 "pipe",
3d099a05
DV		 2214 "TV",
2215 "DP-B",
2216 "DP-C",
2217 "DP-D",
46a19188 2218 "auto",
926321d5
DV		 2219};
2220
2221static const char *pipe_crc_source_name(enum intel_pipe_crc_source source)
2222{
2223 BUILD_BUG_ON(ARRAY_SIZE(pipe_crc_sources) != INTEL_PIPE_CRC_SOURCE_MAX);
2224 return pipe_crc_sources[source];
2225}
2226
bd9db02f 2227static int display_crc_ctl_show(struct seq_file *m, void *data)
926321d5
DV		 2228{
2229 struct drm_device *dev = m->private;
2230 struct drm_i915_private *dev_priv = dev->dev_private;
2231 int i;
2232
2233 for (i = 0; i < I915_MAX_PIPES; i++)
2234 seq_printf(m, "%c %s\n", pipe_name(i),
2235 pipe_crc_source_name(dev_priv->pipe_crc[i].source));
2236
2237 return 0;
2238}
2239
bd9db02f 2240static int display_crc_ctl_open(struct inode *inode, struct file *file)
926321d5
DV		 2241{
2242 struct drm_device *dev = inode->i_private;
2243
bd9db02f 2244 return single_open(file, display_crc_ctl_show, dev);
926321d5
DV		 2245}
2246
46a19188 2247static int i8xx_pipe_crc_ctl_reg(enum intel_pipe_crc_source *source,
52f843f6
DV		 2248 uint32_t *val)
2249{
46a19188
DV		 2250 if (*source == INTEL_PIPE_CRC_SOURCE_AUTO)
2251 *source = INTEL_PIPE_CRC_SOURCE_PIPE;
2252
2253 switch (*source) {
52f843f6
DV		 2254 case INTEL_PIPE_CRC_SOURCE_PIPE:
2255 *val = PIPE_CRC_ENABLE | PIPE_CRC_INCLUDE_BORDER_I8XX;
2256 break;
2257 case INTEL_PIPE_CRC_SOURCE_NONE:
2258 *val = 0;
2259 break;
2260 default:
2261 return -EINVAL;
2262 }
2263
2264 return 0;
2265}
2266
46a19188
DV		 2267static int i9xx_pipe_crc_auto_source(struct drm_device *dev, enum pipe pipe,
2268 enum intel_pipe_crc_source *source)
2269{
2270 struct intel_encoder *encoder;
2271 struct intel_crtc *crtc;
26756809 2272 struct intel_digital_port *dig_port;
46a19188
DV		 2273 int ret = 0;
2274
2275 *source = INTEL_PIPE_CRC_SOURCE_PIPE;
2276
2277 mutex_lock(&dev->mode_config.mutex);
2278 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
2279 base.head) {
2280 if (!encoder->base.crtc)
2281 continue;
2282
2283 crtc = to_intel_crtc(encoder->base.crtc);
2284
2285 if (crtc->pipe != pipe)
2286 continue;
2287
2288 switch (encoder->type) {
2289 case INTEL_OUTPUT_TVOUT:
2290 *source = INTEL_PIPE_CRC_SOURCE_TV;
2291 break;
2292 case INTEL_OUTPUT_DISPLAYPORT:
2293 case INTEL_OUTPUT_EDP:
26756809
DV		 2294 dig_port = enc_to_dig_port(&encoder->base);
2295 switch (dig_port->port) {
2296 case PORT_B:
2297 *source = INTEL_PIPE_CRC_SOURCE_DP_B;
2298 break;
2299 case PORT_C:
2300 *source = INTEL_PIPE_CRC_SOURCE_DP_C;
2301 break;
2302 case PORT_D:
2303 *source = INTEL_PIPE_CRC_SOURCE_DP_D;
2304 break;
2305 default:
2306 WARN(1, "nonexisting DP port %c\n",
2307 port_name(dig_port->port));
2308 break;
2309 }
46a19188
DV		 2310 break;
2311 }
2312 }
2313 mutex_unlock(&dev->mode_config.mutex);
2314
2315 return ret;
2316}
2317
2318static int vlv_pipe_crc_ctl_reg(struct drm_device *dev,
2319 enum pipe pipe,
2320 enum intel_pipe_crc_source *source,
7ac0129b
DV		 2321 uint32_t *val)
2322{
8d2f24ca
DV		 2323 struct drm_i915_private *dev_priv = dev->dev_private;
2324 bool need_stable_symbols = false;
2325
46a19188
DV		 2326 if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) {
2327 int ret = i9xx_pipe_crc_auto_source(dev, pipe, source);
2328 if (ret)
2329 return ret;
2330 }
2331
2332 switch (*source) {
7ac0129b
DV		 2333 case INTEL_PIPE_CRC_SOURCE_PIPE:
2334 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_VLV;
2335 break;
2336 case INTEL_PIPE_CRC_SOURCE_DP_B:
2337 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_B_VLV;
8d2f24ca 2338 need_stable_symbols = true;
7ac0129b
DV		 2339 break;
2340 case INTEL_PIPE_CRC_SOURCE_DP_C:
2341 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_C_VLV;
8d2f24ca 2342 need_stable_symbols = true;
7ac0129b
DV		 2343 break;
2344 case INTEL_PIPE_CRC_SOURCE_NONE:
2345 *val = 0;
2346 break;
2347 default:
2348 return -EINVAL;
2349 }
2350
8d2f24ca
DV		 2351 /*
2352 * When the pipe CRC tap point is after the transcoders we need
2353 * to tweak symbol-level features to produce a deterministic series of
2354 * symbols for a given frame. We need to reset those features only once
2355 * a frame (instead of every nth symbol):
2356 * - DC-balance: used to ensure a better clock recovery from the data
2357 * link (SDVO)
2358 * - DisplayPort scrambling: used for EMI reduction
2359 */
2360 if (need_stable_symbols) {
2361 uint32_t tmp = I915_READ(PORT_DFT2_G4X);
2362
2363 WARN_ON(!IS_G4X(dev));
2364
2365 tmp |= DC_BALANCE_RESET_VLV;
2366 if (pipe == PIPE_A)
2367 tmp |= PIPE_A_SCRAMBLE_RESET;
2368 else
2369 tmp |= PIPE_B_SCRAMBLE_RESET;
2370
2371 I915_WRITE(PORT_DFT2_G4X, tmp);
2372 }
2373
7ac0129b
DV		 2374 return 0;
2375}
2376
4b79ebf7 2377static int i9xx_pipe_crc_ctl_reg(struct drm_device *dev,
46a19188
DV		 2378 enum pipe pipe,
2379 enum intel_pipe_crc_source *source,
4b79ebf7
DV		 2380 uint32_t *val)
2381{
84093603
DV		 2382 struct drm_i915_private *dev_priv = dev->dev_private;
2383 bool need_stable_symbols = false;
2384
46a19188
DV		 2385 if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) {
2386 int ret = i9xx_pipe_crc_auto_source(dev, pipe, source);
2387 if (ret)
2388 return ret;
2389 }
2390
2391 switch (*source) {
4b79ebf7
DV		 2392 case INTEL_PIPE_CRC_SOURCE_PIPE:
2393 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_I9XX;
2394 break;
2395 case INTEL_PIPE_CRC_SOURCE_TV:
2396 if (!SUPPORTS_TV(dev))
2397 return -EINVAL;
2398 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_TV_PRE;
2399 break;
2400 case INTEL_PIPE_CRC_SOURCE_DP_B:
2401 if (!IS_G4X(dev))
2402 return -EINVAL;
2403 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_B_G4X;
84093603 2404 need_stable_symbols = true;
4b79ebf7
DV		 2405 break;
2406 case INTEL_PIPE_CRC_SOURCE_DP_C:
2407 if (!IS_G4X(dev))
2408 return -EINVAL;
2409 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_C_G4X;
84093603 2410 need_stable_symbols = true;
4b79ebf7
DV		 2411 break;
2412 case INTEL_PIPE_CRC_SOURCE_DP_D:
2413 if (!IS_G4X(dev))
2414 return -EINVAL;
2415 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_D_G4X;
84093603 2416 need_stable_symbols = true;
4b79ebf7
DV		 2417 break;
2418 case INTEL_PIPE_CRC_SOURCE_NONE:
2419 *val = 0;
2420 break;
2421 default:
2422 return -EINVAL;
2423 }
2424
84093603
DV		 2425 /*
2426 * When the pipe CRC tap point is after the transcoders we need
2427 * to tweak symbol-level features to produce a deterministic series of
2428 * symbols for a given frame. We need to reset those features only once
2429 * a frame (instead of every nth symbol):
2430 * - DC-balance: used to ensure a better clock recovery from the data
2431 * link (SDVO)
2432 * - DisplayPort scrambling: used for EMI reduction
2433 */
2434 if (need_stable_symbols) {
2435 uint32_t tmp = I915_READ(PORT_DFT2_G4X);
2436
2437 WARN_ON(!IS_G4X(dev));
2438
2439 I915_WRITE(PORT_DFT_I9XX,
2440 I915_READ(PORT_DFT_I9XX) | DC_BALANCE_RESET);
2441
2442 if (pipe == PIPE_A)
2443 tmp |= PIPE_A_SCRAMBLE_RESET;
2444 else
2445 tmp |= PIPE_B_SCRAMBLE_RESET;
2446
2447 I915_WRITE(PORT_DFT2_G4X, tmp);
2448 }
2449
4b79ebf7
DV		 2450 return 0;
2451}
2452
8d2f24ca
DV		 2453static void vlv_undo_pipe_scramble_reset(struct drm_device *dev,
2454 enum pipe pipe)
2455{
2456 struct drm_i915_private *dev_priv = dev->dev_private;
2457 uint32_t tmp = I915_READ(PORT_DFT2_G4X);
2458
2459 if (pipe == PIPE_A)
2460 tmp &= ~PIPE_A_SCRAMBLE_RESET;
2461 else
2462 tmp &= ~PIPE_B_SCRAMBLE_RESET;
2463 if (!(tmp & PIPE_SCRAMBLE_RESET_MASK))
2464 tmp &= ~DC_BALANCE_RESET_VLV;
2465 I915_WRITE(PORT_DFT2_G4X, tmp);
2466
2467}
2468
84093603
DV		 2469static void g4x_undo_pipe_scramble_reset(struct drm_device *dev,
2470 enum pipe pipe)
2471{
2472 struct drm_i915_private *dev_priv = dev->dev_private;
2473 uint32_t tmp = I915_READ(PORT_DFT2_G4X);
2474
2475 if (pipe == PIPE_A)
2476 tmp &= ~PIPE_A_SCRAMBLE_RESET;
2477 else
2478 tmp &= ~PIPE_B_SCRAMBLE_RESET;
2479 I915_WRITE(PORT_DFT2_G4X, tmp);
2480
2481 if (!(tmp & PIPE_SCRAMBLE_RESET_MASK)) {
2482 I915_WRITE(PORT_DFT_I9XX,
2483 I915_READ(PORT_DFT_I9XX) & ~DC_BALANCE_RESET);
2484 }
2485}
2486
46a19188 2487static int ilk_pipe_crc_ctl_reg(enum intel_pipe_crc_source *source,
5b3a856b
DV		 2488 uint32_t *val)
2489{
46a19188
DV		 2490 if (*source == INTEL_PIPE_CRC_SOURCE_AUTO)
2491 *source = INTEL_PIPE_CRC_SOURCE_PIPE;
2492
2493 switch (*source) {
5b3a856b
DV		 2494 case INTEL_PIPE_CRC_SOURCE_PLANE1:
2495 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PRIMARY_ILK;
2496 break;
2497 case INTEL_PIPE_CRC_SOURCE_PLANE2:
2498 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_SPRITE_ILK;
2499 break;
5b3a856b
DV		 2500 case INTEL_PIPE_CRC_SOURCE_PIPE:
2501 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_ILK;
2502 break;
3d099a05 2503 case INTEL_PIPE_CRC_SOURCE_NONE:
5b3a856b
DV		 2504 *val = 0;
2505 break;
3d099a05
DV		 2506 default:
2507 return -EINVAL;
5b3a856b
DV		 2508 }
2509
2510 return 0;
2511}
2512
46a19188 2513static int ivb_pipe_crc_ctl_reg(enum intel_pipe_crc_source *source,
5b3a856b
DV		 2514 uint32_t *val)
2515{
46a19188
DV		 2516 if (*source == INTEL_PIPE_CRC_SOURCE_AUTO)
2517 *source = INTEL_PIPE_CRC_SOURCE_PF;
2518
2519 switch (*source) {
5b3a856b
DV		 2520 case INTEL_PIPE_CRC_SOURCE_PLANE1:
2521 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PRIMARY_IVB;
2522 break;
2523 case INTEL_PIPE_CRC_SOURCE_PLANE2:
2524 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_SPRITE_IVB;
2525 break;
2526 case INTEL_PIPE_CRC_SOURCE_PF:
2527 *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PF_IVB;
2528 break;
3d099a05 2529 case INTEL_PIPE_CRC_SOURCE_NONE:
5b3a856b
DV		 2530 *val = 0;
2531 break;
3d099a05
DV		 2532 default:
2533 return -EINVAL;
5b3a856b
DV		 2534 }
2535
2536 return 0;
2537}
2538
926321d5
DV		 2539static int pipe_crc_set_source(struct drm_device *dev, enum pipe pipe,
2540 enum intel_pipe_crc_source source)
2541{
2542 struct drm_i915_private *dev_priv = dev->dev_private;
cc3da175 2543 struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe];
432f3342 2544 u32 val = 0; /* shut up gcc */
5b3a856b 2545 int ret;
926321d5 2546
cc3da175
DL		 2547 if (pipe_crc->source == source)
2548 return 0;
2549
ae676fcd
DL		 2550 /* forbid changing the source without going back to 'none' */
2551 if (pipe_crc->source && source)
2552 return -EINVAL;
2553
52f843f6 2554 if (IS_GEN2(dev))
46a19188 2555 ret = i8xx_pipe_crc_ctl_reg(&source, &val);
52f843f6 2556 else if (INTEL_INFO(dev)->gen < 5)
46a19188 2557 ret = i9xx_pipe_crc_ctl_reg(dev, pipe, &source, &val);
7ac0129b 2558 else if (IS_VALLEYVIEW(dev))
46a19188 2559 ret = vlv_pipe_crc_ctl_reg(dev,pipe, &source, &val);
4b79ebf7 2560 else if (IS_GEN5(dev) || IS_GEN6(dev))
46a19188 2561 ret = ilk_pipe_crc_ctl_reg(&source, &val);
5b3a856b 2562 else
46a19188 2563 ret = ivb_pipe_crc_ctl_reg(&source, &val);
5b3a856b
DV		 2564
2565 if (ret != 0)
2566 return ret;
2567
4b584369
DL		 2568 /* none -> real source transition */
2569 if (source) {
7cd6ccff
DL		 2570 DRM_DEBUG_DRIVER("collecting CRCs for pipe %c, %s\n",
2571 pipe_name(pipe), pipe_crc_source_name(source));
2572
e5f75aca
DL		 2573 pipe_crc->entries = kzalloc(sizeof(*pipe_crc->entries) *
2574 INTEL_PIPE_CRC_ENTRIES_NR,
2575 GFP_KERNEL);
2576 if (!pipe_crc->entries)
2577 return -ENOMEM;
2578
d538bbdf
DL		 2579 spin_lock_irq(&pipe_crc->lock);
2580 pipe_crc->head = 0;
2581 pipe_crc->tail = 0;
2582 spin_unlock_irq(&pipe_crc->lock);
4b584369
DL		 2583 }
2584
cc3da175 2585 pipe_crc->source = source;
926321d5 2586
926321d5
DV		 2587 I915_WRITE(PIPE_CRC_CTL(pipe), val);
2588 POSTING_READ(PIPE_CRC_CTL(pipe));
2589
e5f75aca
DL		 2590 /* real source -> none transition */
2591 if (source == INTEL_PIPE_CRC_SOURCE_NONE) {
d538bbdf
DL		 2592 struct intel_pipe_crc_entry *entries;
2593
7cd6ccff
DL		 2594 DRM_DEBUG_DRIVER("stopping CRCs for pipe %c\n",
2595 pipe_name(pipe));
2596
bcf17ab2
DV		 2597 intel_wait_for_vblank(dev, pipe);
2598
d538bbdf
DL		 2599 spin_lock_irq(&pipe_crc->lock);
2600 entries = pipe_crc->entries;
e5f75aca 2601 pipe_crc->entries = NULL;
d538bbdf
DL		 2602 spin_unlock_irq(&pipe_crc->lock);
2603
2604 kfree(entries);
84093603
DV		 2605
2606 if (IS_G4X(dev))
2607 g4x_undo_pipe_scramble_reset(dev, pipe);
8d2f24ca
DV		 2608 else if (IS_VALLEYVIEW(dev))
2609 vlv_undo_pipe_scramble_reset(dev, pipe);
e5f75aca
DL		 2610 }
2611
926321d5
DV		 2612 return 0;
2613}
2614
2615/*
2616 * Parse pipe CRC command strings:
b94dec87
DL		 2617 * command: wsp* object wsp+ name wsp+ source wsp*
2618 * object: 'pipe'
2619 * name: (A | B | C)
926321d5
DV		 2620 * source: (none | plane1 | plane2 | pf)
2621 * wsp: (#0x20 | #0x9 | #0xA)+
2622 *
2623 * eg.:
b94dec87
DL		 2624 * "pipe A plane1" -> Start CRC computations on plane1 of pipe A
2625 * "pipe A none" -> Stop CRC
926321d5 2626 */
bd9db02f 2627static int display_crc_ctl_tokenize(char *buf, char *words[], int max_words)
926321d5
DV		 2628{
2629 int n_words = 0;
2630
2631 while (*buf) {
2632 char *end;
2633
2634 /* skip leading white space */
2635 buf = skip_spaces(buf);
2636 if (!*buf)
2637 break; /* end of buffer */
2638
2639 /* find end of word */
2640 for (end = buf; *end && !isspace(*end); end++)
2641 ;
2642
2643 if (n_words == max_words) {
2644 DRM_DEBUG_DRIVER("too many words, allowed <= %d\n",
2645 max_words);
2646 return -EINVAL; /* ran out of words[] before bytes */
2647 }
2648
2649 if (*end)
2650 *end++ = '\0';
2651 words[n_words++] = buf;
2652 buf = end;
2653 }
2654
2655 return n_words;
2656}
2657
b94dec87
DL		 2658enum intel_pipe_crc_object {
2659 PIPE_CRC_OBJECT_PIPE,
2660};
2661
e8dfcf78 2662static const char * const pipe_crc_objects[] = {
b94dec87
DL		 2663 "pipe",
2664};
2665
2666static int
bd9db02f 2667display_crc_ctl_parse_object(const char *buf, enum intel_pipe_crc_object *o)
b94dec87
DL		 2668{
2669 int i;
2670
2671 for (i = 0; i < ARRAY_SIZE(pipe_crc_objects); i++)
2672 if (!strcmp(buf, pipe_crc_objects[i])) {
bd9db02f 2673 *o = i;
b94dec87
DL		 2674 return 0;
2675 }
2676
2677 return -EINVAL;
2678}
2679
bd9db02f 2680static int display_crc_ctl_parse_pipe(const char *buf, enum pipe *pipe)
926321d5
DV		 2681{
2682 const char name = buf[0];
2683
2684 if (name < 'A' || name >= pipe_name(I915_MAX_PIPES))
2685 return -EINVAL;
2686
2687 *pipe = name - 'A';
2688
2689 return 0;
2690}
2691
2692static int
bd9db02f 2693display_crc_ctl_parse_source(const char *buf, enum intel_pipe_crc_source *s)
926321d5
DV		 2694{
2695 int i;
2696
2697 for (i = 0; i < ARRAY_SIZE(pipe_crc_sources); i++)
2698 if (!strcmp(buf, pipe_crc_sources[i])) {
bd9db02f 2699 *s = i;
926321d5
DV		 2700 return 0;
2701 }
2702
2703 return -EINVAL;
2704}
2705
bd9db02f 2706static int display_crc_ctl_parse(struct drm_device *dev, char *buf, size_t len)
926321d5 2707{
b94dec87 2708#define N_WORDS 3
926321d5 2709 int n_words;
b94dec87 2710 char *words[N_WORDS];
926321d5 2711 enum pipe pipe;
b94dec87 2712 enum intel_pipe_crc_object object;
926321d5
DV		 2713 enum intel_pipe_crc_source source;
2714
bd9db02f 2715 n_words = display_crc_ctl_tokenize(buf, words, N_WORDS);
b94dec87
DL		 2716 if (n_words != N_WORDS) {
2717 DRM_DEBUG_DRIVER("tokenize failed, a command is %d words\n",
2718 N_WORDS);
2719 return -EINVAL;
2720 }
2721
bd9db02f 2722 if (display_crc_ctl_parse_object(words[0], &object) < 0) {
b94dec87 2723 DRM_DEBUG_DRIVER("unknown object %s\n", words[0]);
926321d5
DV		 2724 return -EINVAL;
2725 }
2726
bd9db02f 2727 if (display_crc_ctl_parse_pipe(words[1], &pipe) < 0) {
b94dec87 2728 DRM_DEBUG_DRIVER("unknown pipe %s\n", words[1]);
926321d5
DV		 2729 return -EINVAL;
2730 }
2731
bd9db02f 2732 if (display_crc_ctl_parse_source(words[2], &source) < 0) {
b94dec87 2733 DRM_DEBUG_DRIVER("unknown source %s\n", words[2]);
926321d5
DV		 2734 return -EINVAL;
2735 }
2736
2737 return pipe_crc_set_source(dev, pipe, source);
2738}
2739
bd9db02f
DL		 2740static ssize_t display_crc_ctl_write(struct file *file, const char __user *ubuf,
2741 size_t len, loff_t *offp)
926321d5
DV		 2742{
2743 struct seq_file *m = file->private_data;
2744 struct drm_device *dev = m->private;
2745 char *tmpbuf;
2746 int ret;
2747
2748 if (len == 0)
2749 return 0;
2750
2751 if (len > PAGE_SIZE - 1) {
2752 DRM_DEBUG_DRIVER("expected <%lu bytes into pipe crc control\n",
2753 PAGE_SIZE);
2754 return -E2BIG;
2755 }
2756
2757 tmpbuf = kmalloc(len + 1, GFP_KERNEL);
2758 if (!tmpbuf)
2759 return -ENOMEM;
2760
2761 if (copy_from_user(tmpbuf, ubuf, len)) {
2762 ret = -EFAULT;
2763 goto out;
2764 }
2765 tmpbuf[len] = '\0';
2766
bd9db02f 2767 ret = display_crc_ctl_parse(dev, tmpbuf, len);
926321d5
DV		 2768
2769out:
2770 kfree(tmpbuf);
2771 if (ret < 0)
2772 return ret;
2773
2774 *offp += len;
2775 return len;
2776}
2777
bd9db02f 2778static const struct file_operations i915_display_crc_ctl_fops = {
926321d5 2779 .owner = THIS_MODULE,
bd9db02f 2780 .open = display_crc_ctl_open,
926321d5
DV		 2781 .read = seq_read,
2782 .llseek = seq_lseek,
2783 .release = single_release,
bd9db02f 2784 .write = display_crc_ctl_write
926321d5
DV		 2785};
2786
647416f9
KC		 2787static int
2788i915_wedged_get(void *data, u64 *val)
f3cd474b 2789{
647416f9 2790 struct drm_device *dev = data;
f3cd474b 2791 drm_i915_private_t *dev_priv = dev->dev_private;
f3cd474b 2792
647416f9 2793 *val = atomic_read(&dev_priv->gpu_error.reset_counter);
f3cd474b 2794
647416f9 2795 return 0;
f3cd474b
CW		 2796}
2797
647416f9
KC		 2798static int
2799i915_wedged_set(void *data, u64 val)
f3cd474b 2800{
647416f9 2801 struct drm_device *dev = data;
f3cd474b 2802
647416f9 2803 DRM_INFO("Manually setting wedged to %llu\n", val);
527f9e90 2804 i915_handle_error(dev, val);
f3cd474b 2805
647416f9 2806 return 0;
f3cd474b
CW		 2807}
2808
647416f9
KC		 2809DEFINE_SIMPLE_ATTRIBUTE(i915_wedged_fops,
2810 i915_wedged_get, i915_wedged_set,
3a3b4f98 2811 "%llu\n");
f3cd474b 2812
647416f9
KC		 2813static int
2814i915_ring_stop_get(void *data, u64 *val)
e5eb3d63 2815{
647416f9 2816 struct drm_device *dev = data;
e5eb3d63 2817 drm_i915_private_t *dev_priv = dev->dev_private;
e5eb3d63 2818
647416f9 2819 *val = dev_priv->gpu_error.stop_rings;
e5eb3d63 2820
647416f9 2821 return 0;
e5eb3d63
DV		 2822}
2823
647416f9
KC		 2824static int
2825i915_ring_stop_set(void *data, u64 val)
e5eb3d63 2826{
647416f9 2827 struct drm_device *dev = data;
e5eb3d63 2828 struct drm_i915_private *dev_priv = dev->dev_private;
647416f9 2829 int ret;
e5eb3d63 2830
647416f9 2831 DRM_DEBUG_DRIVER("Stopping rings 0x%08llx\n", val);
e5eb3d63 2832
22bcfc6a
DV		 2833 ret = mutex_lock_interruptible(&dev->struct_mutex);
2834 if (ret)
2835 return ret;
2836
99584db3 2837 dev_priv->gpu_error.stop_rings = val;
e5eb3d63
DV		 2838 mutex_unlock(&dev->struct_mutex);
2839
647416f9 2840 return 0;
e5eb3d63
DV		 2841}
2842
647416f9
KC		 2843DEFINE_SIMPLE_ATTRIBUTE(i915_ring_stop_fops,
2844 i915_ring_stop_get, i915_ring_stop_set,
2845 "0x%08llx\n");
d5442303 2846
094f9a54
CW		 2847static int
2848i915_ring_missed_irq_get(void *data, u64 *val)
2849{
2850 struct drm_device *dev = data;
2851 struct drm_i915_private *dev_priv = dev->dev_private;
2852
2853 *val = dev_priv->gpu_error.missed_irq_rings;
2854 return 0;
2855}
2856
2857static int
2858i915_ring_missed_irq_set(void *data, u64 val)
2859{
2860 struct drm_device *dev = data;
2861 struct drm_i915_private *dev_priv = dev->dev_private;
2862 int ret;
2863
2864 /* Lock against concurrent debugfs callers */
2865 ret = mutex_lock_interruptible(&dev->struct_mutex);
2866 if (ret)
2867 return ret;
2868 dev_priv->gpu_error.missed_irq_rings = val;
2869 mutex_unlock(&dev->struct_mutex);
2870
2871 return 0;
2872}
2873
2874DEFINE_SIMPLE_ATTRIBUTE(i915_ring_missed_irq_fops,
2875 i915_ring_missed_irq_get, i915_ring_missed_irq_set,
2876 "0x%08llx\n");
2877
2878static int
2879i915_ring_test_irq_get(void *data, u64 *val)
2880{
2881 struct drm_device *dev = data;
2882 struct drm_i915_private *dev_priv = dev->dev_private;
2883
2884 *val = dev_priv->gpu_error.test_irq_rings;
2885
2886 return 0;
2887}
2888
2889static int
2890i915_ring_test_irq_set(void *data, u64 val)
2891{
2892 struct drm_device *dev = data;
2893 struct drm_i915_private *dev_priv = dev->dev_private;
2894 int ret;
2895
2896 DRM_DEBUG_DRIVER("Masking interrupts on rings 0x%08llx\n", val);
2897
2898 /* Lock against concurrent debugfs callers */
2899 ret = mutex_lock_interruptible(&dev->struct_mutex);
2900 if (ret)
2901 return ret;
2902
2903 dev_priv->gpu_error.test_irq_rings = val;
2904 mutex_unlock(&dev->struct_mutex);
2905
2906 return 0;
2907}
2908
2909DEFINE_SIMPLE_ATTRIBUTE(i915_ring_test_irq_fops,
2910 i915_ring_test_irq_get, i915_ring_test_irq_set,
2911 "0x%08llx\n");
2912
dd624afd
CW		 2913#define DROP_UNBOUND 0x1
2914#define DROP_BOUND 0x2
2915#define DROP_RETIRE 0x4
2916#define DROP_ACTIVE 0x8
2917#define DROP_ALL (DROP_UNBOUND | \
2918 DROP_BOUND | \
2919 DROP_RETIRE | \
2920 DROP_ACTIVE)
647416f9
KC		 2921static int
2922i915_drop_caches_get(void *data, u64 *val)
dd624afd 2923{
647416f9 2924 *val = DROP_ALL;
dd624afd 2925
647416f9 2926 return 0;
dd624afd
CW		 2927}
2928
647416f9
KC		 2929static int
2930i915_drop_caches_set(void *data, u64 val)
dd624afd 2931{
647416f9 2932 struct drm_device *dev = data;
dd624afd
CW		 2933 struct drm_i915_private *dev_priv = dev->dev_private;
2934 struct drm_i915_gem_object *obj, *next;
ca191b13
BW		 2935 struct i915_address_space *vm;
2936 struct i915_vma *vma, *x;
647416f9 2937 int ret;
dd624afd 2938
2f9fe5ff 2939 DRM_DEBUG("Dropping caches: 0x%08llx\n", val);
dd624afd
CW		 2940
2941 /* No need to check and wait for gpu resets, only libdrm auto-restarts
2942 * on ioctls on -EAGAIN. */
2943 ret = mutex_lock_interruptible(&dev->struct_mutex);
2944 if (ret)
2945 return ret;
2946
2947 if (val & DROP_ACTIVE) {
2948 ret = i915_gpu_idle(dev);
2949 if (ret)
2950 goto unlock;
2951 }
2952
2953 if (val & (DROP_RETIRE | DROP_ACTIVE))
2954 i915_gem_retire_requests(dev);
2955
2956 if (val & DROP_BOUND) {
ca191b13
BW		 2957 list_for_each_entry(vm, &dev_priv->vm_list, global_link) {
2958 list_for_each_entry_safe(vma, x, &vm->inactive_list,
2959 mm_list) {
d7f46fc4 2960 if (vma->pin_count)
ca191b13
BW		 2961 continue;
2962
2963 ret = i915_vma_unbind(vma);
2964 if (ret)
2965 goto unlock;
2966 }
31a46c9c 2967 }
dd624afd
CW		 2968 }
2969
2970 if (val & DROP_UNBOUND) {
35c20a60
BW		 2971 list_for_each_entry_safe(obj, next, &dev_priv->mm.unbound_list,
2972 global_list)
dd624afd
CW		 2973 if (obj->pages_pin_count == 0) {
2974 ret = i915_gem_object_put_pages(obj);
2975 if (ret)
2976 goto unlock;
2977 }
2978 }
2979
2980unlock:
2981 mutex_unlock(&dev->struct_mutex);
2982
647416f9 2983 return ret;
dd624afd
CW		 2984}
2985
647416f9
KC		 2986DEFINE_SIMPLE_ATTRIBUTE(i915_drop_caches_fops,
2987 i915_drop_caches_get, i915_drop_caches_set,
2988 "0x%08llx\n");
dd624afd 2989
647416f9
KC		 2990static int
2991i915_max_freq_get(void *data, u64 *val)
358733e9 2992{
647416f9 2993 struct drm_device *dev = data;
358733e9 2994 drm_i915_private_t *dev_priv = dev->dev_private;
647416f9 2995 int ret;
004777cb
DV		 2996
2997 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
2998 return -ENODEV;
2999
5c9669ce
TR		 3000 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
3001
4fc688ce 3002 ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
004777cb
DV		 3003 if (ret)
3004 return ret;
358733e9 3005
0a073b84 3006 if (IS_VALLEYVIEW(dev))
2ec3815f 3007 *val = vlv_gpu_freq(dev_priv, dev_priv->rps.max_delay);
0a073b84
JB		 3008 else
3009 *val = dev_priv->rps.max_delay * GT_FREQUENCY_MULTIPLIER;
4fc688ce 3010 mutex_unlock(&dev_priv->rps.hw_lock);
358733e9 3011
647416f9 3012 return 0;
358733e9
JB		 3013}
3014
647416f9
KC		 3015static int
3016i915_max_freq_set(void *data, u64 val)
358733e9 3017{
647416f9 3018 struct drm_device *dev = data;
358733e9 3019 struct drm_i915_private *dev_priv = dev->dev_private;
647416f9 3020 int ret;
004777cb
DV		 3021
3022 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
3023 return -ENODEV;
358733e9 3024
5c9669ce
TR		 3025 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
3026
647416f9 3027 DRM_DEBUG_DRIVER("Manually setting max freq to %llu\n", val);
358733e9 3028
4fc688ce 3029 ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
004777cb
DV		 3030 if (ret)
3031 return ret;
3032
358733e9
JB		 3033 /*
3034 * Turbo will still be enabled, but won't go above the set value.
3035 */
0a073b84 3036 if (IS_VALLEYVIEW(dev)) {
2ec3815f 3037 val = vlv_freq_opcode(dev_priv, val);
0a073b84 3038 dev_priv->rps.max_delay = val;
6917c7b9 3039 valleyview_set_rps(dev, val);
0a073b84
JB		 3040 } else {
3041 do_div(val, GT_FREQUENCY_MULTIPLIER);
3042 dev_priv->rps.max_delay = val;
3043 gen6_set_rps(dev, val);
3044 }
3045
4fc688ce 3046 mutex_unlock(&dev_priv->rps.hw_lock);
358733e9 3047
647416f9 3048 return 0;
358733e9
JB		 3049}
3050
647416f9
KC		 3051DEFINE_SIMPLE_ATTRIBUTE(i915_max_freq_fops,
3052 i915_max_freq_get, i915_max_freq_set,
3a3b4f98 3053 "%llu\n");
358733e9 3054
647416f9
KC		 3055static int
3056i915_min_freq_get(void *data, u64 *val)
1523c310 3057{
647416f9 3058 struct drm_device *dev = data;
1523c310 3059 drm_i915_private_t *dev_priv = dev->dev_private;
647416f9 3060 int ret;
004777cb
DV		 3061
3062 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
3063 return -ENODEV;
3064
5c9669ce
TR		 3065 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
3066
4fc688ce 3067 ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
004777cb
DV		 3068 if (ret)
3069 return ret;
1523c310 3070
0a073b84 3071 if (IS_VALLEYVIEW(dev))
2ec3815f 3072 *val = vlv_gpu_freq(dev_priv, dev_priv->rps.min_delay);
0a073b84
JB		 3073 else
3074 *val = dev_priv->rps.min_delay * GT_FREQUENCY_MULTIPLIER;
4fc688ce 3075 mutex_unlock(&dev_priv->rps.hw_lock);
1523c310 3076
647416f9 3077 return 0;
1523c310
JB		 3078}
3079
647416f9
KC		 3080static int
3081i915_min_freq_set(void *data, u64 val)
1523c310 3082{
647416f9 3083 struct drm_device *dev = data;
1523c310 3084 struct drm_i915_private *dev_priv = dev->dev_private;
647416f9 3085 int ret;
004777cb
DV		 3086
3087 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
3088 return -ENODEV;
1523c310 3089
5c9669ce
TR		 3090 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
3091
647416f9 3092 DRM_DEBUG_DRIVER("Manually setting min freq to %llu\n", val);
1523c310 3093
4fc688ce 3094 ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
004777cb
DV		 3095 if (ret)
3096 return ret;
3097
1523c310
JB		 3098 /*
3099 * Turbo will still be enabled, but won't go below the set value.
3100 */
0a073b84 3101 if (IS_VALLEYVIEW(dev)) {
2ec3815f 3102 val = vlv_freq_opcode(dev_priv, val);
0a073b84
JB		 3103 dev_priv->rps.min_delay = val;
3104 valleyview_set_rps(dev, val);
3105 } else {
3106 do_div(val, GT_FREQUENCY_MULTIPLIER);
3107 dev_priv->rps.min_delay = val;
3108 gen6_set_rps(dev, val);
3109 }
4fc688ce 3110 mutex_unlock(&dev_priv->rps.hw_lock);
1523c310 3111
647416f9 3112 return 0;
1523c310
JB		 3113}
3114
647416f9
KC		 3115DEFINE_SIMPLE_ATTRIBUTE(i915_min_freq_fops,
3116 i915_min_freq_get, i915_min_freq_set,
3a3b4f98 3117 "%llu\n");
1523c310 3118
647416f9
KC		 3119static int
3120i915_cache_sharing_get(void *data, u64 *val)
07b7ddd9 3121{
647416f9 3122 struct drm_device *dev = data;
07b7ddd9 3123 drm_i915_private_t *dev_priv = dev->dev_private;
07b7ddd9 3124 u32 snpcr;
647416f9 3125 int ret;
07b7ddd9 3126
004777cb
DV		 3127 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
3128 return -ENODEV;
3129
22bcfc6a
DV		 3130 ret = mutex_lock_interruptible(&dev->struct_mutex);
3131 if (ret)
3132 return ret;
c8c8fb33 3133 intel_runtime_pm_get(dev_priv);
22bcfc6a 3134
07b7ddd9 3135 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
c8c8fb33
PZ		 3136
3137 intel_runtime_pm_put(dev_priv);
07b7ddd9
JB		 3138 mutex_unlock(&dev_priv->dev->struct_mutex);
3139
647416f9 3140 *val = (snpcr & GEN6_MBC_SNPCR_MASK) >> GEN6_MBC_SNPCR_SHIFT;
07b7ddd9 3141
647416f9 3142 return 0;
07b7ddd9
JB		 3143}
3144
647416f9
KC		 3145static int
3146i915_cache_sharing_set(void *data, u64 val)
07b7ddd9 3147{
647416f9 3148 struct drm_device *dev = data;
07b7ddd9 3149 struct drm_i915_private *dev_priv = dev->dev_private;
07b7ddd9 3150 u32 snpcr;
07b7ddd9 3151
004777cb
DV		 3152 if (!(IS_GEN6(dev) || IS_GEN7(dev)))
3153 return -ENODEV;
3154
647416f9 3155 if (val > 3)
07b7ddd9
JB		 3156 return -EINVAL;
3157
c8c8fb33 3158 intel_runtime_pm_get(dev_priv);
647416f9 3159 DRM_DEBUG_DRIVER("Manually setting uncore sharing to %llu\n", val);
07b7ddd9
JB		 3160
3161 /* Update the cache sharing policy here as well */
3162 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
3163 snpcr &= ~GEN6_MBC_SNPCR_MASK;
3164 snpcr |= (val << GEN6_MBC_SNPCR_SHIFT);
3165 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
3166
c8c8fb33 3167 intel_runtime_pm_put(dev_priv);
647416f9 3168 return 0;
07b7ddd9
JB		 3169}
3170
647416f9
KC		 3171DEFINE_SIMPLE_ATTRIBUTE(i915_cache_sharing_fops,
3172 i915_cache_sharing_get, i915_cache_sharing_set,
3173 "%llu\n");
07b7ddd9 3174
6d794d42
BW		 3175static int i915_forcewake_open(struct inode *inode, struct file *file)
3176{
3177 struct drm_device *dev = inode->i_private;
3178 struct drm_i915_private *dev_priv = dev->dev_private;
6d794d42 3179
075edca4 3180 if (INTEL_INFO(dev)->gen < 6)
6d794d42
BW		 3181 return 0;
3182
c8c8fb33 3183 intel_runtime_pm_get(dev_priv);
c8d9a590 3184 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL);
6d794d42
BW		 3185
3186 return 0;
3187}
3188
c43b5634 3189static int i915_forcewake_release(struct inode *inode, struct file *file)
6d794d42
BW		 3190{
3191 struct drm_device *dev = inode->i_private;
3192 struct drm_i915_private *dev_priv = dev->dev_private;
3193
075edca4 3194 if (INTEL_INFO(dev)->gen < 6)
6d794d42
BW		 3195 return 0;
3196
c8d9a590 3197 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL);
c8c8fb33 3198 intel_runtime_pm_put(dev_priv);
6d794d42
BW		 3199
3200 return 0;
3201}
3202
3203static const struct file_operations i915_forcewake_fops = {
3204 .owner = THIS_MODULE,
3205 .open = i915_forcewake_open,
3206 .release = i915_forcewake_release,
3207};
3208
3209static int i915_forcewake_create(struct dentry *root, struct drm_minor *minor)
3210{
3211 struct drm_device *dev = minor->dev;
3212 struct dentry *ent;
3213
3214 ent = debugfs_create_file("i915_forcewake_user",
8eb57294 3215 S_IRUSR,
6d794d42
BW		 3216 root, dev,
3217 &i915_forcewake_fops);
f3c5fe97
WY		 3218 if (!ent)
3219 return -ENOMEM;
6d794d42 3220
8eb57294 3221 return drm_add_fake_info_node(minor, ent, &i915_forcewake_fops);
6d794d42
BW		 3222}
3223
6a9c308d
DV		 3224static int i915_debugfs_create(struct dentry *root,
3225 struct drm_minor *minor,
3226 const char *name,
3227 const struct file_operations *fops)
07b7ddd9
JB		 3228{
3229 struct drm_device *dev = minor->dev;
3230 struct dentry *ent;
3231
6a9c308d 3232 ent = debugfs_create_file(name,
07b7ddd9
JB		 3233 S_IRUGO | S_IWUSR,
3234 root, dev,
6a9c308d 3235 fops);
f3c5fe97
WY		 3236 if (!ent)
3237 return -ENOMEM;
07b7ddd9 3238
6a9c308d 3239 return drm_add_fake_info_node(minor, ent, fops);
07b7ddd9
JB		 3240}
3241
06c5bf8c 3242static const struct drm_info_list i915_debugfs_list[] = {
311bd68e 3243 {"i915_capabilities", i915_capabilities, 0},
73aa808f 3244 {"i915_gem_objects", i915_gem_object_info, 0},
08c18323 3245 {"i915_gem_gtt", i915_gem_gtt_info, 0},
1b50247a 3246 {"i915_gem_pinned", i915_gem_gtt_info, 0, (void *) PINNED_LIST},
433e12f7 3247 {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
433e12f7 3248 {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
6d2b8885 3249 {"i915_gem_stolen", i915_gem_stolen_list_info },
4e5359cd 3250 {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
2017263e
BG		 3251 {"i915_gem_request", i915_gem_request_info, 0},
3252 {"i915_gem_seqno", i915_gem_seqno_info, 0},
a6172a80 3253 {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
2017263e 3254 {"i915_gem_interrupt", i915_interrupt_info, 0},
1ec14ad3
CW		 3255 {"i915_gem_hws", i915_hws_info, 0, (void *)RCS},
3256 {"i915_gem_hws_blt", i915_hws_info, 0, (void *)BCS},
3257 {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)VCS},
9010ebfd 3258 {"i915_gem_hws_vebox", i915_hws_info, 0, (void *)VECS},
f97108d1
JB		 3259 {"i915_rstdby_delays", i915_rstdby_delays, 0},
3260 {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
3261 {"i915_delayfreq_table", i915_delayfreq_table, 0},
3262 {"i915_inttoext_table", i915_inttoext_table, 0},
3263 {"i915_drpc_info", i915_drpc_info, 0},
7648fa99 3264 {"i915_emon_status", i915_emon_status, 0},
23b2f8bb 3265 {"i915_ring_freq_table", i915_ring_freq_table, 0},
7648fa99 3266 {"i915_gfxec", i915_gfxec, 0},
b5e50c3f 3267 {"i915_fbc_status", i915_fbc_status, 0},
92d44621 3268 {"i915_ips_status", i915_ips_status, 0},
4a9bef37 3269 {"i915_sr_status", i915_sr_status, 0},
44834a67 3270 {"i915_opregion", i915_opregion, 0},
37811fcc 3271 {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
e76d3630 3272 {"i915_context_status", i915_context_status, 0},
6d794d42 3273 {"i915_gen6_forcewake_count", i915_gen6_forcewake_count_info, 0},
ea16a3cd 3274 {"i915_swizzle_info", i915_swizzle_info, 0},
3cf17fc5 3275 {"i915_ppgtt_info", i915_ppgtt_info, 0},
57f350b6 3276 {"i915_dpio", i915_dpio_info, 0},
63573eb7 3277 {"i915_llc", i915_llc, 0},
e91fd8c6 3278 {"i915_edp_psr_status", i915_edp_psr_status, 0},
ec013e7f 3279 {"i915_energy_uJ", i915_energy_uJ, 0},
371db66a 3280 {"i915_pc8_status", i915_pc8_status, 0},
1da51581 3281 {"i915_power_domain_info", i915_power_domain_info, 0},
2017263e 3282};
27c202ad 3283#define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
2017263e 3284
06c5bf8c 3285static const struct i915_debugfs_files {
34b9674c
DV		 3286 const char *name;
3287 const struct file_operations *fops;
3288} i915_debugfs_files[] = {
3289 {"i915_wedged", &i915_wedged_fops},
3290 {"i915_max_freq", &i915_max_freq_fops},
3291 {"i915_min_freq", &i915_min_freq_fops},
3292 {"i915_cache_sharing", &i915_cache_sharing_fops},
3293 {"i915_ring_stop", &i915_ring_stop_fops},
094f9a54
CW		 3294 {"i915_ring_missed_irq", &i915_ring_missed_irq_fops},
3295 {"i915_ring_test_irq", &i915_ring_test_irq_fops},
34b9674c
DV		 3296 {"i915_gem_drop_caches", &i915_drop_caches_fops},
3297 {"i915_error_state", &i915_error_state_fops},
3298 {"i915_next_seqno", &i915_next_seqno_fops},
bd9db02f 3299 {"i915_display_crc_ctl", &i915_display_crc_ctl_fops},
34b9674c
DV		 3300};
3301
07144428
DL		 3302void intel_display_crc_init(struct drm_device *dev)
3303{
3304 struct drm_i915_private *dev_priv = dev->dev_private;
b378360e 3305 enum pipe pipe;
07144428 3306
b378360e
DV		 3307 for_each_pipe(pipe) {
3308 struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe];
07144428 3309
d538bbdf
DL		 3310 pipe_crc->opened = false;
3311 spin_lock_init(&pipe_crc->lock);
07144428
DL		 3312 init_waitqueue_head(&pipe_crc->wq);
3313 }
3314}
3315
27c202ad 3316int i915_debugfs_init(struct drm_minor *minor)
2017263e 3317{
34b9674c 3318 int ret, i;
f3cd474b 3319
6d794d42 3320 ret = i915_forcewake_create(minor->debugfs_root, minor);
358733e9
JB		 3321 if (ret)
3322 return ret;
6a9c308d 3323
07144428
DL		 3324 for (i = 0; i < ARRAY_SIZE(i915_pipe_crc_data); i++) {
3325 ret = i915_pipe_crc_create(minor->debugfs_root, minor, i);
3326 if (ret)
3327 return ret;
3328 }
3329
34b9674c
DV		 3330 for (i = 0; i < ARRAY_SIZE(i915_debugfs_files); i++) {
3331 ret = i915_debugfs_create(minor->debugfs_root, minor,
3332 i915_debugfs_files[i].name,
3333 i915_debugfs_files[i].fops);
3334 if (ret)
3335 return ret;
3336 }
40633219 3337
27c202ad
BG		 3338 return drm_debugfs_create_files(i915_debugfs_list,
3339 I915_DEBUGFS_ENTRIES,
2017263e
BG		 3340 minor->debugfs_root, minor);
3341}
3342
27c202ad 3343void i915_debugfs_cleanup(struct drm_minor *minor)
2017263e 3344{
34b9674c
DV		 3345 int i;
3346
27c202ad
BG		 3347 drm_debugfs_remove_files(i915_debugfs_list,
3348 I915_DEBUGFS_ENTRIES, minor);
07144428 3349
6d794d42
BW		 3350 drm_debugfs_remove_files((struct drm_info_list *) &i915_forcewake_fops,
3351 1, minor);
07144428 3352
e309a997 3353 for (i = 0; i < ARRAY_SIZE(i915_pipe_crc_data); i++) {
07144428
DL		 3354 struct drm_info_list *info_list =
3355 (struct drm_info_list *)&i915_pipe_crc_data[i];
3356
3357 drm_debugfs_remove_files(info_list, 1, minor);
3358 }
3359
34b9674c
DV		 3360 for (i = 0; i < ARRAY_SIZE(i915_debugfs_files); i++) {
3361 struct drm_info_list *info_list =
3362 (struct drm_info_list *) i915_debugfs_files[i].fops;
3363
3364 drm_debugfs_remove_files(info_list, 1, minor);
3365 }
2017263e 3366}
Linux kernel - Deliverables
This page took 0.666085 seconds and 5 git commands to generate.