Commit | Line | Data |
---|---|---|
2017263e BG |
1 | /* |
2 | * Copyright © 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Keith Packard <keithp@keithp.com> | |
26 | * | |
27 | */ | |
28 | ||
29 | #include <linux/seq_file.h> | |
f3cd474b | 30 | #include <linux/debugfs.h> |
5a0e3ad6 | 31 | #include <linux/slab.h> |
2d1a8a48 | 32 | #include <linux/export.h> |
4518f611 | 33 | #include <generated/utsrelease.h> |
760285e7 | 34 | #include <drm/drmP.h> |
4e5359cd | 35 | #include "intel_drv.h" |
e5c65260 | 36 | #include "intel_ringbuffer.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
2017263e BG |
38 | #include "i915_drv.h" |
39 | ||
40 | #define DRM_I915_RING_DEBUG 1 | |
41 | ||
42 | ||
43 | #if defined(CONFIG_DEBUG_FS) | |
44 | ||
f13d3f73 | 45 | enum { |
69dc4987 | 46 | ACTIVE_LIST, |
f13d3f73 | 47 | INACTIVE_LIST, |
d21d5975 | 48 | PINNED_LIST, |
f13d3f73 | 49 | }; |
2017263e | 50 | |
70d39fe4 CW |
51 | static const char *yesno(int v) |
52 | { | |
53 | return v ? "yes" : "no"; | |
54 | } | |
55 | ||
56 | static int i915_capabilities(struct seq_file *m, void *data) | |
57 | { | |
58 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
59 | struct drm_device *dev = node->minor->dev; | |
60 | const struct intel_device_info *info = INTEL_INFO(dev); | |
61 | ||
62 | seq_printf(m, "gen: %d\n", info->gen); | |
03d00ac5 | 63 | seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev)); |
79fc46df DL |
64 | #define PRINT_FLAG(x) seq_printf(m, #x ": %s\n", yesno(info->x)) |
65 | #define SEP_SEMICOLON ; | |
66 | DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG, SEP_SEMICOLON); | |
67 | #undef PRINT_FLAG | |
68 | #undef SEP_SEMICOLON | |
70d39fe4 CW |
69 | |
70 | return 0; | |
71 | } | |
2017263e | 72 | |
05394f39 | 73 | static const char *get_pin_flag(struct drm_i915_gem_object *obj) |
a6172a80 | 74 | { |
05394f39 | 75 | if (obj->user_pin_count > 0) |
a6172a80 | 76 | return "P"; |
05394f39 | 77 | else if (obj->pin_count > 0) |
a6172a80 CW |
78 | return "p"; |
79 | else | |
80 | return " "; | |
81 | } | |
82 | ||
05394f39 | 83 | static const char *get_tiling_flag(struct drm_i915_gem_object *obj) |
a6172a80 | 84 | { |
0206e353 AJ |
85 | switch (obj->tiling_mode) { |
86 | default: | |
87 | case I915_TILING_NONE: return " "; | |
88 | case I915_TILING_X: return "X"; | |
89 | case I915_TILING_Y: return "Y"; | |
90 | } | |
a6172a80 CW |
91 | } |
92 | ||
93dfb40c | 93 | static const char *cache_level_str(int type) |
08c18323 CW |
94 | { |
95 | switch (type) { | |
93dfb40c CW |
96 | case I915_CACHE_NONE: return " uncached"; |
97 | case I915_CACHE_LLC: return " snooped (LLC)"; | |
98 | case I915_CACHE_LLC_MLC: return " snooped (LLC+MLC)"; | |
08c18323 CW |
99 | default: return ""; |
100 | } | |
101 | } | |
102 | ||
37811fcc CW |
103 | static void |
104 | describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj) | |
105 | { | |
2563a452 | 106 | seq_printf(m, "%pK: %s%s %8zdKiB %02x %02x %d %d %d%s%s%s", |
37811fcc CW |
107 | &obj->base, |
108 | get_pin_flag(obj), | |
109 | get_tiling_flag(obj), | |
a05a5862 | 110 | obj->base.size / 1024, |
37811fcc CW |
111 | obj->base.read_domains, |
112 | obj->base.write_domain, | |
0201f1ec CW |
113 | obj->last_read_seqno, |
114 | obj->last_write_seqno, | |
caea7476 | 115 | obj->last_fenced_seqno, |
93dfb40c | 116 | cache_level_str(obj->cache_level), |
37811fcc CW |
117 | obj->dirty ? " dirty" : "", |
118 | obj->madv == I915_MADV_DONTNEED ? " purgeable" : ""); | |
119 | if (obj->base.name) | |
120 | seq_printf(m, " (name: %d)", obj->base.name); | |
c110a6d7 CW |
121 | if (obj->pin_count) |
122 | seq_printf(m, " (pinned x %d)", obj->pin_count); | |
37811fcc CW |
123 | if (obj->fence_reg != I915_FENCE_REG_NONE) |
124 | seq_printf(m, " (fence: %d)", obj->fence_reg); | |
125 | if (obj->gtt_space != NULL) | |
a00b10c3 CW |
126 | seq_printf(m, " (gtt offset: %08x, size: %08x)", |
127 | obj->gtt_offset, (unsigned int)obj->gtt_space->size); | |
c1ad11fc CW |
128 | if (obj->stolen) |
129 | seq_printf(m, " (stolen: %08lx)", obj->stolen->start); | |
6299f992 CW |
130 | if (obj->pin_mappable || obj->fault_mappable) { |
131 | char s[3], *t = s; | |
132 | if (obj->pin_mappable) | |
133 | *t++ = 'p'; | |
134 | if (obj->fault_mappable) | |
135 | *t++ = 'f'; | |
136 | *t = '\0'; | |
137 | seq_printf(m, " (%s mappable)", s); | |
138 | } | |
69dc4987 CW |
139 | if (obj->ring != NULL) |
140 | seq_printf(m, " (%s)", obj->ring->name); | |
37811fcc CW |
141 | } |
142 | ||
433e12f7 | 143 | static int i915_gem_object_list_info(struct seq_file *m, void *data) |
2017263e BG |
144 | { |
145 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
433e12f7 BG |
146 | uintptr_t list = (uintptr_t) node->info_ent->data; |
147 | struct list_head *head; | |
2017263e BG |
148 | struct drm_device *dev = node->minor->dev; |
149 | drm_i915_private_t *dev_priv = dev->dev_private; | |
05394f39 | 150 | struct drm_i915_gem_object *obj; |
8f2480fb CW |
151 | size_t total_obj_size, total_gtt_size; |
152 | int count, ret; | |
de227ef0 CW |
153 | |
154 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
155 | if (ret) | |
156 | return ret; | |
2017263e | 157 | |
433e12f7 BG |
158 | switch (list) { |
159 | case ACTIVE_LIST: | |
267f0c90 | 160 | seq_puts(m, "Active:\n"); |
69dc4987 | 161 | head = &dev_priv->mm.active_list; |
433e12f7 BG |
162 | break; |
163 | case INACTIVE_LIST: | |
267f0c90 | 164 | seq_puts(m, "Inactive:\n"); |
433e12f7 BG |
165 | head = &dev_priv->mm.inactive_list; |
166 | break; | |
433e12f7 | 167 | default: |
de227ef0 CW |
168 | mutex_unlock(&dev->struct_mutex); |
169 | return -EINVAL; | |
2017263e | 170 | } |
2017263e | 171 | |
8f2480fb | 172 | total_obj_size = total_gtt_size = count = 0; |
05394f39 | 173 | list_for_each_entry(obj, head, mm_list) { |
267f0c90 | 174 | seq_puts(m, " "); |
05394f39 | 175 | describe_obj(m, obj); |
267f0c90 | 176 | seq_putc(m, '\n'); |
05394f39 CW |
177 | total_obj_size += obj->base.size; |
178 | total_gtt_size += obj->gtt_space->size; | |
8f2480fb | 179 | count++; |
2017263e | 180 | } |
de227ef0 | 181 | mutex_unlock(&dev->struct_mutex); |
5e118f41 | 182 | |
8f2480fb CW |
183 | seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n", |
184 | count, total_obj_size, total_gtt_size); | |
2017263e BG |
185 | return 0; |
186 | } | |
187 | ||
6299f992 CW |
188 | #define count_objects(list, member) do { \ |
189 | list_for_each_entry(obj, list, member) { \ | |
190 | size += obj->gtt_space->size; \ | |
191 | ++count; \ | |
192 | if (obj->map_and_fenceable) { \ | |
193 | mappable_size += obj->gtt_space->size; \ | |
194 | ++mappable_count; \ | |
195 | } \ | |
196 | } \ | |
0206e353 | 197 | } while (0) |
6299f992 | 198 | |
2db8e9d6 CW |
199 | struct file_stats { |
200 | int count; | |
201 | size_t total, active, inactive, unbound; | |
202 | }; | |
203 | ||
204 | static int per_file_stats(int id, void *ptr, void *data) | |
205 | { | |
206 | struct drm_i915_gem_object *obj = ptr; | |
207 | struct file_stats *stats = data; | |
208 | ||
209 | stats->count++; | |
210 | stats->total += obj->base.size; | |
211 | ||
212 | if (obj->gtt_space) { | |
213 | if (!list_empty(&obj->ring_list)) | |
214 | stats->active += obj->base.size; | |
215 | else | |
216 | stats->inactive += obj->base.size; | |
217 | } else { | |
218 | if (!list_empty(&obj->global_list)) | |
219 | stats->unbound += obj->base.size; | |
220 | } | |
221 | ||
222 | return 0; | |
223 | } | |
224 | ||
aee56cff | 225 | static int i915_gem_object_info(struct seq_file *m, void *data) |
73aa808f CW |
226 | { |
227 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
228 | struct drm_device *dev = node->minor->dev; | |
229 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b7abb714 CW |
230 | u32 count, mappable_count, purgeable_count; |
231 | size_t size, mappable_size, purgeable_size; | |
6299f992 | 232 | struct drm_i915_gem_object *obj; |
2db8e9d6 | 233 | struct drm_file *file; |
73aa808f CW |
234 | int ret; |
235 | ||
236 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
237 | if (ret) | |
238 | return ret; | |
239 | ||
6299f992 CW |
240 | seq_printf(m, "%u objects, %zu bytes\n", |
241 | dev_priv->mm.object_count, | |
242 | dev_priv->mm.object_memory); | |
243 | ||
244 | size = count = mappable_size = mappable_count = 0; | |
35c20a60 | 245 | count_objects(&dev_priv->mm.bound_list, global_list); |
6299f992 CW |
246 | seq_printf(m, "%u [%u] objects, %zu [%zu] bytes in gtt\n", |
247 | count, mappable_count, size, mappable_size); | |
248 | ||
249 | size = count = mappable_size = mappable_count = 0; | |
250 | count_objects(&dev_priv->mm.active_list, mm_list); | |
6299f992 CW |
251 | seq_printf(m, " %u [%u] active objects, %zu [%zu] bytes\n", |
252 | count, mappable_count, size, mappable_size); | |
253 | ||
6299f992 CW |
254 | size = count = mappable_size = mappable_count = 0; |
255 | count_objects(&dev_priv->mm.inactive_list, mm_list); | |
256 | seq_printf(m, " %u [%u] inactive objects, %zu [%zu] bytes\n", | |
257 | count, mappable_count, size, mappable_size); | |
258 | ||
b7abb714 | 259 | size = count = purgeable_size = purgeable_count = 0; |
35c20a60 | 260 | list_for_each_entry(obj, &dev_priv->mm.unbound_list, global_list) { |
6c085a72 | 261 | size += obj->base.size, ++count; |
b7abb714 CW |
262 | if (obj->madv == I915_MADV_DONTNEED) |
263 | purgeable_size += obj->base.size, ++purgeable_count; | |
264 | } | |
6c085a72 CW |
265 | seq_printf(m, "%u unbound objects, %zu bytes\n", count, size); |
266 | ||
6299f992 | 267 | size = count = mappable_size = mappable_count = 0; |
35c20a60 | 268 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) { |
6299f992 CW |
269 | if (obj->fault_mappable) { |
270 | size += obj->gtt_space->size; | |
271 | ++count; | |
272 | } | |
273 | if (obj->pin_mappable) { | |
274 | mappable_size += obj->gtt_space->size; | |
275 | ++mappable_count; | |
276 | } | |
b7abb714 CW |
277 | if (obj->madv == I915_MADV_DONTNEED) { |
278 | purgeable_size += obj->base.size; | |
279 | ++purgeable_count; | |
280 | } | |
6299f992 | 281 | } |
b7abb714 CW |
282 | seq_printf(m, "%u purgeable objects, %zu bytes\n", |
283 | purgeable_count, purgeable_size); | |
6299f992 CW |
284 | seq_printf(m, "%u pinned mappable objects, %zu bytes\n", |
285 | mappable_count, mappable_size); | |
286 | seq_printf(m, "%u fault mappable objects, %zu bytes\n", | |
287 | count, size); | |
288 | ||
93d18799 | 289 | seq_printf(m, "%zu [%lu] gtt total\n", |
5d4545ae BW |
290 | dev_priv->gtt.total, |
291 | dev_priv->gtt.mappable_end - dev_priv->gtt.start); | |
73aa808f | 292 | |
267f0c90 | 293 | seq_putc(m, '\n'); |
2db8e9d6 CW |
294 | list_for_each_entry_reverse(file, &dev->filelist, lhead) { |
295 | struct file_stats stats; | |
296 | ||
297 | memset(&stats, 0, sizeof(stats)); | |
298 | idr_for_each(&file->object_idr, per_file_stats, &stats); | |
299 | seq_printf(m, "%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu unbound)\n", | |
300 | get_pid_task(file->pid, PIDTYPE_PID)->comm, | |
301 | stats.count, | |
302 | stats.total, | |
303 | stats.active, | |
304 | stats.inactive, | |
305 | stats.unbound); | |
306 | } | |
307 | ||
73aa808f CW |
308 | mutex_unlock(&dev->struct_mutex); |
309 | ||
310 | return 0; | |
311 | } | |
312 | ||
aee56cff | 313 | static int i915_gem_gtt_info(struct seq_file *m, void *data) |
08c18323 CW |
314 | { |
315 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
316 | struct drm_device *dev = node->minor->dev; | |
1b50247a | 317 | uintptr_t list = (uintptr_t) node->info_ent->data; |
08c18323 CW |
318 | struct drm_i915_private *dev_priv = dev->dev_private; |
319 | struct drm_i915_gem_object *obj; | |
320 | size_t total_obj_size, total_gtt_size; | |
321 | int count, ret; | |
322 | ||
323 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
324 | if (ret) | |
325 | return ret; | |
326 | ||
327 | total_obj_size = total_gtt_size = count = 0; | |
35c20a60 | 328 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) { |
1b50247a CW |
329 | if (list == PINNED_LIST && obj->pin_count == 0) |
330 | continue; | |
331 | ||
267f0c90 | 332 | seq_puts(m, " "); |
08c18323 | 333 | describe_obj(m, obj); |
267f0c90 | 334 | seq_putc(m, '\n'); |
08c18323 CW |
335 | total_obj_size += obj->base.size; |
336 | total_gtt_size += obj->gtt_space->size; | |
337 | count++; | |
338 | } | |
339 | ||
340 | mutex_unlock(&dev->struct_mutex); | |
341 | ||
342 | seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n", | |
343 | count, total_obj_size, total_gtt_size); | |
344 | ||
345 | return 0; | |
346 | } | |
347 | ||
4e5359cd SF |
348 | static int i915_gem_pageflip_info(struct seq_file *m, void *data) |
349 | { | |
350 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
351 | struct drm_device *dev = node->minor->dev; | |
352 | unsigned long flags; | |
353 | struct intel_crtc *crtc; | |
354 | ||
355 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
9db4a9c7 JB |
356 | const char pipe = pipe_name(crtc->pipe); |
357 | const char plane = plane_name(crtc->plane); | |
4e5359cd SF |
358 | struct intel_unpin_work *work; |
359 | ||
360 | spin_lock_irqsave(&dev->event_lock, flags); | |
361 | work = crtc->unpin_work; | |
362 | if (work == NULL) { | |
9db4a9c7 | 363 | seq_printf(m, "No flip due on pipe %c (plane %c)\n", |
4e5359cd SF |
364 | pipe, plane); |
365 | } else { | |
e7d841ca | 366 | if (atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { |
9db4a9c7 | 367 | seq_printf(m, "Flip queued on pipe %c (plane %c)\n", |
4e5359cd SF |
368 | pipe, plane); |
369 | } else { | |
9db4a9c7 | 370 | seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n", |
4e5359cd SF |
371 | pipe, plane); |
372 | } | |
373 | if (work->enable_stall_check) | |
267f0c90 | 374 | seq_puts(m, "Stall check enabled, "); |
4e5359cd | 375 | else |
267f0c90 | 376 | seq_puts(m, "Stall check waiting for page flip ioctl, "); |
e7d841ca | 377 | seq_printf(m, "%d prepares\n", atomic_read(&work->pending)); |
4e5359cd SF |
378 | |
379 | if (work->old_fb_obj) { | |
05394f39 CW |
380 | struct drm_i915_gem_object *obj = work->old_fb_obj; |
381 | if (obj) | |
382 | seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj->gtt_offset); | |
4e5359cd SF |
383 | } |
384 | if (work->pending_flip_obj) { | |
05394f39 CW |
385 | struct drm_i915_gem_object *obj = work->pending_flip_obj; |
386 | if (obj) | |
387 | seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj->gtt_offset); | |
4e5359cd SF |
388 | } |
389 | } | |
390 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
391 | } | |
392 | ||
393 | return 0; | |
394 | } | |
395 | ||
2017263e BG |
396 | static int i915_gem_request_info(struct seq_file *m, void *data) |
397 | { | |
398 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
399 | struct drm_device *dev = node->minor->dev; | |
400 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a2c7f6fd | 401 | struct intel_ring_buffer *ring; |
2017263e | 402 | struct drm_i915_gem_request *gem_request; |
a2c7f6fd | 403 | int ret, count, i; |
de227ef0 CW |
404 | |
405 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
406 | if (ret) | |
407 | return ret; | |
2017263e | 408 | |
c2c347a9 | 409 | count = 0; |
a2c7f6fd CW |
410 | for_each_ring(ring, dev_priv, i) { |
411 | if (list_empty(&ring->request_list)) | |
412 | continue; | |
413 | ||
414 | seq_printf(m, "%s requests:\n", ring->name); | |
c2c347a9 | 415 | list_for_each_entry(gem_request, |
a2c7f6fd | 416 | &ring->request_list, |
c2c347a9 CW |
417 | list) { |
418 | seq_printf(m, " %d @ %d\n", | |
419 | gem_request->seqno, | |
420 | (int) (jiffies - gem_request->emitted_jiffies)); | |
421 | } | |
422 | count++; | |
2017263e | 423 | } |
de227ef0 CW |
424 | mutex_unlock(&dev->struct_mutex); |
425 | ||
c2c347a9 | 426 | if (count == 0) |
267f0c90 | 427 | seq_puts(m, "No requests\n"); |
c2c347a9 | 428 | |
2017263e BG |
429 | return 0; |
430 | } | |
431 | ||
b2223497 CW |
432 | static void i915_ring_seqno_info(struct seq_file *m, |
433 | struct intel_ring_buffer *ring) | |
434 | { | |
435 | if (ring->get_seqno) { | |
43a7b924 | 436 | seq_printf(m, "Current sequence (%s): %u\n", |
b2eadbc8 | 437 | ring->name, ring->get_seqno(ring, false)); |
b2223497 CW |
438 | } |
439 | } | |
440 | ||
2017263e BG |
441 | static int i915_gem_seqno_info(struct seq_file *m, void *data) |
442 | { | |
443 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
444 | struct drm_device *dev = node->minor->dev; | |
445 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a2c7f6fd | 446 | struct intel_ring_buffer *ring; |
1ec14ad3 | 447 | int ret, i; |
de227ef0 CW |
448 | |
449 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
450 | if (ret) | |
451 | return ret; | |
2017263e | 452 | |
a2c7f6fd CW |
453 | for_each_ring(ring, dev_priv, i) |
454 | i915_ring_seqno_info(m, ring); | |
de227ef0 CW |
455 | |
456 | mutex_unlock(&dev->struct_mutex); | |
457 | ||
2017263e BG |
458 | return 0; |
459 | } | |
460 | ||
461 | ||
462 | static int i915_interrupt_info(struct seq_file *m, void *data) | |
463 | { | |
464 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
465 | struct drm_device *dev = node->minor->dev; | |
466 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a2c7f6fd | 467 | struct intel_ring_buffer *ring; |
9db4a9c7 | 468 | int ret, i, pipe; |
de227ef0 CW |
469 | |
470 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
471 | if (ret) | |
472 | return ret; | |
2017263e | 473 | |
7e231dbe JB |
474 | if (IS_VALLEYVIEW(dev)) { |
475 | seq_printf(m, "Display IER:\t%08x\n", | |
476 | I915_READ(VLV_IER)); | |
477 | seq_printf(m, "Display IIR:\t%08x\n", | |
478 | I915_READ(VLV_IIR)); | |
479 | seq_printf(m, "Display IIR_RW:\t%08x\n", | |
480 | I915_READ(VLV_IIR_RW)); | |
481 | seq_printf(m, "Display IMR:\t%08x\n", | |
482 | I915_READ(VLV_IMR)); | |
483 | for_each_pipe(pipe) | |
484 | seq_printf(m, "Pipe %c stat:\t%08x\n", | |
485 | pipe_name(pipe), | |
486 | I915_READ(PIPESTAT(pipe))); | |
487 | ||
488 | seq_printf(m, "Master IER:\t%08x\n", | |
489 | I915_READ(VLV_MASTER_IER)); | |
490 | ||
491 | seq_printf(m, "Render IER:\t%08x\n", | |
492 | I915_READ(GTIER)); | |
493 | seq_printf(m, "Render IIR:\t%08x\n", | |
494 | I915_READ(GTIIR)); | |
495 | seq_printf(m, "Render IMR:\t%08x\n", | |
496 | I915_READ(GTIMR)); | |
497 | ||
498 | seq_printf(m, "PM IER:\t\t%08x\n", | |
499 | I915_READ(GEN6_PMIER)); | |
500 | seq_printf(m, "PM IIR:\t\t%08x\n", | |
501 | I915_READ(GEN6_PMIIR)); | |
502 | seq_printf(m, "PM IMR:\t\t%08x\n", | |
503 | I915_READ(GEN6_PMIMR)); | |
504 | ||
505 | seq_printf(m, "Port hotplug:\t%08x\n", | |
506 | I915_READ(PORT_HOTPLUG_EN)); | |
507 | seq_printf(m, "DPFLIPSTAT:\t%08x\n", | |
508 | I915_READ(VLV_DPFLIPSTAT)); | |
509 | seq_printf(m, "DPINVGTT:\t%08x\n", | |
510 | I915_READ(DPINVGTT)); | |
511 | ||
512 | } else if (!HAS_PCH_SPLIT(dev)) { | |
5f6a1695 ZW |
513 | seq_printf(m, "Interrupt enable: %08x\n", |
514 | I915_READ(IER)); | |
515 | seq_printf(m, "Interrupt identity: %08x\n", | |
516 | I915_READ(IIR)); | |
517 | seq_printf(m, "Interrupt mask: %08x\n", | |
518 | I915_READ(IMR)); | |
9db4a9c7 JB |
519 | for_each_pipe(pipe) |
520 | seq_printf(m, "Pipe %c stat: %08x\n", | |
521 | pipe_name(pipe), | |
522 | I915_READ(PIPESTAT(pipe))); | |
5f6a1695 ZW |
523 | } else { |
524 | seq_printf(m, "North Display Interrupt enable: %08x\n", | |
525 | I915_READ(DEIER)); | |
526 | seq_printf(m, "North Display Interrupt identity: %08x\n", | |
527 | I915_READ(DEIIR)); | |
528 | seq_printf(m, "North Display Interrupt mask: %08x\n", | |
529 | I915_READ(DEIMR)); | |
530 | seq_printf(m, "South Display Interrupt enable: %08x\n", | |
531 | I915_READ(SDEIER)); | |
532 | seq_printf(m, "South Display Interrupt identity: %08x\n", | |
533 | I915_READ(SDEIIR)); | |
534 | seq_printf(m, "South Display Interrupt mask: %08x\n", | |
535 | I915_READ(SDEIMR)); | |
536 | seq_printf(m, "Graphics Interrupt enable: %08x\n", | |
537 | I915_READ(GTIER)); | |
538 | seq_printf(m, "Graphics Interrupt identity: %08x\n", | |
539 | I915_READ(GTIIR)); | |
540 | seq_printf(m, "Graphics Interrupt mask: %08x\n", | |
541 | I915_READ(GTIMR)); | |
542 | } | |
2017263e BG |
543 | seq_printf(m, "Interrupts received: %d\n", |
544 | atomic_read(&dev_priv->irq_received)); | |
a2c7f6fd | 545 | for_each_ring(ring, dev_priv, i) { |
da64c6fc | 546 | if (IS_GEN6(dev) || IS_GEN7(dev)) { |
a2c7f6fd CW |
547 | seq_printf(m, |
548 | "Graphics Interrupt mask (%s): %08x\n", | |
549 | ring->name, I915_READ_IMR(ring)); | |
9862e600 | 550 | } |
a2c7f6fd | 551 | i915_ring_seqno_info(m, ring); |
9862e600 | 552 | } |
de227ef0 CW |
553 | mutex_unlock(&dev->struct_mutex); |
554 | ||
2017263e BG |
555 | return 0; |
556 | } | |
557 | ||
a6172a80 CW |
558 | static int i915_gem_fence_regs_info(struct seq_file *m, void *data) |
559 | { | |
560 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
561 | struct drm_device *dev = node->minor->dev; | |
562 | drm_i915_private_t *dev_priv = dev->dev_private; | |
de227ef0 CW |
563 | int i, ret; |
564 | ||
565 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
566 | if (ret) | |
567 | return ret; | |
a6172a80 CW |
568 | |
569 | seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start); | |
570 | seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs); | |
571 | for (i = 0; i < dev_priv->num_fence_regs; i++) { | |
05394f39 | 572 | struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj; |
a6172a80 | 573 | |
6c085a72 CW |
574 | seq_printf(m, "Fence %d, pin count = %d, object = ", |
575 | i, dev_priv->fence_regs[i].pin_count); | |
c2c347a9 | 576 | if (obj == NULL) |
267f0c90 | 577 | seq_puts(m, "unused"); |
c2c347a9 | 578 | else |
05394f39 | 579 | describe_obj(m, obj); |
267f0c90 | 580 | seq_putc(m, '\n'); |
a6172a80 CW |
581 | } |
582 | ||
05394f39 | 583 | mutex_unlock(&dev->struct_mutex); |
a6172a80 CW |
584 | return 0; |
585 | } | |
586 | ||
2017263e BG |
587 | static int i915_hws_info(struct seq_file *m, void *data) |
588 | { | |
589 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
590 | struct drm_device *dev = node->minor->dev; | |
591 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4066c0ae | 592 | struct intel_ring_buffer *ring; |
1a240d4d | 593 | const u32 *hws; |
4066c0ae CW |
594 | int i; |
595 | ||
1ec14ad3 | 596 | ring = &dev_priv->ring[(uintptr_t)node->info_ent->data]; |
1a240d4d | 597 | hws = ring->status_page.page_addr; |
2017263e BG |
598 | if (hws == NULL) |
599 | return 0; | |
600 | ||
601 | for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) { | |
602 | seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n", | |
603 | i * 4, | |
604 | hws[i], hws[i + 1], hws[i + 2], hws[i + 3]); | |
605 | } | |
606 | return 0; | |
607 | } | |
608 | ||
e5c65260 CW |
609 | static const char *ring_str(int ring) |
610 | { | |
611 | switch (ring) { | |
96154f2f DV |
612 | case RCS: return "render"; |
613 | case VCS: return "bsd"; | |
614 | case BCS: return "blt"; | |
9010ebfd | 615 | case VECS: return "vebox"; |
e5c65260 CW |
616 | default: return ""; |
617 | } | |
618 | } | |
619 | ||
9df30794 CW |
620 | static const char *pin_flag(int pinned) |
621 | { | |
622 | if (pinned > 0) | |
623 | return " P"; | |
624 | else if (pinned < 0) | |
625 | return " p"; | |
626 | else | |
627 | return ""; | |
628 | } | |
629 | ||
630 | static const char *tiling_flag(int tiling) | |
631 | { | |
632 | switch (tiling) { | |
633 | default: | |
634 | case I915_TILING_NONE: return ""; | |
635 | case I915_TILING_X: return " X"; | |
636 | case I915_TILING_Y: return " Y"; | |
637 | } | |
638 | } | |
639 | ||
640 | static const char *dirty_flag(int dirty) | |
641 | { | |
642 | return dirty ? " dirty" : ""; | |
643 | } | |
644 | ||
645 | static const char *purgeable_flag(int purgeable) | |
646 | { | |
647 | return purgeable ? " purgeable" : ""; | |
648 | } | |
649 | ||
baf27f9b | 650 | static bool __i915_error_ok(struct drm_i915_error_state_buf *e) |
edc3d884 | 651 | { |
edc3d884 MK |
652 | |
653 | if (!e->err && WARN(e->bytes > (e->size - 1), "overflow")) { | |
654 | e->err = -ENOSPC; | |
baf27f9b | 655 | return false; |
edc3d884 MK |
656 | } |
657 | ||
658 | if (e->bytes == e->size - 1 || e->err) | |
baf27f9b | 659 | return false; |
edc3d884 | 660 | |
baf27f9b CW |
661 | return true; |
662 | } | |
edc3d884 | 663 | |
baf27f9b CW |
664 | static bool __i915_error_seek(struct drm_i915_error_state_buf *e, |
665 | unsigned len) | |
666 | { | |
667 | if (e->pos + len <= e->start) { | |
668 | e->pos += len; | |
669 | return false; | |
edc3d884 MK |
670 | } |
671 | ||
baf27f9b CW |
672 | /* First vsnprintf needs to fit in its entirety for memmove */ |
673 | if (len >= e->size) { | |
674 | e->err = -EIO; | |
675 | return false; | |
676 | } | |
edc3d884 | 677 | |
baf27f9b CW |
678 | return true; |
679 | } | |
680 | ||
681 | static void __i915_error_advance(struct drm_i915_error_state_buf *e, | |
682 | unsigned len) | |
683 | { | |
edc3d884 MK |
684 | /* If this is first printf in this window, adjust it so that |
685 | * start position matches start of the buffer | |
686 | */ | |
baf27f9b | 687 | |
edc3d884 MK |
688 | if (e->pos < e->start) { |
689 | const size_t off = e->start - e->pos; | |
690 | ||
691 | /* Should not happen but be paranoid */ | |
692 | if (off > len || e->bytes) { | |
693 | e->err = -EIO; | |
694 | return; | |
695 | } | |
696 | ||
697 | memmove(e->buf, e->buf + off, len - off); | |
698 | e->bytes = len - off; | |
699 | e->pos = e->start; | |
700 | return; | |
701 | } | |
702 | ||
703 | e->bytes += len; | |
704 | e->pos += len; | |
705 | } | |
706 | ||
baf27f9b CW |
707 | static void i915_error_vprintf(struct drm_i915_error_state_buf *e, |
708 | const char *f, va_list args) | |
709 | { | |
710 | unsigned len; | |
711 | ||
712 | if (!__i915_error_ok(e)) | |
713 | return; | |
714 | ||
715 | /* Seek the first printf which is hits start position */ | |
716 | if (e->pos < e->start) { | |
717 | len = vsnprintf(NULL, 0, f, args); | |
718 | if (!__i915_error_seek(e, len)) | |
719 | return; | |
720 | } | |
721 | ||
722 | len = vsnprintf(e->buf + e->bytes, e->size - e->bytes, f, args); | |
723 | if (len >= e->size - e->bytes) | |
724 | len = e->size - e->bytes - 1; | |
725 | ||
726 | __i915_error_advance(e, len); | |
727 | } | |
728 | ||
729 | static void i915_error_puts(struct drm_i915_error_state_buf *e, | |
730 | const char *str) | |
731 | { | |
732 | unsigned len; | |
733 | ||
734 | if (!__i915_error_ok(e)) | |
735 | return; | |
736 | ||
737 | len = strlen(str); | |
738 | ||
739 | /* Seek the first printf which is hits start position */ | |
740 | if (e->pos < e->start) { | |
741 | if (!__i915_error_seek(e, len)) | |
742 | return; | |
743 | } | |
744 | ||
745 | if (len >= e->size - e->bytes) | |
746 | len = e->size - e->bytes - 1; | |
747 | memcpy(e->buf + e->bytes, str, len); | |
748 | ||
749 | __i915_error_advance(e, len); | |
750 | } | |
751 | ||
edc3d884 MK |
752 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...) |
753 | { | |
754 | va_list args; | |
755 | ||
756 | va_start(args, f); | |
757 | i915_error_vprintf(e, f, args); | |
758 | va_end(args); | |
759 | } | |
760 | ||
761 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) | |
baf27f9b | 762 | #define err_puts(e, s) i915_error_puts(e, s) |
edc3d884 MK |
763 | |
764 | static void print_error_buffers(struct drm_i915_error_state_buf *m, | |
c724e8a9 CW |
765 | const char *name, |
766 | struct drm_i915_error_buffer *err, | |
767 | int count) | |
768 | { | |
edc3d884 | 769 | err_printf(m, "%s [%d]:\n", name, count); |
c724e8a9 CW |
770 | |
771 | while (count--) { | |
baf27f9b | 772 | err_printf(m, " %08x %8u %02x %02x %x %x", |
c724e8a9 CW |
773 | err->gtt_offset, |
774 | err->size, | |
775 | err->read_domains, | |
776 | err->write_domain, | |
baf27f9b CW |
777 | err->rseqno, err->wseqno); |
778 | err_puts(m, pin_flag(err->pinned)); | |
779 | err_puts(m, tiling_flag(err->tiling)); | |
780 | err_puts(m, dirty_flag(err->dirty)); | |
781 | err_puts(m, purgeable_flag(err->purgeable)); | |
782 | err_puts(m, err->ring != -1 ? " " : ""); | |
783 | err_puts(m, ring_str(err->ring)); | |
784 | err_puts(m, cache_level_str(err->cache_level)); | |
c724e8a9 CW |
785 | |
786 | if (err->name) | |
edc3d884 | 787 | err_printf(m, " (name: %d)", err->name); |
c724e8a9 | 788 | if (err->fence_reg != I915_FENCE_REG_NONE) |
edc3d884 | 789 | err_printf(m, " (fence: %d)", err->fence_reg); |
c724e8a9 | 790 | |
baf27f9b | 791 | err_puts(m, "\n"); |
c724e8a9 CW |
792 | err++; |
793 | } | |
794 | } | |
795 | ||
edc3d884 | 796 | static void i915_ring_error_state(struct drm_i915_error_state_buf *m, |
d27b1e0e DV |
797 | struct drm_device *dev, |
798 | struct drm_i915_error_state *error, | |
799 | unsigned ring) | |
800 | { | |
ec34a01d | 801 | BUG_ON(ring >= I915_NUM_RINGS); /* shut up confused gcc */ |
edc3d884 MK |
802 | err_printf(m, "%s command stream:\n", ring_str(ring)); |
803 | err_printf(m, " HEAD: 0x%08x\n", error->head[ring]); | |
804 | err_printf(m, " TAIL: 0x%08x\n", error->tail[ring]); | |
805 | err_printf(m, " CTL: 0x%08x\n", error->ctl[ring]); | |
806 | err_printf(m, " ACTHD: 0x%08x\n", error->acthd[ring]); | |
807 | err_printf(m, " IPEIR: 0x%08x\n", error->ipeir[ring]); | |
808 | err_printf(m, " IPEHR: 0x%08x\n", error->ipehr[ring]); | |
809 | err_printf(m, " INSTDONE: 0x%08x\n", error->instdone[ring]); | |
050ee91f | 810 | if (ring == RCS && INTEL_INFO(dev)->gen >= 4) |
edc3d884 | 811 | err_printf(m, " BBADDR: 0x%08llx\n", error->bbaddr); |
050ee91f | 812 | |
c1cd90ed | 813 | if (INTEL_INFO(dev)->gen >= 4) |
edc3d884 MK |
814 | err_printf(m, " INSTPS: 0x%08x\n", error->instps[ring]); |
815 | err_printf(m, " INSTPM: 0x%08x\n", error->instpm[ring]); | |
816 | err_printf(m, " FADDR: 0x%08x\n", error->faddr[ring]); | |
33f3f518 | 817 | if (INTEL_INFO(dev)->gen >= 6) { |
edc3d884 MK |
818 | err_printf(m, " RC PSMI: 0x%08x\n", error->rc_psmi[ring]); |
819 | err_printf(m, " FAULT_REG: 0x%08x\n", error->fault_reg[ring]); | |
820 | err_printf(m, " SYNC_0: 0x%08x [last synced 0x%08x]\n", | |
df2b23d9 CW |
821 | error->semaphore_mboxes[ring][0], |
822 | error->semaphore_seqno[ring][0]); | |
edc3d884 | 823 | err_printf(m, " SYNC_1: 0x%08x [last synced 0x%08x]\n", |
df2b23d9 CW |
824 | error->semaphore_mboxes[ring][1], |
825 | error->semaphore_seqno[ring][1]); | |
33f3f518 | 826 | } |
edc3d884 MK |
827 | err_printf(m, " seqno: 0x%08x\n", error->seqno[ring]); |
828 | err_printf(m, " waiting: %s\n", yesno(error->waiting[ring])); | |
829 | err_printf(m, " ring->head: 0x%08x\n", error->cpu_ring_head[ring]); | |
830 | err_printf(m, " ring->tail: 0x%08x\n", error->cpu_ring_tail[ring]); | |
d27b1e0e DV |
831 | } |
832 | ||
fc16b48b MK |
833 | int i915_error_state_to_str(struct drm_i915_error_state_buf *m, |
834 | const struct i915_error_state_file_priv *error_priv) | |
63eeaf38 | 835 | { |
d5442303 | 836 | struct drm_device *dev = error_priv->dev; |
63eeaf38 | 837 | drm_i915_private_t *dev_priv = dev->dev_private; |
d5442303 | 838 | struct drm_i915_error_state *error = error_priv->error; |
b4519513 | 839 | struct intel_ring_buffer *ring; |
52d39a21 | 840 | int i, j, page, offset, elt; |
63eeaf38 | 841 | |
742cbee8 | 842 | if (!error) { |
edc3d884 | 843 | err_printf(m, "no error state collected\n"); |
fc16b48b | 844 | goto out; |
63eeaf38 JB |
845 | } |
846 | ||
edc3d884 | 847 | err_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec, |
8a905236 | 848 | error->time.tv_usec); |
edc3d884 MK |
849 | err_printf(m, "Kernel: " UTS_RELEASE "\n"); |
850 | err_printf(m, "PCI ID: 0x%04x\n", dev->pci_device); | |
851 | err_printf(m, "EIR: 0x%08x\n", error->eir); | |
852 | err_printf(m, "IER: 0x%08x\n", error->ier); | |
853 | err_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er); | |
854 | err_printf(m, "FORCEWAKE: 0x%08x\n", error->forcewake); | |
855 | err_printf(m, "DERRMR: 0x%08x\n", error->derrmr); | |
856 | err_printf(m, "CCID: 0x%08x\n", error->ccid); | |
9df30794 | 857 | |
bf3301ab | 858 | for (i = 0; i < dev_priv->num_fence_regs; i++) |
edc3d884 | 859 | err_printf(m, " fence[%d] = %08llx\n", i, error->fence[i]); |
748ebc60 | 860 | |
050ee91f | 861 | for (i = 0; i < ARRAY_SIZE(error->extra_instdone); i++) |
edc3d884 MK |
862 | err_printf(m, " INSTDONE_%d: 0x%08x\n", i, |
863 | error->extra_instdone[i]); | |
050ee91f | 864 | |
33f3f518 | 865 | if (INTEL_INFO(dev)->gen >= 6) { |
edc3d884 MK |
866 | err_printf(m, "ERROR: 0x%08x\n", error->error); |
867 | err_printf(m, "DONE_REG: 0x%08x\n", error->done_reg); | |
33f3f518 | 868 | } |
d27b1e0e | 869 | |
71e172e8 | 870 | if (INTEL_INFO(dev)->gen == 7) |
edc3d884 | 871 | err_printf(m, "ERR_INT: 0x%08x\n", error->err_int); |
71e172e8 | 872 | |
b4519513 CW |
873 | for_each_ring(ring, dev_priv, i) |
874 | i915_ring_error_state(m, dev, error, i); | |
d27b1e0e | 875 | |
c724e8a9 CW |
876 | if (error->active_bo) |
877 | print_error_buffers(m, "Active", | |
878 | error->active_bo, | |
879 | error->active_bo_count); | |
880 | ||
881 | if (error->pinned_bo) | |
882 | print_error_buffers(m, "Pinned", | |
883 | error->pinned_bo, | |
884 | error->pinned_bo_count); | |
9df30794 | 885 | |
52d39a21 CW |
886 | for (i = 0; i < ARRAY_SIZE(error->ring); i++) { |
887 | struct drm_i915_error_object *obj; | |
9df30794 | 888 | |
52d39a21 | 889 | if ((obj = error->ring[i].batchbuffer)) { |
edc3d884 | 890 | err_printf(m, "%s --- gtt_offset = 0x%08x\n", |
bcfb2e28 CW |
891 | dev_priv->ring[i].name, |
892 | obj->gtt_offset); | |
9df30794 CW |
893 | offset = 0; |
894 | for (page = 0; page < obj->page_count; page++) { | |
895 | for (elt = 0; elt < PAGE_SIZE/4; elt++) { | |
edc3d884 MK |
896 | err_printf(m, "%08x : %08x\n", offset, |
897 | obj->pages[page][elt]); | |
9df30794 CW |
898 | offset += 4; |
899 | } | |
900 | } | |
901 | } | |
9df30794 | 902 | |
52d39a21 | 903 | if (error->ring[i].num_requests) { |
edc3d884 | 904 | err_printf(m, "%s --- %d requests\n", |
52d39a21 CW |
905 | dev_priv->ring[i].name, |
906 | error->ring[i].num_requests); | |
907 | for (j = 0; j < error->ring[i].num_requests; j++) { | |
edc3d884 | 908 | err_printf(m, " seqno 0x%08x, emitted %ld, tail 0x%08x\n", |
52d39a21 | 909 | error->ring[i].requests[j].seqno, |
ee4f42b1 CW |
910 | error->ring[i].requests[j].jiffies, |
911 | error->ring[i].requests[j].tail); | |
52d39a21 CW |
912 | } |
913 | } | |
914 | ||
915 | if ((obj = error->ring[i].ringbuffer)) { | |
edc3d884 | 916 | err_printf(m, "%s --- ringbuffer = 0x%08x\n", |
e2f973d5 CW |
917 | dev_priv->ring[i].name, |
918 | obj->gtt_offset); | |
919 | offset = 0; | |
920 | for (page = 0; page < obj->page_count; page++) { | |
921 | for (elt = 0; elt < PAGE_SIZE/4; elt++) { | |
edc3d884 | 922 | err_printf(m, "%08x : %08x\n", |
e2f973d5 CW |
923 | offset, |
924 | obj->pages[page][elt]); | |
925 | offset += 4; | |
926 | } | |
9df30794 CW |
927 | } |
928 | } | |
8c123e54 BW |
929 | |
930 | obj = error->ring[i].ctx; | |
931 | if (obj) { | |
edc3d884 | 932 | err_printf(m, "%s --- HW Context = 0x%08x\n", |
8c123e54 BW |
933 | dev_priv->ring[i].name, |
934 | obj->gtt_offset); | |
935 | offset = 0; | |
936 | for (elt = 0; elt < PAGE_SIZE/16; elt += 4) { | |
edc3d884 | 937 | err_printf(m, "[%04x] %08x %08x %08x %08x\n", |
8c123e54 BW |
938 | offset, |
939 | obj->pages[0][elt], | |
940 | obj->pages[0][elt+1], | |
941 | obj->pages[0][elt+2], | |
942 | obj->pages[0][elt+3]); | |
943 | offset += 16; | |
944 | } | |
945 | } | |
9df30794 | 946 | } |
63eeaf38 | 947 | |
6ef3d427 CW |
948 | if (error->overlay) |
949 | intel_overlay_print_error_state(m, error->overlay); | |
950 | ||
c4a1d9e4 CW |
951 | if (error->display) |
952 | intel_display_print_error_state(m, dev, error->display); | |
953 | ||
fc16b48b MK |
954 | out: |
955 | if (m->bytes == 0 && m->err) | |
956 | return m->err; | |
957 | ||
63eeaf38 JB |
958 | return 0; |
959 | } | |
6911a9b8 | 960 | |
d5442303 DV |
961 | static ssize_t |
962 | i915_error_state_write(struct file *filp, | |
963 | const char __user *ubuf, | |
964 | size_t cnt, | |
965 | loff_t *ppos) | |
966 | { | |
edc3d884 | 967 | struct i915_error_state_file_priv *error_priv = filp->private_data; |
d5442303 | 968 | struct drm_device *dev = error_priv->dev; |
22bcfc6a | 969 | int ret; |
d5442303 DV |
970 | |
971 | DRM_DEBUG_DRIVER("Resetting error state\n"); | |
972 | ||
22bcfc6a DV |
973 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
974 | if (ret) | |
975 | return ret; | |
976 | ||
d5442303 DV |
977 | i915_destroy_error_state(dev); |
978 | mutex_unlock(&dev->struct_mutex); | |
979 | ||
980 | return cnt; | |
981 | } | |
982 | ||
983 | static int i915_error_state_open(struct inode *inode, struct file *file) | |
984 | { | |
985 | struct drm_device *dev = inode->i_private; | |
986 | drm_i915_private_t *dev_priv = dev->dev_private; | |
987 | struct i915_error_state_file_priv *error_priv; | |
988 | unsigned long flags; | |
989 | ||
990 | error_priv = kzalloc(sizeof(*error_priv), GFP_KERNEL); | |
991 | if (!error_priv) | |
992 | return -ENOMEM; | |
993 | ||
994 | error_priv->dev = dev; | |
995 | ||
99584db3 DV |
996 | spin_lock_irqsave(&dev_priv->gpu_error.lock, flags); |
997 | error_priv->error = dev_priv->gpu_error.first_error; | |
d5442303 DV |
998 | if (error_priv->error) |
999 | kref_get(&error_priv->error->ref); | |
99584db3 | 1000 | spin_unlock_irqrestore(&dev_priv->gpu_error.lock, flags); |
d5442303 | 1001 | |
edc3d884 MK |
1002 | file->private_data = error_priv; |
1003 | ||
1004 | return 0; | |
d5442303 DV |
1005 | } |
1006 | ||
1007 | static int i915_error_state_release(struct inode *inode, struct file *file) | |
1008 | { | |
edc3d884 | 1009 | struct i915_error_state_file_priv *error_priv = file->private_data; |
d5442303 DV |
1010 | |
1011 | if (error_priv->error) | |
1012 | kref_put(&error_priv->error->ref, i915_error_state_free); | |
1013 | kfree(error_priv); | |
1014 | ||
edc3d884 MK |
1015 | return 0; |
1016 | } | |
1017 | ||
1018 | static ssize_t i915_error_state_read(struct file *file, char __user *userbuf, | |
1019 | size_t count, loff_t *pos) | |
1020 | { | |
1021 | struct i915_error_state_file_priv *error_priv = file->private_data; | |
1022 | struct drm_i915_error_state_buf error_str; | |
1023 | loff_t tmp_pos = 0; | |
1024 | ssize_t ret_count = 0; | |
1025 | int ret = 0; | |
1026 | ||
1027 | memset(&error_str, 0, sizeof(error_str)); | |
1028 | ||
1029 | /* We need to have enough room to store any i915_error_state printf | |
1030 | * so that we can move it to start position. | |
1031 | */ | |
1032 | error_str.size = count + 1 > PAGE_SIZE ? count + 1 : PAGE_SIZE; | |
1033 | error_str.buf = kmalloc(error_str.size, | |
1034 | GFP_TEMPORARY | __GFP_NORETRY | __GFP_NOWARN); | |
1035 | ||
1036 | if (error_str.buf == NULL) { | |
1037 | error_str.size = PAGE_SIZE; | |
1038 | error_str.buf = kmalloc(error_str.size, GFP_TEMPORARY); | |
1039 | } | |
1040 | ||
1041 | if (error_str.buf == NULL) { | |
1042 | error_str.size = 128; | |
1043 | error_str.buf = kmalloc(error_str.size, GFP_TEMPORARY); | |
1044 | } | |
1045 | ||
1046 | if (error_str.buf == NULL) | |
1047 | return -ENOMEM; | |
1048 | ||
1049 | error_str.start = *pos; | |
1050 | ||
fc16b48b | 1051 | ret = i915_error_state_to_str(&error_str, error_priv); |
edc3d884 MK |
1052 | if (ret) |
1053 | goto out; | |
1054 | ||
edc3d884 MK |
1055 | ret_count = simple_read_from_buffer(userbuf, count, &tmp_pos, |
1056 | error_str.buf, | |
1057 | error_str.bytes); | |
1058 | ||
1059 | if (ret_count < 0) | |
1060 | ret = ret_count; | |
1061 | else | |
1062 | *pos = error_str.start + ret_count; | |
1063 | out: | |
1064 | kfree(error_str.buf); | |
1065 | return ret ?: ret_count; | |
d5442303 DV |
1066 | } |
1067 | ||
1068 | static const struct file_operations i915_error_state_fops = { | |
1069 | .owner = THIS_MODULE, | |
1070 | .open = i915_error_state_open, | |
edc3d884 | 1071 | .read = i915_error_state_read, |
d5442303 DV |
1072 | .write = i915_error_state_write, |
1073 | .llseek = default_llseek, | |
1074 | .release = i915_error_state_release, | |
1075 | }; | |
1076 | ||
647416f9 KC |
1077 | static int |
1078 | i915_next_seqno_get(void *data, u64 *val) | |
40633219 | 1079 | { |
647416f9 | 1080 | struct drm_device *dev = data; |
40633219 | 1081 | drm_i915_private_t *dev_priv = dev->dev_private; |
40633219 MK |
1082 | int ret; |
1083 | ||
1084 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1085 | if (ret) | |
1086 | return ret; | |
1087 | ||
647416f9 | 1088 | *val = dev_priv->next_seqno; |
40633219 MK |
1089 | mutex_unlock(&dev->struct_mutex); |
1090 | ||
647416f9 | 1091 | return 0; |
40633219 MK |
1092 | } |
1093 | ||
647416f9 KC |
1094 | static int |
1095 | i915_next_seqno_set(void *data, u64 val) | |
1096 | { | |
1097 | struct drm_device *dev = data; | |
40633219 MK |
1098 | int ret; |
1099 | ||
40633219 MK |
1100 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1101 | if (ret) | |
1102 | return ret; | |
1103 | ||
e94fbaa8 | 1104 | ret = i915_gem_set_seqno(dev, val); |
40633219 MK |
1105 | mutex_unlock(&dev->struct_mutex); |
1106 | ||
647416f9 | 1107 | return ret; |
40633219 MK |
1108 | } |
1109 | ||
647416f9 KC |
1110 | DEFINE_SIMPLE_ATTRIBUTE(i915_next_seqno_fops, |
1111 | i915_next_seqno_get, i915_next_seqno_set, | |
3a3b4f98 | 1112 | "0x%llx\n"); |
40633219 | 1113 | |
f97108d1 JB |
1114 | static int i915_rstdby_delays(struct seq_file *m, void *unused) |
1115 | { | |
1116 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1117 | struct drm_device *dev = node->minor->dev; | |
1118 | drm_i915_private_t *dev_priv = dev->dev_private; | |
616fdb5a BW |
1119 | u16 crstanddelay; |
1120 | int ret; | |
1121 | ||
1122 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1123 | if (ret) | |
1124 | return ret; | |
1125 | ||
1126 | crstanddelay = I915_READ16(CRSTANDVID); | |
1127 | ||
1128 | mutex_unlock(&dev->struct_mutex); | |
f97108d1 JB |
1129 | |
1130 | seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f)); | |
1131 | ||
1132 | return 0; | |
1133 | } | |
1134 | ||
1135 | static int i915_cur_delayinfo(struct seq_file *m, void *unused) | |
1136 | { | |
1137 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1138 | struct drm_device *dev = node->minor->dev; | |
1139 | drm_i915_private_t *dev_priv = dev->dev_private; | |
d1ebd816 | 1140 | int ret; |
3b8d8d91 JB |
1141 | |
1142 | if (IS_GEN5(dev)) { | |
1143 | u16 rgvswctl = I915_READ16(MEMSWCTL); | |
1144 | u16 rgvstat = I915_READ16(MEMSTAT_ILK); | |
1145 | ||
1146 | seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf); | |
1147 | seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f); | |
1148 | seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >> | |
1149 | MEMSTAT_VID_SHIFT); | |
1150 | seq_printf(m, "Current P-state: %d\n", | |
1151 | (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT); | |
0a073b84 | 1152 | } else if ((IS_GEN6(dev) || IS_GEN7(dev)) && !IS_VALLEYVIEW(dev)) { |
3b8d8d91 JB |
1153 | u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS); |
1154 | u32 rp_state_limits = I915_READ(GEN6_RP_STATE_LIMITS); | |
1155 | u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP); | |
f82855d3 | 1156 | u32 rpstat, cagf; |
ccab5c82 JB |
1157 | u32 rpupei, rpcurup, rpprevup; |
1158 | u32 rpdownei, rpcurdown, rpprevdown; | |
3b8d8d91 JB |
1159 | int max_freq; |
1160 | ||
1161 | /* RPSTAT1 is in the GT power well */ | |
d1ebd816 BW |
1162 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1163 | if (ret) | |
1164 | return ret; | |
1165 | ||
fcca7926 | 1166 | gen6_gt_force_wake_get(dev_priv); |
3b8d8d91 | 1167 | |
ccab5c82 JB |
1168 | rpstat = I915_READ(GEN6_RPSTAT1); |
1169 | rpupei = I915_READ(GEN6_RP_CUR_UP_EI); | |
1170 | rpcurup = I915_READ(GEN6_RP_CUR_UP); | |
1171 | rpprevup = I915_READ(GEN6_RP_PREV_UP); | |
1172 | rpdownei = I915_READ(GEN6_RP_CUR_DOWN_EI); | |
1173 | rpcurdown = I915_READ(GEN6_RP_CUR_DOWN); | |
1174 | rpprevdown = I915_READ(GEN6_RP_PREV_DOWN); | |
f82855d3 BW |
1175 | if (IS_HASWELL(dev)) |
1176 | cagf = (rpstat & HSW_CAGF_MASK) >> HSW_CAGF_SHIFT; | |
1177 | else | |
1178 | cagf = (rpstat & GEN6_CAGF_MASK) >> GEN6_CAGF_SHIFT; | |
1179 | cagf *= GT_FREQUENCY_MULTIPLIER; | |
ccab5c82 | 1180 | |
d1ebd816 BW |
1181 | gen6_gt_force_wake_put(dev_priv); |
1182 | mutex_unlock(&dev->struct_mutex); | |
1183 | ||
3b8d8d91 | 1184 | seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status); |
ccab5c82 | 1185 | seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat); |
3b8d8d91 JB |
1186 | seq_printf(m, "Render p-state ratio: %d\n", |
1187 | (gt_perf_status & 0xff00) >> 8); | |
1188 | seq_printf(m, "Render p-state VID: %d\n", | |
1189 | gt_perf_status & 0xff); | |
1190 | seq_printf(m, "Render p-state limit: %d\n", | |
1191 | rp_state_limits & 0xff); | |
f82855d3 | 1192 | seq_printf(m, "CAGF: %dMHz\n", cagf); |
ccab5c82 JB |
1193 | seq_printf(m, "RP CUR UP EI: %dus\n", rpupei & |
1194 | GEN6_CURICONT_MASK); | |
1195 | seq_printf(m, "RP CUR UP: %dus\n", rpcurup & | |
1196 | GEN6_CURBSYTAVG_MASK); | |
1197 | seq_printf(m, "RP PREV UP: %dus\n", rpprevup & | |
1198 | GEN6_CURBSYTAVG_MASK); | |
1199 | seq_printf(m, "RP CUR DOWN EI: %dus\n", rpdownei & | |
1200 | GEN6_CURIAVG_MASK); | |
1201 | seq_printf(m, "RP CUR DOWN: %dus\n", rpcurdown & | |
1202 | GEN6_CURBSYTAVG_MASK); | |
1203 | seq_printf(m, "RP PREV DOWN: %dus\n", rpprevdown & | |
1204 | GEN6_CURBSYTAVG_MASK); | |
3b8d8d91 JB |
1205 | |
1206 | max_freq = (rp_state_cap & 0xff0000) >> 16; | |
1207 | seq_printf(m, "Lowest (RPN) frequency: %dMHz\n", | |
c8735b0c | 1208 | max_freq * GT_FREQUENCY_MULTIPLIER); |
3b8d8d91 JB |
1209 | |
1210 | max_freq = (rp_state_cap & 0xff00) >> 8; | |
1211 | seq_printf(m, "Nominal (RP1) frequency: %dMHz\n", | |
c8735b0c | 1212 | max_freq * GT_FREQUENCY_MULTIPLIER); |
3b8d8d91 JB |
1213 | |
1214 | max_freq = rp_state_cap & 0xff; | |
1215 | seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n", | |
c8735b0c | 1216 | max_freq * GT_FREQUENCY_MULTIPLIER); |
31c77388 BW |
1217 | |
1218 | seq_printf(m, "Max overclocked frequency: %dMHz\n", | |
1219 | dev_priv->rps.hw_max * GT_FREQUENCY_MULTIPLIER); | |
0a073b84 JB |
1220 | } else if (IS_VALLEYVIEW(dev)) { |
1221 | u32 freq_sts, val; | |
1222 | ||
259bd5d4 | 1223 | mutex_lock(&dev_priv->rps.hw_lock); |
64936258 | 1224 | freq_sts = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); |
0a073b84 JB |
1225 | seq_printf(m, "PUNIT_REG_GPU_FREQ_STS: 0x%08x\n", freq_sts); |
1226 | seq_printf(m, "DDR freq: %d MHz\n", dev_priv->mem_freq); | |
1227 | ||
64936258 | 1228 | val = vlv_punit_read(dev_priv, PUNIT_FUSE_BUS1); |
0a073b84 JB |
1229 | seq_printf(m, "max GPU freq: %d MHz\n", |
1230 | vlv_gpu_freq(dev_priv->mem_freq, val)); | |
1231 | ||
64936258 | 1232 | val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM); |
0a073b84 JB |
1233 | seq_printf(m, "min GPU freq: %d MHz\n", |
1234 | vlv_gpu_freq(dev_priv->mem_freq, val)); | |
1235 | ||
1236 | seq_printf(m, "current GPU freq: %d MHz\n", | |
1237 | vlv_gpu_freq(dev_priv->mem_freq, | |
1238 | (freq_sts >> 8) & 0xff)); | |
259bd5d4 | 1239 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 | 1240 | } else { |
267f0c90 | 1241 | seq_puts(m, "no P-state info available\n"); |
3b8d8d91 | 1242 | } |
f97108d1 JB |
1243 | |
1244 | return 0; | |
1245 | } | |
1246 | ||
1247 | static int i915_delayfreq_table(struct seq_file *m, void *unused) | |
1248 | { | |
1249 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1250 | struct drm_device *dev = node->minor->dev; | |
1251 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1252 | u32 delayfreq; | |
616fdb5a BW |
1253 | int ret, i; |
1254 | ||
1255 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1256 | if (ret) | |
1257 | return ret; | |
f97108d1 JB |
1258 | |
1259 | for (i = 0; i < 16; i++) { | |
1260 | delayfreq = I915_READ(PXVFREQ_BASE + i * 4); | |
7648fa99 JB |
1261 | seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq, |
1262 | (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT); | |
f97108d1 JB |
1263 | } |
1264 | ||
616fdb5a BW |
1265 | mutex_unlock(&dev->struct_mutex); |
1266 | ||
f97108d1 JB |
1267 | return 0; |
1268 | } | |
1269 | ||
1270 | static inline int MAP_TO_MV(int map) | |
1271 | { | |
1272 | return 1250 - (map * 25); | |
1273 | } | |
1274 | ||
1275 | static int i915_inttoext_table(struct seq_file *m, void *unused) | |
1276 | { | |
1277 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1278 | struct drm_device *dev = node->minor->dev; | |
1279 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1280 | u32 inttoext; | |
616fdb5a BW |
1281 | int ret, i; |
1282 | ||
1283 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1284 | if (ret) | |
1285 | return ret; | |
f97108d1 JB |
1286 | |
1287 | for (i = 1; i <= 32; i++) { | |
1288 | inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4); | |
1289 | seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext); | |
1290 | } | |
1291 | ||
616fdb5a BW |
1292 | mutex_unlock(&dev->struct_mutex); |
1293 | ||
f97108d1 JB |
1294 | return 0; |
1295 | } | |
1296 | ||
4d85529d | 1297 | static int ironlake_drpc_info(struct seq_file *m) |
f97108d1 JB |
1298 | { |
1299 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1300 | struct drm_device *dev = node->minor->dev; | |
1301 | drm_i915_private_t *dev_priv = dev->dev_private; | |
616fdb5a BW |
1302 | u32 rgvmodectl, rstdbyctl; |
1303 | u16 crstandvid; | |
1304 | int ret; | |
1305 | ||
1306 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1307 | if (ret) | |
1308 | return ret; | |
1309 | ||
1310 | rgvmodectl = I915_READ(MEMMODECTL); | |
1311 | rstdbyctl = I915_READ(RSTDBYCTL); | |
1312 | crstandvid = I915_READ16(CRSTANDVID); | |
1313 | ||
1314 | mutex_unlock(&dev->struct_mutex); | |
f97108d1 JB |
1315 | |
1316 | seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ? | |
1317 | "yes" : "no"); | |
1318 | seq_printf(m, "Boost freq: %d\n", | |
1319 | (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >> | |
1320 | MEMMODE_BOOST_FREQ_SHIFT); | |
1321 | seq_printf(m, "HW control enabled: %s\n", | |
1322 | rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no"); | |
1323 | seq_printf(m, "SW control enabled: %s\n", | |
1324 | rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no"); | |
1325 | seq_printf(m, "Gated voltage change: %s\n", | |
1326 | rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no"); | |
1327 | seq_printf(m, "Starting frequency: P%d\n", | |
1328 | (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT); | |
7648fa99 | 1329 | seq_printf(m, "Max P-state: P%d\n", |
f97108d1 | 1330 | (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT); |
7648fa99 JB |
1331 | seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK)); |
1332 | seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f)); | |
1333 | seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f)); | |
1334 | seq_printf(m, "Render standby enabled: %s\n", | |
1335 | (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes"); | |
267f0c90 | 1336 | seq_puts(m, "Current RS state: "); |
88271da3 JB |
1337 | switch (rstdbyctl & RSX_STATUS_MASK) { |
1338 | case RSX_STATUS_ON: | |
267f0c90 | 1339 | seq_puts(m, "on\n"); |
88271da3 JB |
1340 | break; |
1341 | case RSX_STATUS_RC1: | |
267f0c90 | 1342 | seq_puts(m, "RC1\n"); |
88271da3 JB |
1343 | break; |
1344 | case RSX_STATUS_RC1E: | |
267f0c90 | 1345 | seq_puts(m, "RC1E\n"); |
88271da3 JB |
1346 | break; |
1347 | case RSX_STATUS_RS1: | |
267f0c90 | 1348 | seq_puts(m, "RS1\n"); |
88271da3 JB |
1349 | break; |
1350 | case RSX_STATUS_RS2: | |
267f0c90 | 1351 | seq_puts(m, "RS2 (RC6)\n"); |
88271da3 JB |
1352 | break; |
1353 | case RSX_STATUS_RS3: | |
267f0c90 | 1354 | seq_puts(m, "RC3 (RC6+)\n"); |
88271da3 JB |
1355 | break; |
1356 | default: | |
267f0c90 | 1357 | seq_puts(m, "unknown\n"); |
88271da3 JB |
1358 | break; |
1359 | } | |
f97108d1 JB |
1360 | |
1361 | return 0; | |
1362 | } | |
1363 | ||
4d85529d BW |
1364 | static int gen6_drpc_info(struct seq_file *m) |
1365 | { | |
1366 | ||
1367 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1368 | struct drm_device *dev = node->minor->dev; | |
1369 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ecd8faea | 1370 | u32 rpmodectl1, gt_core_status, rcctl1, rc6vids = 0; |
93b525dc | 1371 | unsigned forcewake_count; |
aee56cff | 1372 | int count = 0, ret; |
4d85529d BW |
1373 | |
1374 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1375 | if (ret) | |
1376 | return ret; | |
1377 | ||
93b525dc DV |
1378 | spin_lock_irq(&dev_priv->gt_lock); |
1379 | forcewake_count = dev_priv->forcewake_count; | |
1380 | spin_unlock_irq(&dev_priv->gt_lock); | |
1381 | ||
1382 | if (forcewake_count) { | |
267f0c90 DL |
1383 | seq_puts(m, "RC information inaccurate because somebody " |
1384 | "holds a forcewake reference \n"); | |
4d85529d BW |
1385 | } else { |
1386 | /* NB: we cannot use forcewake, else we read the wrong values */ | |
1387 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1)) | |
1388 | udelay(10); | |
1389 | seq_printf(m, "RC information accurate: %s\n", yesno(count < 51)); | |
1390 | } | |
1391 | ||
1392 | gt_core_status = readl(dev_priv->regs + GEN6_GT_CORE_STATUS); | |
1393 | trace_i915_reg_rw(false, GEN6_GT_CORE_STATUS, gt_core_status, 4); | |
1394 | ||
1395 | rpmodectl1 = I915_READ(GEN6_RP_CONTROL); | |
1396 | rcctl1 = I915_READ(GEN6_RC_CONTROL); | |
1397 | mutex_unlock(&dev->struct_mutex); | |
44cbd338 BW |
1398 | mutex_lock(&dev_priv->rps.hw_lock); |
1399 | sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids); | |
1400 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4d85529d BW |
1401 | |
1402 | seq_printf(m, "Video Turbo Mode: %s\n", | |
1403 | yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO)); | |
1404 | seq_printf(m, "HW control enabled: %s\n", | |
1405 | yesno(rpmodectl1 & GEN6_RP_ENABLE)); | |
1406 | seq_printf(m, "SW control enabled: %s\n", | |
1407 | yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) == | |
1408 | GEN6_RP_MEDIA_SW_MODE)); | |
fff24e21 | 1409 | seq_printf(m, "RC1e Enabled: %s\n", |
4d85529d BW |
1410 | yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE)); |
1411 | seq_printf(m, "RC6 Enabled: %s\n", | |
1412 | yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE)); | |
1413 | seq_printf(m, "Deep RC6 Enabled: %s\n", | |
1414 | yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE)); | |
1415 | seq_printf(m, "Deepest RC6 Enabled: %s\n", | |
1416 | yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE)); | |
267f0c90 | 1417 | seq_puts(m, "Current RC state: "); |
4d85529d BW |
1418 | switch (gt_core_status & GEN6_RCn_MASK) { |
1419 | case GEN6_RC0: | |
1420 | if (gt_core_status & GEN6_CORE_CPD_STATE_MASK) | |
267f0c90 | 1421 | seq_puts(m, "Core Power Down\n"); |
4d85529d | 1422 | else |
267f0c90 | 1423 | seq_puts(m, "on\n"); |
4d85529d BW |
1424 | break; |
1425 | case GEN6_RC3: | |
267f0c90 | 1426 | seq_puts(m, "RC3\n"); |
4d85529d BW |
1427 | break; |
1428 | case GEN6_RC6: | |
267f0c90 | 1429 | seq_puts(m, "RC6\n"); |
4d85529d BW |
1430 | break; |
1431 | case GEN6_RC7: | |
267f0c90 | 1432 | seq_puts(m, "RC7\n"); |
4d85529d BW |
1433 | break; |
1434 | default: | |
267f0c90 | 1435 | seq_puts(m, "Unknown\n"); |
4d85529d BW |
1436 | break; |
1437 | } | |
1438 | ||
1439 | seq_printf(m, "Core Power Down: %s\n", | |
1440 | yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK)); | |
cce66a28 BW |
1441 | |
1442 | /* Not exactly sure what this is */ | |
1443 | seq_printf(m, "RC6 \"Locked to RPn\" residency since boot: %u\n", | |
1444 | I915_READ(GEN6_GT_GFX_RC6_LOCKED)); | |
1445 | seq_printf(m, "RC6 residency since boot: %u\n", | |
1446 | I915_READ(GEN6_GT_GFX_RC6)); | |
1447 | seq_printf(m, "RC6+ residency since boot: %u\n", | |
1448 | I915_READ(GEN6_GT_GFX_RC6p)); | |
1449 | seq_printf(m, "RC6++ residency since boot: %u\n", | |
1450 | I915_READ(GEN6_GT_GFX_RC6pp)); | |
1451 | ||
ecd8faea BW |
1452 | seq_printf(m, "RC6 voltage: %dmV\n", |
1453 | GEN6_DECODE_RC6_VID(((rc6vids >> 0) & 0xff))); | |
1454 | seq_printf(m, "RC6+ voltage: %dmV\n", | |
1455 | GEN6_DECODE_RC6_VID(((rc6vids >> 8) & 0xff))); | |
1456 | seq_printf(m, "RC6++ voltage: %dmV\n", | |
1457 | GEN6_DECODE_RC6_VID(((rc6vids >> 16) & 0xff))); | |
4d85529d BW |
1458 | return 0; |
1459 | } | |
1460 | ||
1461 | static int i915_drpc_info(struct seq_file *m, void *unused) | |
1462 | { | |
1463 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1464 | struct drm_device *dev = node->minor->dev; | |
1465 | ||
1466 | if (IS_GEN6(dev) || IS_GEN7(dev)) | |
1467 | return gen6_drpc_info(m); | |
1468 | else | |
1469 | return ironlake_drpc_info(m); | |
1470 | } | |
1471 | ||
b5e50c3f JB |
1472 | static int i915_fbc_status(struct seq_file *m, void *unused) |
1473 | { | |
1474 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1475 | struct drm_device *dev = node->minor->dev; | |
b5e50c3f | 1476 | drm_i915_private_t *dev_priv = dev->dev_private; |
b5e50c3f | 1477 | |
ee5382ae | 1478 | if (!I915_HAS_FBC(dev)) { |
267f0c90 | 1479 | seq_puts(m, "FBC unsupported on this chipset\n"); |
b5e50c3f JB |
1480 | return 0; |
1481 | } | |
1482 | ||
ee5382ae | 1483 | if (intel_fbc_enabled(dev)) { |
267f0c90 | 1484 | seq_puts(m, "FBC enabled\n"); |
b5e50c3f | 1485 | } else { |
267f0c90 | 1486 | seq_puts(m, "FBC disabled: "); |
5c3fe8b0 | 1487 | switch (dev_priv->fbc.no_fbc_reason) { |
bed4a673 | 1488 | case FBC_NO_OUTPUT: |
267f0c90 | 1489 | seq_puts(m, "no outputs"); |
bed4a673 | 1490 | break; |
b5e50c3f | 1491 | case FBC_STOLEN_TOO_SMALL: |
267f0c90 | 1492 | seq_puts(m, "not enough stolen memory"); |
b5e50c3f JB |
1493 | break; |
1494 | case FBC_UNSUPPORTED_MODE: | |
267f0c90 | 1495 | seq_puts(m, "mode not supported"); |
b5e50c3f JB |
1496 | break; |
1497 | case FBC_MODE_TOO_LARGE: | |
267f0c90 | 1498 | seq_puts(m, "mode too large"); |
b5e50c3f JB |
1499 | break; |
1500 | case FBC_BAD_PLANE: | |
267f0c90 | 1501 | seq_puts(m, "FBC unsupported on plane"); |
b5e50c3f JB |
1502 | break; |
1503 | case FBC_NOT_TILED: | |
267f0c90 | 1504 | seq_puts(m, "scanout buffer not tiled"); |
b5e50c3f | 1505 | break; |
9c928d16 | 1506 | case FBC_MULTIPLE_PIPES: |
267f0c90 | 1507 | seq_puts(m, "multiple pipes are enabled"); |
9c928d16 | 1508 | break; |
c1a9f047 | 1509 | case FBC_MODULE_PARAM: |
267f0c90 | 1510 | seq_puts(m, "disabled per module param (default off)"); |
c1a9f047 | 1511 | break; |
8a5729a3 | 1512 | case FBC_CHIP_DEFAULT: |
267f0c90 | 1513 | seq_puts(m, "disabled per chip default"); |
8a5729a3 | 1514 | break; |
b5e50c3f | 1515 | default: |
267f0c90 | 1516 | seq_puts(m, "unknown reason"); |
b5e50c3f | 1517 | } |
267f0c90 | 1518 | seq_putc(m, '\n'); |
b5e50c3f JB |
1519 | } |
1520 | return 0; | |
1521 | } | |
1522 | ||
92d44621 PZ |
1523 | static int i915_ips_status(struct seq_file *m, void *unused) |
1524 | { | |
1525 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1526 | struct drm_device *dev = node->minor->dev; | |
1527 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1528 | ||
f5adf94e | 1529 | if (!HAS_IPS(dev)) { |
92d44621 PZ |
1530 | seq_puts(m, "not supported\n"); |
1531 | return 0; | |
1532 | } | |
1533 | ||
1534 | if (I915_READ(IPS_CTL) & IPS_ENABLE) | |
1535 | seq_puts(m, "enabled\n"); | |
1536 | else | |
1537 | seq_puts(m, "disabled\n"); | |
1538 | ||
1539 | return 0; | |
1540 | } | |
1541 | ||
4a9bef37 JB |
1542 | static int i915_sr_status(struct seq_file *m, void *unused) |
1543 | { | |
1544 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1545 | struct drm_device *dev = node->minor->dev; | |
1546 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1547 | bool sr_enabled = false; | |
1548 | ||
1398261a | 1549 | if (HAS_PCH_SPLIT(dev)) |
5ba2aaaa | 1550 | sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN; |
a6c45cf0 | 1551 | else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev)) |
4a9bef37 JB |
1552 | sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; |
1553 | else if (IS_I915GM(dev)) | |
1554 | sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN; | |
1555 | else if (IS_PINEVIEW(dev)) | |
1556 | sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN; | |
1557 | ||
5ba2aaaa CW |
1558 | seq_printf(m, "self-refresh: %s\n", |
1559 | sr_enabled ? "enabled" : "disabled"); | |
4a9bef37 JB |
1560 | |
1561 | return 0; | |
1562 | } | |
1563 | ||
7648fa99 JB |
1564 | static int i915_emon_status(struct seq_file *m, void *unused) |
1565 | { | |
1566 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1567 | struct drm_device *dev = node->minor->dev; | |
1568 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1569 | unsigned long temp, chipset, gfx; | |
de227ef0 CW |
1570 | int ret; |
1571 | ||
582be6b4 CW |
1572 | if (!IS_GEN5(dev)) |
1573 | return -ENODEV; | |
1574 | ||
de227ef0 CW |
1575 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1576 | if (ret) | |
1577 | return ret; | |
7648fa99 JB |
1578 | |
1579 | temp = i915_mch_val(dev_priv); | |
1580 | chipset = i915_chipset_val(dev_priv); | |
1581 | gfx = i915_gfx_val(dev_priv); | |
de227ef0 | 1582 | mutex_unlock(&dev->struct_mutex); |
7648fa99 JB |
1583 | |
1584 | seq_printf(m, "GMCH temp: %ld\n", temp); | |
1585 | seq_printf(m, "Chipset power: %ld\n", chipset); | |
1586 | seq_printf(m, "GFX power: %ld\n", gfx); | |
1587 | seq_printf(m, "Total power: %ld\n", chipset + gfx); | |
1588 | ||
1589 | return 0; | |
1590 | } | |
1591 | ||
23b2f8bb JB |
1592 | static int i915_ring_freq_table(struct seq_file *m, void *unused) |
1593 | { | |
1594 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1595 | struct drm_device *dev = node->minor->dev; | |
1596 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1597 | int ret; | |
1598 | int gpu_freq, ia_freq; | |
1599 | ||
1c70c0ce | 1600 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) { |
267f0c90 | 1601 | seq_puts(m, "unsupported on this chipset\n"); |
23b2f8bb JB |
1602 | return 0; |
1603 | } | |
1604 | ||
4fc688ce | 1605 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
23b2f8bb JB |
1606 | if (ret) |
1607 | return ret; | |
1608 | ||
267f0c90 | 1609 | seq_puts(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"); |
23b2f8bb | 1610 | |
c6a828d3 DV |
1611 | for (gpu_freq = dev_priv->rps.min_delay; |
1612 | gpu_freq <= dev_priv->rps.max_delay; | |
23b2f8bb | 1613 | gpu_freq++) { |
42c0526c BW |
1614 | ia_freq = gpu_freq; |
1615 | sandybridge_pcode_read(dev_priv, | |
1616 | GEN6_PCODE_READ_MIN_FREQ_TABLE, | |
1617 | &ia_freq); | |
3ebecd07 CW |
1618 | seq_printf(m, "%d\t\t%d\t\t\t\t%d\n", |
1619 | gpu_freq * GT_FREQUENCY_MULTIPLIER, | |
1620 | ((ia_freq >> 0) & 0xff) * 100, | |
1621 | ((ia_freq >> 8) & 0xff) * 100); | |
23b2f8bb JB |
1622 | } |
1623 | ||
4fc688ce | 1624 | mutex_unlock(&dev_priv->rps.hw_lock); |
23b2f8bb JB |
1625 | |
1626 | return 0; | |
1627 | } | |
1628 | ||
7648fa99 JB |
1629 | static int i915_gfxec(struct seq_file *m, void *unused) |
1630 | { | |
1631 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1632 | struct drm_device *dev = node->minor->dev; | |
1633 | drm_i915_private_t *dev_priv = dev->dev_private; | |
616fdb5a BW |
1634 | int ret; |
1635 | ||
1636 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1637 | if (ret) | |
1638 | return ret; | |
7648fa99 JB |
1639 | |
1640 | seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4)); | |
1641 | ||
616fdb5a BW |
1642 | mutex_unlock(&dev->struct_mutex); |
1643 | ||
7648fa99 JB |
1644 | return 0; |
1645 | } | |
1646 | ||
44834a67 CW |
1647 | static int i915_opregion(struct seq_file *m, void *unused) |
1648 | { | |
1649 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1650 | struct drm_device *dev = node->minor->dev; | |
1651 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1652 | struct intel_opregion *opregion = &dev_priv->opregion; | |
0d38f009 | 1653 | void *data = kmalloc(OPREGION_SIZE, GFP_KERNEL); |
44834a67 CW |
1654 | int ret; |
1655 | ||
0d38f009 DV |
1656 | if (data == NULL) |
1657 | return -ENOMEM; | |
1658 | ||
44834a67 CW |
1659 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1660 | if (ret) | |
0d38f009 | 1661 | goto out; |
44834a67 | 1662 | |
0d38f009 DV |
1663 | if (opregion->header) { |
1664 | memcpy_fromio(data, opregion->header, OPREGION_SIZE); | |
1665 | seq_write(m, data, OPREGION_SIZE); | |
1666 | } | |
44834a67 CW |
1667 | |
1668 | mutex_unlock(&dev->struct_mutex); | |
1669 | ||
0d38f009 DV |
1670 | out: |
1671 | kfree(data); | |
44834a67 CW |
1672 | return 0; |
1673 | } | |
1674 | ||
37811fcc CW |
1675 | static int i915_gem_framebuffer_info(struct seq_file *m, void *data) |
1676 | { | |
1677 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1678 | struct drm_device *dev = node->minor->dev; | |
1679 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1680 | struct intel_fbdev *ifbdev; | |
1681 | struct intel_framebuffer *fb; | |
1682 | int ret; | |
1683 | ||
1684 | ret = mutex_lock_interruptible(&dev->mode_config.mutex); | |
1685 | if (ret) | |
1686 | return ret; | |
1687 | ||
1688 | ifbdev = dev_priv->fbdev; | |
1689 | fb = to_intel_framebuffer(ifbdev->helper.fb); | |
1690 | ||
623f9783 | 1691 | seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj ", |
37811fcc CW |
1692 | fb->base.width, |
1693 | fb->base.height, | |
1694 | fb->base.depth, | |
623f9783 DV |
1695 | fb->base.bits_per_pixel, |
1696 | atomic_read(&fb->base.refcount.refcount)); | |
05394f39 | 1697 | describe_obj(m, fb->obj); |
267f0c90 | 1698 | seq_putc(m, '\n'); |
4b096ac1 | 1699 | mutex_unlock(&dev->mode_config.mutex); |
37811fcc | 1700 | |
4b096ac1 | 1701 | mutex_lock(&dev->mode_config.fb_lock); |
37811fcc CW |
1702 | list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) { |
1703 | if (&fb->base == ifbdev->helper.fb) | |
1704 | continue; | |
1705 | ||
623f9783 | 1706 | seq_printf(m, "user size: %d x %d, depth %d, %d bpp, refcount %d, obj ", |
37811fcc CW |
1707 | fb->base.width, |
1708 | fb->base.height, | |
1709 | fb->base.depth, | |
623f9783 DV |
1710 | fb->base.bits_per_pixel, |
1711 | atomic_read(&fb->base.refcount.refcount)); | |
05394f39 | 1712 | describe_obj(m, fb->obj); |
267f0c90 | 1713 | seq_putc(m, '\n'); |
37811fcc | 1714 | } |
4b096ac1 | 1715 | mutex_unlock(&dev->mode_config.fb_lock); |
37811fcc CW |
1716 | |
1717 | return 0; | |
1718 | } | |
1719 | ||
e76d3630 BW |
1720 | static int i915_context_status(struct seq_file *m, void *unused) |
1721 | { | |
1722 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1723 | struct drm_device *dev = node->minor->dev; | |
1724 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a168c293 BW |
1725 | struct intel_ring_buffer *ring; |
1726 | int ret, i; | |
e76d3630 BW |
1727 | |
1728 | ret = mutex_lock_interruptible(&dev->mode_config.mutex); | |
1729 | if (ret) | |
1730 | return ret; | |
1731 | ||
3e373948 | 1732 | if (dev_priv->ips.pwrctx) { |
267f0c90 | 1733 | seq_puts(m, "power context "); |
3e373948 | 1734 | describe_obj(m, dev_priv->ips.pwrctx); |
267f0c90 | 1735 | seq_putc(m, '\n'); |
dc501fbc | 1736 | } |
e76d3630 | 1737 | |
3e373948 | 1738 | if (dev_priv->ips.renderctx) { |
267f0c90 | 1739 | seq_puts(m, "render context "); |
3e373948 | 1740 | describe_obj(m, dev_priv->ips.renderctx); |
267f0c90 | 1741 | seq_putc(m, '\n'); |
dc501fbc | 1742 | } |
e76d3630 | 1743 | |
a168c293 BW |
1744 | for_each_ring(ring, dev_priv, i) { |
1745 | if (ring->default_context) { | |
1746 | seq_printf(m, "HW default context %s ring ", ring->name); | |
1747 | describe_obj(m, ring->default_context->obj); | |
267f0c90 | 1748 | seq_putc(m, '\n'); |
a168c293 BW |
1749 | } |
1750 | } | |
1751 | ||
e76d3630 BW |
1752 | mutex_unlock(&dev->mode_config.mutex); |
1753 | ||
1754 | return 0; | |
1755 | } | |
1756 | ||
6d794d42 BW |
1757 | static int i915_gen6_forcewake_count_info(struct seq_file *m, void *data) |
1758 | { | |
1759 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1760 | struct drm_device *dev = node->minor->dev; | |
1761 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9f1f46a4 | 1762 | unsigned forcewake_count; |
6d794d42 | 1763 | |
9f1f46a4 DV |
1764 | spin_lock_irq(&dev_priv->gt_lock); |
1765 | forcewake_count = dev_priv->forcewake_count; | |
1766 | spin_unlock_irq(&dev_priv->gt_lock); | |
6d794d42 | 1767 | |
9f1f46a4 | 1768 | seq_printf(m, "forcewake count = %u\n", forcewake_count); |
6d794d42 BW |
1769 | |
1770 | return 0; | |
1771 | } | |
1772 | ||
ea16a3cd DV |
1773 | static const char *swizzle_string(unsigned swizzle) |
1774 | { | |
aee56cff | 1775 | switch (swizzle) { |
ea16a3cd DV |
1776 | case I915_BIT_6_SWIZZLE_NONE: |
1777 | return "none"; | |
1778 | case I915_BIT_6_SWIZZLE_9: | |
1779 | return "bit9"; | |
1780 | case I915_BIT_6_SWIZZLE_9_10: | |
1781 | return "bit9/bit10"; | |
1782 | case I915_BIT_6_SWIZZLE_9_11: | |
1783 | return "bit9/bit11"; | |
1784 | case I915_BIT_6_SWIZZLE_9_10_11: | |
1785 | return "bit9/bit10/bit11"; | |
1786 | case I915_BIT_6_SWIZZLE_9_17: | |
1787 | return "bit9/bit17"; | |
1788 | case I915_BIT_6_SWIZZLE_9_10_17: | |
1789 | return "bit9/bit10/bit17"; | |
1790 | case I915_BIT_6_SWIZZLE_UNKNOWN: | |
8a168ca7 | 1791 | return "unknown"; |
ea16a3cd DV |
1792 | } |
1793 | ||
1794 | return "bug"; | |
1795 | } | |
1796 | ||
1797 | static int i915_swizzle_info(struct seq_file *m, void *data) | |
1798 | { | |
1799 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1800 | struct drm_device *dev = node->minor->dev; | |
1801 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22bcfc6a DV |
1802 | int ret; |
1803 | ||
1804 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1805 | if (ret) | |
1806 | return ret; | |
ea16a3cd | 1807 | |
ea16a3cd DV |
1808 | seq_printf(m, "bit6 swizzle for X-tiling = %s\n", |
1809 | swizzle_string(dev_priv->mm.bit_6_swizzle_x)); | |
1810 | seq_printf(m, "bit6 swizzle for Y-tiling = %s\n", | |
1811 | swizzle_string(dev_priv->mm.bit_6_swizzle_y)); | |
1812 | ||
1813 | if (IS_GEN3(dev) || IS_GEN4(dev)) { | |
1814 | seq_printf(m, "DDC = 0x%08x\n", | |
1815 | I915_READ(DCC)); | |
1816 | seq_printf(m, "C0DRB3 = 0x%04x\n", | |
1817 | I915_READ16(C0DRB3)); | |
1818 | seq_printf(m, "C1DRB3 = 0x%04x\n", | |
1819 | I915_READ16(C1DRB3)); | |
3fa7d235 DV |
1820 | } else if (IS_GEN6(dev) || IS_GEN7(dev)) { |
1821 | seq_printf(m, "MAD_DIMM_C0 = 0x%08x\n", | |
1822 | I915_READ(MAD_DIMM_C0)); | |
1823 | seq_printf(m, "MAD_DIMM_C1 = 0x%08x\n", | |
1824 | I915_READ(MAD_DIMM_C1)); | |
1825 | seq_printf(m, "MAD_DIMM_C2 = 0x%08x\n", | |
1826 | I915_READ(MAD_DIMM_C2)); | |
1827 | seq_printf(m, "TILECTL = 0x%08x\n", | |
1828 | I915_READ(TILECTL)); | |
1829 | seq_printf(m, "ARB_MODE = 0x%08x\n", | |
1830 | I915_READ(ARB_MODE)); | |
1831 | seq_printf(m, "DISP_ARB_CTL = 0x%08x\n", | |
1832 | I915_READ(DISP_ARB_CTL)); | |
ea16a3cd DV |
1833 | } |
1834 | mutex_unlock(&dev->struct_mutex); | |
1835 | ||
1836 | return 0; | |
1837 | } | |
1838 | ||
3cf17fc5 DV |
1839 | static int i915_ppgtt_info(struct seq_file *m, void *data) |
1840 | { | |
1841 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1842 | struct drm_device *dev = node->minor->dev; | |
1843 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1844 | struct intel_ring_buffer *ring; | |
1845 | int i, ret; | |
1846 | ||
1847 | ||
1848 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1849 | if (ret) | |
1850 | return ret; | |
1851 | if (INTEL_INFO(dev)->gen == 6) | |
1852 | seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(GFX_MODE)); | |
1853 | ||
a2c7f6fd | 1854 | for_each_ring(ring, dev_priv, i) { |
3cf17fc5 DV |
1855 | seq_printf(m, "%s\n", ring->name); |
1856 | if (INTEL_INFO(dev)->gen == 7) | |
1857 | seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(RING_MODE_GEN7(ring))); | |
1858 | seq_printf(m, "PP_DIR_BASE: 0x%08x\n", I915_READ(RING_PP_DIR_BASE(ring))); | |
1859 | seq_printf(m, "PP_DIR_BASE_READ: 0x%08x\n", I915_READ(RING_PP_DIR_BASE_READ(ring))); | |
1860 | seq_printf(m, "PP_DIR_DCLV: 0x%08x\n", I915_READ(RING_PP_DIR_DCLV(ring))); | |
1861 | } | |
1862 | if (dev_priv->mm.aliasing_ppgtt) { | |
1863 | struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt; | |
1864 | ||
267f0c90 | 1865 | seq_puts(m, "aliasing PPGTT:\n"); |
3cf17fc5 DV |
1866 | seq_printf(m, "pd gtt offset: 0x%08x\n", ppgtt->pd_offset); |
1867 | } | |
1868 | seq_printf(m, "ECOCHK: 0x%08x\n", I915_READ(GAM_ECOCHK)); | |
1869 | mutex_unlock(&dev->struct_mutex); | |
1870 | ||
1871 | return 0; | |
1872 | } | |
1873 | ||
57f350b6 JB |
1874 | static int i915_dpio_info(struct seq_file *m, void *data) |
1875 | { | |
1876 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1877 | struct drm_device *dev = node->minor->dev; | |
1878 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1879 | int ret; | |
1880 | ||
1881 | ||
1882 | if (!IS_VALLEYVIEW(dev)) { | |
267f0c90 | 1883 | seq_puts(m, "unsupported\n"); |
57f350b6 JB |
1884 | return 0; |
1885 | } | |
1886 | ||
09153000 | 1887 | ret = mutex_lock_interruptible(&dev_priv->dpio_lock); |
57f350b6 JB |
1888 | if (ret) |
1889 | return ret; | |
1890 | ||
1891 | seq_printf(m, "DPIO_CTL: 0x%08x\n", I915_READ(DPIO_CTL)); | |
1892 | ||
1893 | seq_printf(m, "DPIO_DIV_A: 0x%08x\n", | |
ae99258f | 1894 | vlv_dpio_read(dev_priv, _DPIO_DIV_A)); |
57f350b6 | 1895 | seq_printf(m, "DPIO_DIV_B: 0x%08x\n", |
ae99258f | 1896 | vlv_dpio_read(dev_priv, _DPIO_DIV_B)); |
57f350b6 JB |
1897 | |
1898 | seq_printf(m, "DPIO_REFSFR_A: 0x%08x\n", | |
ae99258f | 1899 | vlv_dpio_read(dev_priv, _DPIO_REFSFR_A)); |
57f350b6 | 1900 | seq_printf(m, "DPIO_REFSFR_B: 0x%08x\n", |
ae99258f | 1901 | vlv_dpio_read(dev_priv, _DPIO_REFSFR_B)); |
57f350b6 JB |
1902 | |
1903 | seq_printf(m, "DPIO_CORE_CLK_A: 0x%08x\n", | |
ae99258f | 1904 | vlv_dpio_read(dev_priv, _DPIO_CORE_CLK_A)); |
57f350b6 | 1905 | seq_printf(m, "DPIO_CORE_CLK_B: 0x%08x\n", |
ae99258f | 1906 | vlv_dpio_read(dev_priv, _DPIO_CORE_CLK_B)); |
57f350b6 | 1907 | |
4abb2c39 VS |
1908 | seq_printf(m, "DPIO_LPF_COEFF_A: 0x%08x\n", |
1909 | vlv_dpio_read(dev_priv, _DPIO_LPF_COEFF_A)); | |
1910 | seq_printf(m, "DPIO_LPF_COEFF_B: 0x%08x\n", | |
1911 | vlv_dpio_read(dev_priv, _DPIO_LPF_COEFF_B)); | |
57f350b6 JB |
1912 | |
1913 | seq_printf(m, "DPIO_FASTCLK_DISABLE: 0x%08x\n", | |
ae99258f | 1914 | vlv_dpio_read(dev_priv, DPIO_FASTCLK_DISABLE)); |
57f350b6 | 1915 | |
09153000 | 1916 | mutex_unlock(&dev_priv->dpio_lock); |
57f350b6 JB |
1917 | |
1918 | return 0; | |
1919 | } | |
1920 | ||
647416f9 KC |
1921 | static int |
1922 | i915_wedged_get(void *data, u64 *val) | |
f3cd474b | 1923 | { |
647416f9 | 1924 | struct drm_device *dev = data; |
f3cd474b | 1925 | drm_i915_private_t *dev_priv = dev->dev_private; |
f3cd474b | 1926 | |
647416f9 | 1927 | *val = atomic_read(&dev_priv->gpu_error.reset_counter); |
f3cd474b | 1928 | |
647416f9 | 1929 | return 0; |
f3cd474b CW |
1930 | } |
1931 | ||
647416f9 KC |
1932 | static int |
1933 | i915_wedged_set(void *data, u64 val) | |
f3cd474b | 1934 | { |
647416f9 | 1935 | struct drm_device *dev = data; |
f3cd474b | 1936 | |
647416f9 | 1937 | DRM_INFO("Manually setting wedged to %llu\n", val); |
527f9e90 | 1938 | i915_handle_error(dev, val); |
f3cd474b | 1939 | |
647416f9 | 1940 | return 0; |
f3cd474b CW |
1941 | } |
1942 | ||
647416f9 KC |
1943 | DEFINE_SIMPLE_ATTRIBUTE(i915_wedged_fops, |
1944 | i915_wedged_get, i915_wedged_set, | |
3a3b4f98 | 1945 | "%llu\n"); |
f3cd474b | 1946 | |
647416f9 KC |
1947 | static int |
1948 | i915_ring_stop_get(void *data, u64 *val) | |
e5eb3d63 | 1949 | { |
647416f9 | 1950 | struct drm_device *dev = data; |
e5eb3d63 | 1951 | drm_i915_private_t *dev_priv = dev->dev_private; |
e5eb3d63 | 1952 | |
647416f9 | 1953 | *val = dev_priv->gpu_error.stop_rings; |
e5eb3d63 | 1954 | |
647416f9 | 1955 | return 0; |
e5eb3d63 DV |
1956 | } |
1957 | ||
647416f9 KC |
1958 | static int |
1959 | i915_ring_stop_set(void *data, u64 val) | |
e5eb3d63 | 1960 | { |
647416f9 | 1961 | struct drm_device *dev = data; |
e5eb3d63 | 1962 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 1963 | int ret; |
e5eb3d63 | 1964 | |
647416f9 | 1965 | DRM_DEBUG_DRIVER("Stopping rings 0x%08llx\n", val); |
e5eb3d63 | 1966 | |
22bcfc6a DV |
1967 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1968 | if (ret) | |
1969 | return ret; | |
1970 | ||
99584db3 | 1971 | dev_priv->gpu_error.stop_rings = val; |
e5eb3d63 DV |
1972 | mutex_unlock(&dev->struct_mutex); |
1973 | ||
647416f9 | 1974 | return 0; |
e5eb3d63 DV |
1975 | } |
1976 | ||
647416f9 KC |
1977 | DEFINE_SIMPLE_ATTRIBUTE(i915_ring_stop_fops, |
1978 | i915_ring_stop_get, i915_ring_stop_set, | |
1979 | "0x%08llx\n"); | |
d5442303 | 1980 | |
dd624afd CW |
1981 | #define DROP_UNBOUND 0x1 |
1982 | #define DROP_BOUND 0x2 | |
1983 | #define DROP_RETIRE 0x4 | |
1984 | #define DROP_ACTIVE 0x8 | |
1985 | #define DROP_ALL (DROP_UNBOUND | \ | |
1986 | DROP_BOUND | \ | |
1987 | DROP_RETIRE | \ | |
1988 | DROP_ACTIVE) | |
647416f9 KC |
1989 | static int |
1990 | i915_drop_caches_get(void *data, u64 *val) | |
dd624afd | 1991 | { |
647416f9 | 1992 | *val = DROP_ALL; |
dd624afd | 1993 | |
647416f9 | 1994 | return 0; |
dd624afd CW |
1995 | } |
1996 | ||
647416f9 KC |
1997 | static int |
1998 | i915_drop_caches_set(void *data, u64 val) | |
dd624afd | 1999 | { |
647416f9 | 2000 | struct drm_device *dev = data; |
dd624afd CW |
2001 | struct drm_i915_private *dev_priv = dev->dev_private; |
2002 | struct drm_i915_gem_object *obj, *next; | |
647416f9 | 2003 | int ret; |
dd624afd | 2004 | |
647416f9 | 2005 | DRM_DEBUG_DRIVER("Dropping caches: 0x%08llx\n", val); |
dd624afd CW |
2006 | |
2007 | /* No need to check and wait for gpu resets, only libdrm auto-restarts | |
2008 | * on ioctls on -EAGAIN. */ | |
2009 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
2010 | if (ret) | |
2011 | return ret; | |
2012 | ||
2013 | if (val & DROP_ACTIVE) { | |
2014 | ret = i915_gpu_idle(dev); | |
2015 | if (ret) | |
2016 | goto unlock; | |
2017 | } | |
2018 | ||
2019 | if (val & (DROP_RETIRE | DROP_ACTIVE)) | |
2020 | i915_gem_retire_requests(dev); | |
2021 | ||
2022 | if (val & DROP_BOUND) { | |
2023 | list_for_each_entry_safe(obj, next, &dev_priv->mm.inactive_list, mm_list) | |
2024 | if (obj->pin_count == 0) { | |
2025 | ret = i915_gem_object_unbind(obj); | |
2026 | if (ret) | |
2027 | goto unlock; | |
2028 | } | |
2029 | } | |
2030 | ||
2031 | if (val & DROP_UNBOUND) { | |
35c20a60 BW |
2032 | list_for_each_entry_safe(obj, next, &dev_priv->mm.unbound_list, |
2033 | global_list) | |
dd624afd CW |
2034 | if (obj->pages_pin_count == 0) { |
2035 | ret = i915_gem_object_put_pages(obj); | |
2036 | if (ret) | |
2037 | goto unlock; | |
2038 | } | |
2039 | } | |
2040 | ||
2041 | unlock: | |
2042 | mutex_unlock(&dev->struct_mutex); | |
2043 | ||
647416f9 | 2044 | return ret; |
dd624afd CW |
2045 | } |
2046 | ||
647416f9 KC |
2047 | DEFINE_SIMPLE_ATTRIBUTE(i915_drop_caches_fops, |
2048 | i915_drop_caches_get, i915_drop_caches_set, | |
2049 | "0x%08llx\n"); | |
dd624afd | 2050 | |
647416f9 KC |
2051 | static int |
2052 | i915_max_freq_get(void *data, u64 *val) | |
358733e9 | 2053 | { |
647416f9 | 2054 | struct drm_device *dev = data; |
358733e9 | 2055 | drm_i915_private_t *dev_priv = dev->dev_private; |
647416f9 | 2056 | int ret; |
004777cb DV |
2057 | |
2058 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) | |
2059 | return -ENODEV; | |
2060 | ||
4fc688ce | 2061 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
2062 | if (ret) |
2063 | return ret; | |
358733e9 | 2064 | |
0a073b84 JB |
2065 | if (IS_VALLEYVIEW(dev)) |
2066 | *val = vlv_gpu_freq(dev_priv->mem_freq, | |
2067 | dev_priv->rps.max_delay); | |
2068 | else | |
2069 | *val = dev_priv->rps.max_delay * GT_FREQUENCY_MULTIPLIER; | |
4fc688ce | 2070 | mutex_unlock(&dev_priv->rps.hw_lock); |
358733e9 | 2071 | |
647416f9 | 2072 | return 0; |
358733e9 JB |
2073 | } |
2074 | ||
647416f9 KC |
2075 | static int |
2076 | i915_max_freq_set(void *data, u64 val) | |
358733e9 | 2077 | { |
647416f9 | 2078 | struct drm_device *dev = data; |
358733e9 | 2079 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 2080 | int ret; |
004777cb DV |
2081 | |
2082 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) | |
2083 | return -ENODEV; | |
358733e9 | 2084 | |
647416f9 | 2085 | DRM_DEBUG_DRIVER("Manually setting max freq to %llu\n", val); |
358733e9 | 2086 | |
4fc688ce | 2087 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
2088 | if (ret) |
2089 | return ret; | |
2090 | ||
358733e9 JB |
2091 | /* |
2092 | * Turbo will still be enabled, but won't go above the set value. | |
2093 | */ | |
0a073b84 JB |
2094 | if (IS_VALLEYVIEW(dev)) { |
2095 | val = vlv_freq_opcode(dev_priv->mem_freq, val); | |
2096 | dev_priv->rps.max_delay = val; | |
2097 | gen6_set_rps(dev, val); | |
2098 | } else { | |
2099 | do_div(val, GT_FREQUENCY_MULTIPLIER); | |
2100 | dev_priv->rps.max_delay = val; | |
2101 | gen6_set_rps(dev, val); | |
2102 | } | |
2103 | ||
4fc688ce | 2104 | mutex_unlock(&dev_priv->rps.hw_lock); |
358733e9 | 2105 | |
647416f9 | 2106 | return 0; |
358733e9 JB |
2107 | } |
2108 | ||
647416f9 KC |
2109 | DEFINE_SIMPLE_ATTRIBUTE(i915_max_freq_fops, |
2110 | i915_max_freq_get, i915_max_freq_set, | |
3a3b4f98 | 2111 | "%llu\n"); |
358733e9 | 2112 | |
647416f9 KC |
2113 | static int |
2114 | i915_min_freq_get(void *data, u64 *val) | |
1523c310 | 2115 | { |
647416f9 | 2116 | struct drm_device *dev = data; |
1523c310 | 2117 | drm_i915_private_t *dev_priv = dev->dev_private; |
647416f9 | 2118 | int ret; |
004777cb DV |
2119 | |
2120 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) | |
2121 | return -ENODEV; | |
2122 | ||
4fc688ce | 2123 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
2124 | if (ret) |
2125 | return ret; | |
1523c310 | 2126 | |
0a073b84 JB |
2127 | if (IS_VALLEYVIEW(dev)) |
2128 | *val = vlv_gpu_freq(dev_priv->mem_freq, | |
2129 | dev_priv->rps.min_delay); | |
2130 | else | |
2131 | *val = dev_priv->rps.min_delay * GT_FREQUENCY_MULTIPLIER; | |
4fc688ce | 2132 | mutex_unlock(&dev_priv->rps.hw_lock); |
1523c310 | 2133 | |
647416f9 | 2134 | return 0; |
1523c310 JB |
2135 | } |
2136 | ||
647416f9 KC |
2137 | static int |
2138 | i915_min_freq_set(void *data, u64 val) | |
1523c310 | 2139 | { |
647416f9 | 2140 | struct drm_device *dev = data; |
1523c310 | 2141 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 2142 | int ret; |
004777cb DV |
2143 | |
2144 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) | |
2145 | return -ENODEV; | |
1523c310 | 2146 | |
647416f9 | 2147 | DRM_DEBUG_DRIVER("Manually setting min freq to %llu\n", val); |
1523c310 | 2148 | |
4fc688ce | 2149 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
2150 | if (ret) |
2151 | return ret; | |
2152 | ||
1523c310 JB |
2153 | /* |
2154 | * Turbo will still be enabled, but won't go below the set value. | |
2155 | */ | |
0a073b84 JB |
2156 | if (IS_VALLEYVIEW(dev)) { |
2157 | val = vlv_freq_opcode(dev_priv->mem_freq, val); | |
2158 | dev_priv->rps.min_delay = val; | |
2159 | valleyview_set_rps(dev, val); | |
2160 | } else { | |
2161 | do_div(val, GT_FREQUENCY_MULTIPLIER); | |
2162 | dev_priv->rps.min_delay = val; | |
2163 | gen6_set_rps(dev, val); | |
2164 | } | |
4fc688ce | 2165 | mutex_unlock(&dev_priv->rps.hw_lock); |
1523c310 | 2166 | |
647416f9 | 2167 | return 0; |
1523c310 JB |
2168 | } |
2169 | ||
647416f9 KC |
2170 | DEFINE_SIMPLE_ATTRIBUTE(i915_min_freq_fops, |
2171 | i915_min_freq_get, i915_min_freq_set, | |
3a3b4f98 | 2172 | "%llu\n"); |
1523c310 | 2173 | |
647416f9 KC |
2174 | static int |
2175 | i915_cache_sharing_get(void *data, u64 *val) | |
07b7ddd9 | 2176 | { |
647416f9 | 2177 | struct drm_device *dev = data; |
07b7ddd9 | 2178 | drm_i915_private_t *dev_priv = dev->dev_private; |
07b7ddd9 | 2179 | u32 snpcr; |
647416f9 | 2180 | int ret; |
07b7ddd9 | 2181 | |
004777cb DV |
2182 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) |
2183 | return -ENODEV; | |
2184 | ||
22bcfc6a DV |
2185 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
2186 | if (ret) | |
2187 | return ret; | |
2188 | ||
07b7ddd9 JB |
2189 | snpcr = I915_READ(GEN6_MBCUNIT_SNPCR); |
2190 | mutex_unlock(&dev_priv->dev->struct_mutex); | |
2191 | ||
647416f9 | 2192 | *val = (snpcr & GEN6_MBC_SNPCR_MASK) >> GEN6_MBC_SNPCR_SHIFT; |
07b7ddd9 | 2193 | |
647416f9 | 2194 | return 0; |
07b7ddd9 JB |
2195 | } |
2196 | ||
647416f9 KC |
2197 | static int |
2198 | i915_cache_sharing_set(void *data, u64 val) | |
07b7ddd9 | 2199 | { |
647416f9 | 2200 | struct drm_device *dev = data; |
07b7ddd9 | 2201 | struct drm_i915_private *dev_priv = dev->dev_private; |
07b7ddd9 | 2202 | u32 snpcr; |
07b7ddd9 | 2203 | |
004777cb DV |
2204 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) |
2205 | return -ENODEV; | |
2206 | ||
647416f9 | 2207 | if (val > 3) |
07b7ddd9 JB |
2208 | return -EINVAL; |
2209 | ||
647416f9 | 2210 | DRM_DEBUG_DRIVER("Manually setting uncore sharing to %llu\n", val); |
07b7ddd9 JB |
2211 | |
2212 | /* Update the cache sharing policy here as well */ | |
2213 | snpcr = I915_READ(GEN6_MBCUNIT_SNPCR); | |
2214 | snpcr &= ~GEN6_MBC_SNPCR_MASK; | |
2215 | snpcr |= (val << GEN6_MBC_SNPCR_SHIFT); | |
2216 | I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr); | |
2217 | ||
647416f9 | 2218 | return 0; |
07b7ddd9 JB |
2219 | } |
2220 | ||
647416f9 KC |
2221 | DEFINE_SIMPLE_ATTRIBUTE(i915_cache_sharing_fops, |
2222 | i915_cache_sharing_get, i915_cache_sharing_set, | |
2223 | "%llu\n"); | |
07b7ddd9 | 2224 | |
f3cd474b CW |
2225 | /* As the drm_debugfs_init() routines are called before dev->dev_private is |
2226 | * allocated we need to hook into the minor for release. */ | |
2227 | static int | |
2228 | drm_add_fake_info_node(struct drm_minor *minor, | |
2229 | struct dentry *ent, | |
2230 | const void *key) | |
2231 | { | |
2232 | struct drm_info_node *node; | |
2233 | ||
2234 | node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL); | |
2235 | if (node == NULL) { | |
2236 | debugfs_remove(ent); | |
2237 | return -ENOMEM; | |
2238 | } | |
2239 | ||
2240 | node->minor = minor; | |
2241 | node->dent = ent; | |
2242 | node->info_ent = (void *) key; | |
b3e067c0 MS |
2243 | |
2244 | mutex_lock(&minor->debugfs_lock); | |
2245 | list_add(&node->list, &minor->debugfs_list); | |
2246 | mutex_unlock(&minor->debugfs_lock); | |
f3cd474b CW |
2247 | |
2248 | return 0; | |
2249 | } | |
2250 | ||
6d794d42 BW |
2251 | static int i915_forcewake_open(struct inode *inode, struct file *file) |
2252 | { | |
2253 | struct drm_device *dev = inode->i_private; | |
2254 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6d794d42 | 2255 | |
075edca4 | 2256 | if (INTEL_INFO(dev)->gen < 6) |
6d794d42 BW |
2257 | return 0; |
2258 | ||
6d794d42 | 2259 | gen6_gt_force_wake_get(dev_priv); |
6d794d42 BW |
2260 | |
2261 | return 0; | |
2262 | } | |
2263 | ||
c43b5634 | 2264 | static int i915_forcewake_release(struct inode *inode, struct file *file) |
6d794d42 BW |
2265 | { |
2266 | struct drm_device *dev = inode->i_private; | |
2267 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2268 | ||
075edca4 | 2269 | if (INTEL_INFO(dev)->gen < 6) |
6d794d42 BW |
2270 | return 0; |
2271 | ||
6d794d42 | 2272 | gen6_gt_force_wake_put(dev_priv); |
6d794d42 BW |
2273 | |
2274 | return 0; | |
2275 | } | |
2276 | ||
2277 | static const struct file_operations i915_forcewake_fops = { | |
2278 | .owner = THIS_MODULE, | |
2279 | .open = i915_forcewake_open, | |
2280 | .release = i915_forcewake_release, | |
2281 | }; | |
2282 | ||
2283 | static int i915_forcewake_create(struct dentry *root, struct drm_minor *minor) | |
2284 | { | |
2285 | struct drm_device *dev = minor->dev; | |
2286 | struct dentry *ent; | |
2287 | ||
2288 | ent = debugfs_create_file("i915_forcewake_user", | |
8eb57294 | 2289 | S_IRUSR, |
6d794d42 BW |
2290 | root, dev, |
2291 | &i915_forcewake_fops); | |
2292 | if (IS_ERR(ent)) | |
2293 | return PTR_ERR(ent); | |
2294 | ||
8eb57294 | 2295 | return drm_add_fake_info_node(minor, ent, &i915_forcewake_fops); |
6d794d42 BW |
2296 | } |
2297 | ||
6a9c308d DV |
2298 | static int i915_debugfs_create(struct dentry *root, |
2299 | struct drm_minor *minor, | |
2300 | const char *name, | |
2301 | const struct file_operations *fops) | |
07b7ddd9 JB |
2302 | { |
2303 | struct drm_device *dev = minor->dev; | |
2304 | struct dentry *ent; | |
2305 | ||
6a9c308d | 2306 | ent = debugfs_create_file(name, |
07b7ddd9 JB |
2307 | S_IRUGO | S_IWUSR, |
2308 | root, dev, | |
6a9c308d | 2309 | fops); |
07b7ddd9 JB |
2310 | if (IS_ERR(ent)) |
2311 | return PTR_ERR(ent); | |
2312 | ||
6a9c308d | 2313 | return drm_add_fake_info_node(minor, ent, fops); |
07b7ddd9 JB |
2314 | } |
2315 | ||
27c202ad | 2316 | static struct drm_info_list i915_debugfs_list[] = { |
311bd68e | 2317 | {"i915_capabilities", i915_capabilities, 0}, |
73aa808f | 2318 | {"i915_gem_objects", i915_gem_object_info, 0}, |
08c18323 | 2319 | {"i915_gem_gtt", i915_gem_gtt_info, 0}, |
1b50247a | 2320 | {"i915_gem_pinned", i915_gem_gtt_info, 0, (void *) PINNED_LIST}, |
433e12f7 | 2321 | {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST}, |
433e12f7 | 2322 | {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST}, |
4e5359cd | 2323 | {"i915_gem_pageflip", i915_gem_pageflip_info, 0}, |
2017263e BG |
2324 | {"i915_gem_request", i915_gem_request_info, 0}, |
2325 | {"i915_gem_seqno", i915_gem_seqno_info, 0}, | |
a6172a80 | 2326 | {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0}, |
2017263e | 2327 | {"i915_gem_interrupt", i915_interrupt_info, 0}, |
1ec14ad3 CW |
2328 | {"i915_gem_hws", i915_hws_info, 0, (void *)RCS}, |
2329 | {"i915_gem_hws_blt", i915_hws_info, 0, (void *)BCS}, | |
2330 | {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)VCS}, | |
9010ebfd | 2331 | {"i915_gem_hws_vebox", i915_hws_info, 0, (void *)VECS}, |
f97108d1 JB |
2332 | {"i915_rstdby_delays", i915_rstdby_delays, 0}, |
2333 | {"i915_cur_delayinfo", i915_cur_delayinfo, 0}, | |
2334 | {"i915_delayfreq_table", i915_delayfreq_table, 0}, | |
2335 | {"i915_inttoext_table", i915_inttoext_table, 0}, | |
2336 | {"i915_drpc_info", i915_drpc_info, 0}, | |
7648fa99 | 2337 | {"i915_emon_status", i915_emon_status, 0}, |
23b2f8bb | 2338 | {"i915_ring_freq_table", i915_ring_freq_table, 0}, |
7648fa99 | 2339 | {"i915_gfxec", i915_gfxec, 0}, |
b5e50c3f | 2340 | {"i915_fbc_status", i915_fbc_status, 0}, |
92d44621 | 2341 | {"i915_ips_status", i915_ips_status, 0}, |
4a9bef37 | 2342 | {"i915_sr_status", i915_sr_status, 0}, |
44834a67 | 2343 | {"i915_opregion", i915_opregion, 0}, |
37811fcc | 2344 | {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0}, |
e76d3630 | 2345 | {"i915_context_status", i915_context_status, 0}, |
6d794d42 | 2346 | {"i915_gen6_forcewake_count", i915_gen6_forcewake_count_info, 0}, |
ea16a3cd | 2347 | {"i915_swizzle_info", i915_swizzle_info, 0}, |
3cf17fc5 | 2348 | {"i915_ppgtt_info", i915_ppgtt_info, 0}, |
57f350b6 | 2349 | {"i915_dpio", i915_dpio_info, 0}, |
2017263e | 2350 | }; |
27c202ad | 2351 | #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list) |
2017263e | 2352 | |
27c202ad | 2353 | int i915_debugfs_init(struct drm_minor *minor) |
2017263e | 2354 | { |
f3cd474b CW |
2355 | int ret; |
2356 | ||
6a9c308d DV |
2357 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2358 | "i915_wedged", | |
2359 | &i915_wedged_fops); | |
f3cd474b CW |
2360 | if (ret) |
2361 | return ret; | |
2362 | ||
6d794d42 | 2363 | ret = i915_forcewake_create(minor->debugfs_root, minor); |
358733e9 JB |
2364 | if (ret) |
2365 | return ret; | |
6a9c308d DV |
2366 | |
2367 | ret = i915_debugfs_create(minor->debugfs_root, minor, | |
2368 | "i915_max_freq", | |
2369 | &i915_max_freq_fops); | |
07b7ddd9 JB |
2370 | if (ret) |
2371 | return ret; | |
6a9c308d | 2372 | |
1523c310 JB |
2373 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2374 | "i915_min_freq", | |
2375 | &i915_min_freq_fops); | |
2376 | if (ret) | |
2377 | return ret; | |
2378 | ||
6a9c308d DV |
2379 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2380 | "i915_cache_sharing", | |
2381 | &i915_cache_sharing_fops); | |
6d794d42 BW |
2382 | if (ret) |
2383 | return ret; | |
004777cb | 2384 | |
e5eb3d63 DV |
2385 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2386 | "i915_ring_stop", | |
2387 | &i915_ring_stop_fops); | |
2388 | if (ret) | |
2389 | return ret; | |
6d794d42 | 2390 | |
dd624afd CW |
2391 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2392 | "i915_gem_drop_caches", | |
2393 | &i915_drop_caches_fops); | |
2394 | if (ret) | |
2395 | return ret; | |
2396 | ||
d5442303 DV |
2397 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2398 | "i915_error_state", | |
2399 | &i915_error_state_fops); | |
2400 | if (ret) | |
2401 | return ret; | |
2402 | ||
40633219 MK |
2403 | ret = i915_debugfs_create(minor->debugfs_root, minor, |
2404 | "i915_next_seqno", | |
2405 | &i915_next_seqno_fops); | |
2406 | if (ret) | |
2407 | return ret; | |
2408 | ||
27c202ad BG |
2409 | return drm_debugfs_create_files(i915_debugfs_list, |
2410 | I915_DEBUGFS_ENTRIES, | |
2017263e BG |
2411 | minor->debugfs_root, minor); |
2412 | } | |
2413 | ||
27c202ad | 2414 | void i915_debugfs_cleanup(struct drm_minor *minor) |
2017263e | 2415 | { |
27c202ad BG |
2416 | drm_debugfs_remove_files(i915_debugfs_list, |
2417 | I915_DEBUGFS_ENTRIES, minor); | |
6d794d42 BW |
2418 | drm_debugfs_remove_files((struct drm_info_list *) &i915_forcewake_fops, |
2419 | 1, minor); | |
33db679b KH |
2420 | drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops, |
2421 | 1, minor); | |
358733e9 JB |
2422 | drm_debugfs_remove_files((struct drm_info_list *) &i915_max_freq_fops, |
2423 | 1, minor); | |
1523c310 JB |
2424 | drm_debugfs_remove_files((struct drm_info_list *) &i915_min_freq_fops, |
2425 | 1, minor); | |
07b7ddd9 JB |
2426 | drm_debugfs_remove_files((struct drm_info_list *) &i915_cache_sharing_fops, |
2427 | 1, minor); | |
dd624afd CW |
2428 | drm_debugfs_remove_files((struct drm_info_list *) &i915_drop_caches_fops, |
2429 | 1, minor); | |
e5eb3d63 DV |
2430 | drm_debugfs_remove_files((struct drm_info_list *) &i915_ring_stop_fops, |
2431 | 1, minor); | |
6bd459df DV |
2432 | drm_debugfs_remove_files((struct drm_info_list *) &i915_error_state_fops, |
2433 | 1, minor); | |
40633219 MK |
2434 | drm_debugfs_remove_files((struct drm_info_list *) &i915_next_seqno_fops, |
2435 | 1, minor); | |
2017263e BG |
2436 | } |
2437 | ||
2438 | #endif /* CONFIG_DEBUG_FS */ |