Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
760285e7 DH |
31 | #include <drm/drmP.h> |
32 | #include <drm/i915_drm.h> | |
1da177e4 | 33 | #include "i915_drv.h" |
990bbdad | 34 | #include "i915_trace.h" |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
760285e7 | 39 | #include <drm/drm_crtc_helper.h> |
79e53945 | 40 | |
a35d9d3c | 41 | static int i915_modeset __read_mostly = -1; |
79e53945 | 42 | module_param_named(modeset, i915_modeset, int, 0400); |
6e96e775 BW |
43 | MODULE_PARM_DESC(modeset, |
44 | "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, " | |
45 | "1=on, -1=force vga console preference [default])"); | |
79e53945 | 46 | |
a35d9d3c | 47 | unsigned int i915_fbpercrtc __always_unused = 0; |
79e53945 | 48 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); |
1da177e4 | 49 | |
a726915c | 50 | int i915_panel_ignore_lid __read_mostly = 1; |
fca87409 | 51 | module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600); |
6e96e775 | 52 | MODULE_PARM_DESC(panel_ignore_lid, |
a726915c DV |
53 | "Override lid status (0=autodetect, 1=autodetect disabled [default], " |
54 | "-1=force lid closed, -2=force lid open)"); | |
fca87409 | 55 | |
a35d9d3c | 56 | unsigned int i915_powersave __read_mostly = 1; |
0aa99277 | 57 | module_param_named(powersave, i915_powersave, int, 0600); |
6e96e775 BW |
58 | MODULE_PARM_DESC(powersave, |
59 | "Enable powersavings, fbc, downclocking, etc. (default: true)"); | |
652c393a | 60 | |
f45b5557 | 61 | int i915_semaphores __read_mostly = -1; |
a1656b90 | 62 | module_param_named(semaphores, i915_semaphores, int, 0600); |
6e96e775 | 63 | MODULE_PARM_DESC(semaphores, |
f45b5557 | 64 | "Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))"); |
a1656b90 | 65 | |
c0f372b3 | 66 | int i915_enable_rc6 __read_mostly = -1; |
f57f9c16 | 67 | module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400); |
6e96e775 | 68 | MODULE_PARM_DESC(i915_enable_rc6, |
83b7f9ac ED |
69 | "Enable power-saving render C-state 6. " |
70 | "Different stages can be selected via bitmask values " | |
71 | "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). " | |
72 | "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. " | |
73 | "default: -1 (use per-chip default)"); | |
ac668088 | 74 | |
4415e63b | 75 | int i915_enable_fbc __read_mostly = -1; |
c1a9f047 | 76 | module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600); |
6e96e775 BW |
77 | MODULE_PARM_DESC(i915_enable_fbc, |
78 | "Enable frame buffer compression for power savings " | |
cd0de039 | 79 | "(default: -1 (use per-chip default))"); |
c1a9f047 | 80 | |
a35d9d3c | 81 | unsigned int i915_lvds_downclock __read_mostly = 0; |
33814341 | 82 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); |
6e96e775 BW |
83 | MODULE_PARM_DESC(lvds_downclock, |
84 | "Use panel (LVDS/eDP) downclocking for power savings " | |
85 | "(default: false)"); | |
33814341 | 86 | |
121d527a TI |
87 | int i915_lvds_channel_mode __read_mostly; |
88 | module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600); | |
89 | MODULE_PARM_DESC(lvds_channel_mode, | |
90 | "Specify LVDS channel mode " | |
91 | "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)"); | |
92 | ||
4415e63b | 93 | int i915_panel_use_ssc __read_mostly = -1; |
a7615030 | 94 | module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600); |
6e96e775 BW |
95 | MODULE_PARM_DESC(lvds_use_ssc, |
96 | "Use Spread Spectrum Clock with panels [LVDS/eDP] " | |
72bbe58c | 97 | "(default: auto from VBT)"); |
a7615030 | 98 | |
a35d9d3c | 99 | int i915_vbt_sdvo_panel_type __read_mostly = -1; |
5a1e5b6c | 100 | module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600); |
6e96e775 | 101 | MODULE_PARM_DESC(vbt_sdvo_panel_type, |
c10e408a MF |
102 | "Override/Ignore selection of SDVO panel mode in the VBT " |
103 | "(-2=ignore, -1=auto [default], index in VBT BIOS table)"); | |
5a1e5b6c | 104 | |
a35d9d3c | 105 | static bool i915_try_reset __read_mostly = true; |
d78cb50b | 106 | module_param_named(reset, i915_try_reset, bool, 0600); |
6e96e775 | 107 | MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)"); |
d78cb50b | 108 | |
a35d9d3c | 109 | bool i915_enable_hangcheck __read_mostly = true; |
3e0dc6b0 | 110 | module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644); |
6e96e775 BW |
111 | MODULE_PARM_DESC(enable_hangcheck, |
112 | "Periodically check GPU activity for detecting hangs. " | |
113 | "WARNING: Disabling this can cause system wide hangs. " | |
114 | "(default: true)"); | |
3e0dc6b0 | 115 | |
650dc07e DV |
116 | int i915_enable_ppgtt __read_mostly = -1; |
117 | module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600); | |
e21af88d DV |
118 | MODULE_PARM_DESC(i915_enable_ppgtt, |
119 | "Enable PPGTT (default: true)"); | |
120 | ||
0a3af268 RV |
121 | unsigned int i915_preliminary_hw_support __read_mostly = 0; |
122 | module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600); | |
123 | MODULE_PARM_DESC(preliminary_hw_support, | |
124 | "Enable preliminary hardware support. " | |
125 | "Enable Haswell and ValleyView Support. " | |
126 | "(default: false)"); | |
127 | ||
112b715e | 128 | static struct drm_driver driver; |
1f7a6e37 | 129 | extern int intel_agp_enabled; |
112b715e | 130 | |
cfdf1fa2 | 131 | #define INTEL_VGA_DEVICE(id, info) { \ |
80a2901d | 132 | .class = PCI_BASE_CLASS_DISPLAY << 16, \ |
934f992c | 133 | .class_mask = 0xff0000, \ |
49ae35f2 KH |
134 | .vendor = 0x8086, \ |
135 | .device = id, \ | |
136 | .subvendor = PCI_ANY_ID, \ | |
137 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
138 | .driver_data = (unsigned long) info } |
139 | ||
9a7e8492 | 140 | static const struct intel_device_info intel_i830_info = { |
a6c45cf0 | 141 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, |
31578148 | 142 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
143 | }; |
144 | ||
9a7e8492 | 145 | static const struct intel_device_info intel_845g_info = { |
a6c45cf0 | 146 | .gen = 2, |
31578148 | 147 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
148 | }; |
149 | ||
9a7e8492 | 150 | static const struct intel_device_info intel_i85x_info = { |
a6c45cf0 | 151 | .gen = 2, .is_i85x = 1, .is_mobile = 1, |
5ce8ba7c | 152 | .cursor_needs_physical = 1, |
31578148 | 153 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
154 | }; |
155 | ||
9a7e8492 | 156 | static const struct intel_device_info intel_i865g_info = { |
a6c45cf0 | 157 | .gen = 2, |
31578148 | 158 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
159 | }; |
160 | ||
9a7e8492 | 161 | static const struct intel_device_info intel_i915g_info = { |
a6c45cf0 | 162 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, |
31578148 | 163 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 164 | }; |
9a7e8492 | 165 | static const struct intel_device_info intel_i915gm_info = { |
a6c45cf0 | 166 | .gen = 3, .is_mobile = 1, |
b295d1b6 | 167 | .cursor_needs_physical = 1, |
31578148 | 168 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 169 | .supports_tv = 1, |
cfdf1fa2 | 170 | }; |
9a7e8492 | 171 | static const struct intel_device_info intel_i945g_info = { |
a6c45cf0 | 172 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 173 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 174 | }; |
9a7e8492 | 175 | static const struct intel_device_info intel_i945gm_info = { |
a6c45cf0 | 176 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, |
b295d1b6 | 177 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 178 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 179 | .supports_tv = 1, |
cfdf1fa2 KH |
180 | }; |
181 | ||
9a7e8492 | 182 | static const struct intel_device_info intel_i965g_info = { |
a6c45cf0 | 183 | .gen = 4, .is_broadwater = 1, |
c96c3a8c | 184 | .has_hotplug = 1, |
31578148 | 185 | .has_overlay = 1, |
cfdf1fa2 KH |
186 | }; |
187 | ||
9a7e8492 | 188 | static const struct intel_device_info intel_i965gm_info = { |
a6c45cf0 | 189 | .gen = 4, .is_crestline = 1, |
e3c4e5dd | 190 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 191 | .has_overlay = 1, |
a6c45cf0 | 192 | .supports_tv = 1, |
cfdf1fa2 KH |
193 | }; |
194 | ||
9a7e8492 | 195 | static const struct intel_device_info intel_g33_info = { |
a6c45cf0 | 196 | .gen = 3, .is_g33 = 1, |
c96c3a8c | 197 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 198 | .has_overlay = 1, |
cfdf1fa2 KH |
199 | }; |
200 | ||
9a7e8492 | 201 | static const struct intel_device_info intel_g45_info = { |
a6c45cf0 | 202 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, |
c96c3a8c | 203 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 204 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
205 | }; |
206 | ||
9a7e8492 | 207 | static const struct intel_device_info intel_gm45_info = { |
a6c45cf0 | 208 | .gen = 4, .is_g4x = 1, |
e3c4e5dd | 209 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 210 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 211 | .supports_tv = 1, |
92f49d9c | 212 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
213 | }; |
214 | ||
9a7e8492 | 215 | static const struct intel_device_info intel_pineview_info = { |
a6c45cf0 | 216 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, |
c96c3a8c | 217 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 218 | .has_overlay = 1, |
cfdf1fa2 KH |
219 | }; |
220 | ||
9a7e8492 | 221 | static const struct intel_device_info intel_ironlake_d_info = { |
f00a3ddf | 222 | .gen = 5, |
5a117db7 | 223 | .need_gfx_hws = 1, .has_hotplug = 1, |
92f49d9c | 224 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
225 | }; |
226 | ||
9a7e8492 | 227 | static const struct intel_device_info intel_ironlake_m_info = { |
f00a3ddf | 228 | .gen = 5, .is_mobile = 1, |
e3c4e5dd | 229 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 230 | .has_fbc = 1, |
92f49d9c | 231 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
232 | }; |
233 | ||
9a7e8492 | 234 | static const struct intel_device_info intel_sandybridge_d_info = { |
a6c45cf0 | 235 | .gen = 6, |
c96c3a8c | 236 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 237 | .has_bsd_ring = 1, |
549f7365 | 238 | .has_blt_ring = 1, |
3d29b842 | 239 | .has_llc = 1, |
b7884eb4 | 240 | .has_force_wake = 1, |
f6e450a6 EA |
241 | }; |
242 | ||
9a7e8492 | 243 | static const struct intel_device_info intel_sandybridge_m_info = { |
a6c45cf0 | 244 | .gen = 6, .is_mobile = 1, |
c96c3a8c | 245 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 246 | .has_fbc = 1, |
881f47b6 | 247 | .has_bsd_ring = 1, |
549f7365 | 248 | .has_blt_ring = 1, |
3d29b842 | 249 | .has_llc = 1, |
b7884eb4 | 250 | .has_force_wake = 1, |
a13e4093 EA |
251 | }; |
252 | ||
c76b615c JB |
253 | static const struct intel_device_info intel_ivybridge_d_info = { |
254 | .is_ivybridge = 1, .gen = 7, | |
255 | .need_gfx_hws = 1, .has_hotplug = 1, | |
256 | .has_bsd_ring = 1, | |
257 | .has_blt_ring = 1, | |
3d29b842 | 258 | .has_llc = 1, |
b7884eb4 | 259 | .has_force_wake = 1, |
c76b615c JB |
260 | }; |
261 | ||
262 | static const struct intel_device_info intel_ivybridge_m_info = { | |
263 | .is_ivybridge = 1, .gen = 7, .is_mobile = 1, | |
264 | .need_gfx_hws = 1, .has_hotplug = 1, | |
265 | .has_fbc = 0, /* FBC is not enabled on Ivybridge mobile yet */ | |
266 | .has_bsd_ring = 1, | |
267 | .has_blt_ring = 1, | |
3d29b842 | 268 | .has_llc = 1, |
b7884eb4 | 269 | .has_force_wake = 1, |
c76b615c JB |
270 | }; |
271 | ||
70a3eb7a JB |
272 | static const struct intel_device_info intel_valleyview_m_info = { |
273 | .gen = 7, .is_mobile = 1, | |
274 | .need_gfx_hws = 1, .has_hotplug = 1, | |
275 | .has_fbc = 0, | |
276 | .has_bsd_ring = 1, | |
277 | .has_blt_ring = 1, | |
278 | .is_valleyview = 1, | |
279 | }; | |
280 | ||
281 | static const struct intel_device_info intel_valleyview_d_info = { | |
282 | .gen = 7, | |
283 | .need_gfx_hws = 1, .has_hotplug = 1, | |
284 | .has_fbc = 0, | |
285 | .has_bsd_ring = 1, | |
286 | .has_blt_ring = 1, | |
287 | .is_valleyview = 1, | |
288 | }; | |
289 | ||
4cae9ae0 ED |
290 | static const struct intel_device_info intel_haswell_d_info = { |
291 | .is_haswell = 1, .gen = 7, | |
292 | .need_gfx_hws = 1, .has_hotplug = 1, | |
293 | .has_bsd_ring = 1, | |
294 | .has_blt_ring = 1, | |
295 | .has_llc = 1, | |
b7884eb4 | 296 | .has_force_wake = 1, |
4cae9ae0 ED |
297 | }; |
298 | ||
299 | static const struct intel_device_info intel_haswell_m_info = { | |
300 | .is_haswell = 1, .gen = 7, .is_mobile = 1, | |
301 | .need_gfx_hws = 1, .has_hotplug = 1, | |
302 | .has_bsd_ring = 1, | |
303 | .has_blt_ring = 1, | |
304 | .has_llc = 1, | |
b7884eb4 | 305 | .has_force_wake = 1, |
c76b615c JB |
306 | }; |
307 | ||
6103da0d CW |
308 | static const struct pci_device_id pciidlist[] = { /* aka */ |
309 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
310 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
311 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 312 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
313 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
314 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
315 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
316 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
317 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
318 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
319 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
320 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
321 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
322 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
323 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
324 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
325 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
326 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
327 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
328 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
329 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
330 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
331 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
332 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
333 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
334 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 335 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
336 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
337 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
338 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
339 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 340 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
341 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
342 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 343 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 344 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 345 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 346 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
c76b615c JB |
347 | INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */ |
348 | INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */ | |
349 | INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */ | |
350 | INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */ | |
351 | INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */ | |
cc22a938 | 352 | INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */ |
c14f5286 ED |
353 | INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */ |
354 | INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */ | |
da612d88 | 355 | INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */ |
c14f5286 ED |
356 | INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */ |
357 | INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */ | |
da612d88 | 358 | INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */ |
c14f5286 ED |
359 | INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */ |
360 | INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */ | |
da612d88 PZ |
361 | INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */ |
362 | INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */ | |
363 | INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
364 | INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
365 | INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */ | |
366 | INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */ | |
367 | INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */ | |
368 | INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */ | |
369 | INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
370 | INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
371 | INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */ | |
372 | INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
373 | INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
374 | INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */ | |
375 | INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */ | |
376 | INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */ | |
377 | INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */ | |
378 | INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
379 | INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
380 | INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT1 desktop */ | |
381 | INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */ | |
382 | INTEL_VGA_DEVICE(0x0D32, &intel_haswell_d_info), /* CRW GT2 desktop */ | |
383 | INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT1 server */ | |
384 | INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */ | |
385 | INTEL_VGA_DEVICE(0x0D3A, &intel_haswell_d_info), /* CRW GT2 server */ | |
386 | INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT1 mobile */ | |
387 | INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */ | |
388 | INTEL_VGA_DEVICE(0x0D36, &intel_haswell_m_info), /* CRW GT2 mobile */ | |
ff049b6c JB |
389 | INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info), |
390 | INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info), | |
391 | INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info), | |
49ae35f2 | 392 | {0, 0, 0} |
1da177e4 LT |
393 | }; |
394 | ||
79e53945 JB |
395 | #if defined(CONFIG_DRM_I915_KMS) |
396 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
397 | #endif | |
398 | ||
3bad0781 | 399 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
90711d50 | 400 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 |
3bad0781 | 401 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 |
c792513b | 402 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 |
eb877ebf | 403 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 |
ae6935dd | 404 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 |
3bad0781 | 405 | |
0206e353 | 406 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
407 | { |
408 | struct drm_i915_private *dev_priv = dev->dev_private; | |
409 | struct pci_dev *pch; | |
410 | ||
411 | /* | |
412 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
413 | * make graphics device passthrough work easy for VMM, that only | |
414 | * need to expose ISA bridge to let driver know the real hardware | |
415 | * underneath. This is a requirement from virtualization team. | |
416 | */ | |
417 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
418 | if (pch) { | |
419 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
420 | int id; | |
421 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
422 | ||
90711d50 JB |
423 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
424 | dev_priv->pch_type = PCH_IBX; | |
ee7b9f93 | 425 | dev_priv->num_pch_pll = 2; |
90711d50 | 426 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); |
7fcb83cd | 427 | WARN_ON(!IS_GEN5(dev)); |
90711d50 | 428 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
3bad0781 | 429 | dev_priv->pch_type = PCH_CPT; |
ee7b9f93 | 430 | dev_priv->num_pch_pll = 2; |
3bad0781 | 431 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); |
7fcb83cd | 432 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
c792513b JB |
433 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
434 | /* PantherPoint is CPT compatible */ | |
435 | dev_priv->pch_type = PCH_CPT; | |
ee7b9f93 | 436 | dev_priv->num_pch_pll = 2; |
c792513b | 437 | DRM_DEBUG_KMS("Found PatherPoint PCH\n"); |
7fcb83cd | 438 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
eb877ebf ED |
439 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
440 | dev_priv->pch_type = PCH_LPT; | |
ee7b9f93 | 441 | dev_priv->num_pch_pll = 0; |
eb877ebf | 442 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); |
7fcb83cd | 443 | WARN_ON(!IS_HASWELL(dev)); |
ae6935dd WSC |
444 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
445 | dev_priv->pch_type = PCH_LPT; | |
446 | dev_priv->num_pch_pll = 0; | |
447 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
448 | WARN_ON(!IS_HASWELL(dev)); | |
3bad0781 | 449 | } |
ee7b9f93 | 450 | BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS); |
3bad0781 ZW |
451 | } |
452 | pci_dev_put(pch); | |
453 | } | |
454 | } | |
455 | ||
2911a35b BW |
456 | bool i915_semaphore_is_enabled(struct drm_device *dev) |
457 | { | |
458 | if (INTEL_INFO(dev)->gen < 6) | |
459 | return 0; | |
460 | ||
461 | if (i915_semaphores >= 0) | |
462 | return i915_semaphores; | |
463 | ||
59de3295 | 464 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 465 | /* Enable semaphores on SNB when IO remapping is off */ |
59de3295 DV |
466 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) |
467 | return false; | |
468 | #endif | |
2911a35b BW |
469 | |
470 | return 1; | |
471 | } | |
472 | ||
84b79f8d | 473 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 474 | { |
61caf87c RW |
475 | struct drm_i915_private *dev_priv = dev->dev_private; |
476 | ||
5bcf719b DA |
477 | drm_kms_helper_poll_disable(dev); |
478 | ||
ba8bbcf6 | 479 | pci_save_state(dev->pdev); |
ba8bbcf6 | 480 | |
5669fcac | 481 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 482 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
483 | int error = i915_gem_idle(dev); |
484 | if (error) { | |
226485e9 | 485 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
486 | "GEM idle failed, resume might fail\n"); |
487 | return error; | |
488 | } | |
a261b246 | 489 | |
1a01ab3b JB |
490 | cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work); |
491 | ||
a261b246 DV |
492 | intel_modeset_disable(dev); |
493 | ||
226485e9 | 494 | drm_irq_uninstall(dev); |
5669fcac JB |
495 | } |
496 | ||
9e06dd39 JB |
497 | i915_save_state(dev); |
498 | ||
44834a67 | 499 | intel_opregion_fini(dev); |
8ee1c3db | 500 | |
84b79f8d RW |
501 | /* Modeset on resume, not lid events */ |
502 | dev_priv->modeset_on_lid = 0; | |
61caf87c | 503 | |
3fa016a0 DA |
504 | console_lock(); |
505 | intel_fbdev_set_suspend(dev, 1); | |
506 | console_unlock(); | |
507 | ||
61caf87c | 508 | return 0; |
84b79f8d RW |
509 | } |
510 | ||
6a9ee8af | 511 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
512 | { |
513 | int error; | |
514 | ||
515 | if (!dev || !dev->dev_private) { | |
516 | DRM_ERROR("dev: %p\n", dev); | |
517 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
518 | return -ENODEV; | |
519 | } | |
520 | ||
521 | if (state.event == PM_EVENT_PRETHAW) | |
522 | return 0; | |
523 | ||
5bcf719b DA |
524 | |
525 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
526 | return 0; | |
6eecba33 | 527 | |
84b79f8d RW |
528 | error = i915_drm_freeze(dev); |
529 | if (error) | |
530 | return error; | |
531 | ||
b932ccb5 DA |
532 | if (state.event == PM_EVENT_SUSPEND) { |
533 | /* Shut down the device */ | |
534 | pci_disable_device(dev->pdev); | |
535 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
536 | } | |
ba8bbcf6 JB |
537 | |
538 | return 0; | |
539 | } | |
540 | ||
073f34d9 JB |
541 | void intel_console_resume(struct work_struct *work) |
542 | { | |
543 | struct drm_i915_private *dev_priv = | |
544 | container_of(work, struct drm_i915_private, | |
545 | console_resume_work); | |
546 | struct drm_device *dev = dev_priv->dev; | |
547 | ||
548 | console_lock(); | |
549 | intel_fbdev_set_suspend(dev, 0); | |
550 | console_unlock(); | |
551 | } | |
552 | ||
1abd02e2 | 553 | static int __i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 554 | { |
5669fcac | 555 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 556 | int error = 0; |
8ee1c3db | 557 | |
61caf87c | 558 | i915_restore_state(dev); |
44834a67 | 559 | intel_opregion_setup(dev); |
61caf87c | 560 | |
5669fcac JB |
561 | /* KMS EnterVT equivalent */ |
562 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
40579abe | 563 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) |
1833b134 CW |
564 | ironlake_init_pch_refclk(dev); |
565 | ||
5669fcac JB |
566 | mutex_lock(&dev->struct_mutex); |
567 | dev_priv->mm.suspended = 0; | |
568 | ||
f691e2f4 | 569 | error = i915_gem_init_hw(dev); |
5669fcac | 570 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 571 | |
1833b134 | 572 | intel_modeset_init_hw(dev); |
24929352 | 573 | intel_modeset_setup_hw_state(dev); |
226485e9 | 574 | drm_irq_install(dev); |
d5bb081b | 575 | } |
1daed3fb | 576 | |
44834a67 CW |
577 | intel_opregion_init(dev); |
578 | ||
c9354c85 | 579 | dev_priv->modeset_on_lid = 0; |
06891e27 | 580 | |
073f34d9 JB |
581 | /* |
582 | * The console lock can be pretty contented on resume due | |
583 | * to all the printk activity. Try to keep it out of the hot | |
584 | * path of resume if possible. | |
585 | */ | |
586 | if (console_trylock()) { | |
587 | intel_fbdev_set_suspend(dev, 0); | |
588 | console_unlock(); | |
589 | } else { | |
590 | schedule_work(&dev_priv->console_resume_work); | |
591 | } | |
592 | ||
84b79f8d RW |
593 | return error; |
594 | } | |
595 | ||
1abd02e2 JB |
596 | static int i915_drm_thaw(struct drm_device *dev) |
597 | { | |
598 | int error = 0; | |
599 | ||
600 | intel_gt_reset(dev); | |
601 | ||
602 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
603 | mutex_lock(&dev->struct_mutex); | |
604 | i915_gem_restore_gtt_mappings(dev); | |
605 | mutex_unlock(&dev->struct_mutex); | |
606 | } | |
607 | ||
608 | __i915_drm_thaw(dev); | |
609 | ||
84b79f8d RW |
610 | return error; |
611 | } | |
612 | ||
6a9ee8af | 613 | int i915_resume(struct drm_device *dev) |
84b79f8d | 614 | { |
1abd02e2 | 615 | struct drm_i915_private *dev_priv = dev->dev_private; |
6eecba33 CW |
616 | int ret; |
617 | ||
5bcf719b DA |
618 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
619 | return 0; | |
620 | ||
84b79f8d RW |
621 | if (pci_enable_device(dev->pdev)) |
622 | return -EIO; | |
623 | ||
624 | pci_set_master(dev->pdev); | |
625 | ||
1abd02e2 JB |
626 | intel_gt_reset(dev); |
627 | ||
628 | /* | |
629 | * Platforms with opregion should have sane BIOS, older ones (gen3 and | |
630 | * earlier) need this since the BIOS might clear all our scratch PTEs. | |
631 | */ | |
632 | if (drm_core_check_feature(dev, DRIVER_MODESET) && | |
633 | !dev_priv->opregion.header) { | |
634 | mutex_lock(&dev->struct_mutex); | |
635 | i915_gem_restore_gtt_mappings(dev); | |
636 | mutex_unlock(&dev->struct_mutex); | |
637 | } | |
638 | ||
639 | ret = __i915_drm_thaw(dev); | |
6eecba33 CW |
640 | if (ret) |
641 | return ret; | |
642 | ||
643 | drm_kms_helper_poll_enable(dev); | |
644 | return 0; | |
ba8bbcf6 JB |
645 | } |
646 | ||
d4b8bb2a | 647 | static int i8xx_do_reset(struct drm_device *dev) |
dc96e9b8 CW |
648 | { |
649 | struct drm_i915_private *dev_priv = dev->dev_private; | |
650 | ||
651 | if (IS_I85X(dev)) | |
652 | return -ENODEV; | |
653 | ||
654 | I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830); | |
655 | POSTING_READ(D_STATE); | |
656 | ||
657 | if (IS_I830(dev) || IS_845G(dev)) { | |
658 | I915_WRITE(DEBUG_RESET_I830, | |
659 | DEBUG_RESET_DISPLAY | | |
660 | DEBUG_RESET_RENDER | | |
661 | DEBUG_RESET_FULL); | |
662 | POSTING_READ(DEBUG_RESET_I830); | |
663 | msleep(1); | |
664 | ||
665 | I915_WRITE(DEBUG_RESET_I830, 0); | |
666 | POSTING_READ(DEBUG_RESET_I830); | |
667 | } | |
668 | ||
669 | msleep(1); | |
670 | ||
671 | I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830); | |
672 | POSTING_READ(D_STATE); | |
673 | ||
674 | return 0; | |
675 | } | |
676 | ||
f49f0586 KG |
677 | static int i965_reset_complete(struct drm_device *dev) |
678 | { | |
679 | u8 gdrst; | |
eeccdcac | 680 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
5fe9fe8c | 681 | return (gdrst & GRDOM_RESET_ENABLE) == 0; |
f49f0586 KG |
682 | } |
683 | ||
d4b8bb2a | 684 | static int i965_do_reset(struct drm_device *dev) |
0573ed4a | 685 | { |
5ccce180 | 686 | int ret; |
0573ed4a KG |
687 | u8 gdrst; |
688 | ||
ae681d96 CW |
689 | /* |
690 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as | |
691 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
692 | * triggers the reset; when done, the hardware will clear it. | |
693 | */ | |
0573ed4a | 694 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
d4b8bb2a | 695 | pci_write_config_byte(dev->pdev, I965_GDRST, |
5ccce180 DV |
696 | gdrst | GRDOM_RENDER | |
697 | GRDOM_RESET_ENABLE); | |
698 | ret = wait_for(i965_reset_complete(dev), 500); | |
699 | if (ret) | |
700 | return ret; | |
701 | ||
702 | /* We can't reset render&media without also resetting display ... */ | |
703 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); | |
704 | pci_write_config_byte(dev->pdev, I965_GDRST, | |
705 | gdrst | GRDOM_MEDIA | | |
706 | GRDOM_RESET_ENABLE); | |
0573ed4a KG |
707 | |
708 | return wait_for(i965_reset_complete(dev), 500); | |
709 | } | |
710 | ||
d4b8bb2a | 711 | static int ironlake_do_reset(struct drm_device *dev) |
0573ed4a KG |
712 | { |
713 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5ccce180 DV |
714 | u32 gdrst; |
715 | int ret; | |
716 | ||
717 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
718 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, | |
719 | gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE); | |
720 | ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
721 | if (ret) | |
722 | return ret; | |
723 | ||
724 | /* We can't reset render&media without also resetting display ... */ | |
725 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
d4b8bb2a | 726 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, |
5ccce180 | 727 | gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE); |
0573ed4a | 728 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); |
ba8bbcf6 JB |
729 | } |
730 | ||
d4b8bb2a | 731 | static int gen6_do_reset(struct drm_device *dev) |
cff458c2 EA |
732 | { |
733 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b6e45f86 KP |
734 | int ret; |
735 | unsigned long irqflags; | |
cff458c2 | 736 | |
286fed41 KP |
737 | /* Hold gt_lock across reset to prevent any register access |
738 | * with forcewake not set correctly | |
739 | */ | |
b6e45f86 | 740 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
286fed41 KP |
741 | |
742 | /* Reset the chip */ | |
743 | ||
744 | /* GEN6_GDRST is not in the gt power well, no need to check | |
745 | * for fifo space for the write or forcewake the chip for | |
746 | * the read | |
747 | */ | |
748 | I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL); | |
749 | ||
750 | /* Spin waiting for the device to ack the reset request */ | |
751 | ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500); | |
752 | ||
753 | /* If reset with a user forcewake, try to restore, otherwise turn it off */ | |
b6e45f86 | 754 | if (dev_priv->forcewake_count) |
990bbdad | 755 | dev_priv->gt.force_wake_get(dev_priv); |
286fed41 | 756 | else |
990bbdad | 757 | dev_priv->gt.force_wake_put(dev_priv); |
286fed41 KP |
758 | |
759 | /* Restore fifo count */ | |
760 | dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
761 | ||
b6e45f86 KP |
762 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
763 | return ret; | |
cff458c2 EA |
764 | } |
765 | ||
8e96d9c4 | 766 | int intel_gpu_reset(struct drm_device *dev) |
350d2706 | 767 | { |
2b9dc9a2 | 768 | struct drm_i915_private *dev_priv = dev->dev_private; |
350d2706 DV |
769 | int ret = -ENODEV; |
770 | ||
771 | switch (INTEL_INFO(dev)->gen) { | |
772 | case 7: | |
773 | case 6: | |
d4b8bb2a | 774 | ret = gen6_do_reset(dev); |
350d2706 DV |
775 | break; |
776 | case 5: | |
d4b8bb2a | 777 | ret = ironlake_do_reset(dev); |
350d2706 DV |
778 | break; |
779 | case 4: | |
d4b8bb2a | 780 | ret = i965_do_reset(dev); |
350d2706 DV |
781 | break; |
782 | case 2: | |
d4b8bb2a | 783 | ret = i8xx_do_reset(dev); |
350d2706 DV |
784 | break; |
785 | } | |
786 | ||
2b9dc9a2 DV |
787 | /* Also reset the gpu hangman. */ |
788 | if (dev_priv->stop_rings) { | |
789 | DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n"); | |
790 | dev_priv->stop_rings = 0; | |
791 | if (ret == -ENODEV) { | |
792 | DRM_ERROR("Reset not implemented, but ignoring " | |
793 | "error for simulated gpu hangs\n"); | |
794 | ret = 0; | |
795 | } | |
796 | } | |
797 | ||
350d2706 DV |
798 | return ret; |
799 | } | |
800 | ||
11ed50ec | 801 | /** |
f3953dcb | 802 | * i915_reset - reset chip after a hang |
11ed50ec | 803 | * @dev: drm device to reset |
11ed50ec BG |
804 | * |
805 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
806 | * reset or otherwise an error code. | |
807 | * | |
808 | * Procedure is fairly simple: | |
809 | * - reset the chip using the reset reg | |
810 | * - re-init context state | |
811 | * - re-init hardware status page | |
812 | * - re-init ring buffer | |
813 | * - re-init interrupt state | |
814 | * - re-init display | |
815 | */ | |
d4b8bb2a | 816 | int i915_reset(struct drm_device *dev) |
11ed50ec BG |
817 | { |
818 | drm_i915_private_t *dev_priv = dev->dev_private; | |
0573ed4a | 819 | int ret; |
11ed50ec | 820 | |
d78cb50b CW |
821 | if (!i915_try_reset) |
822 | return 0; | |
823 | ||
d54a02c0 | 824 | mutex_lock(&dev->struct_mutex); |
11ed50ec | 825 | |
069efc1d | 826 | i915_gem_reset(dev); |
77f01230 | 827 | |
f803aa55 | 828 | ret = -ENODEV; |
350d2706 | 829 | if (get_seconds() - dev_priv->last_gpu_reset < 5) |
ae681d96 | 830 | DRM_ERROR("GPU hanging too fast, declaring wedged!\n"); |
350d2706 | 831 | else |
d4b8bb2a | 832 | ret = intel_gpu_reset(dev); |
350d2706 | 833 | |
ae681d96 | 834 | dev_priv->last_gpu_reset = get_seconds(); |
0573ed4a | 835 | if (ret) { |
f803aa55 | 836 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 837 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 838 | return ret; |
11ed50ec BG |
839 | } |
840 | ||
841 | /* Ok, now get things going again... */ | |
842 | ||
843 | /* | |
844 | * Everything depends on having the GTT running, so we need to start | |
845 | * there. Fortunately we don't need to do this unless we reset the | |
846 | * chip at a PCI level. | |
847 | * | |
848 | * Next we need to restore the context, but we don't use those | |
849 | * yet either... | |
850 | * | |
851 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
852 | * was running at the time of the reset (i.e. we weren't VT | |
853 | * switched away). | |
854 | */ | |
855 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 | 856 | !dev_priv->mm.suspended) { |
b4519513 CW |
857 | struct intel_ring_buffer *ring; |
858 | int i; | |
859 | ||
11ed50ec | 860 | dev_priv->mm.suspended = 0; |
75a6898f | 861 | |
f691e2f4 DV |
862 | i915_gem_init_swizzling(dev); |
863 | ||
b4519513 CW |
864 | for_each_ring(ring, dev_priv, i) |
865 | ring->init(ring); | |
75a6898f | 866 | |
254f965c | 867 | i915_gem_context_init(dev); |
e21af88d DV |
868 | i915_gem_init_ppgtt(dev); |
869 | ||
8e88a2bd DV |
870 | /* |
871 | * It would make sense to re-init all the other hw state, at | |
872 | * least the rps/rc6/emon init done within modeset_init_hw. For | |
873 | * some unknown reason, this blows up my ilk, so don't. | |
874 | */ | |
f817586c | 875 | |
8e88a2bd | 876 | mutex_unlock(&dev->struct_mutex); |
f817586c | 877 | |
11ed50ec BG |
878 | drm_irq_uninstall(dev); |
879 | drm_irq_install(dev); | |
bcbc324a DV |
880 | } else { |
881 | mutex_unlock(&dev->struct_mutex); | |
11ed50ec BG |
882 | } |
883 | ||
11ed50ec BG |
884 | return 0; |
885 | } | |
886 | ||
112b715e KH |
887 | static int __devinit |
888 | i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) | |
889 | { | |
01a06850 DV |
890 | struct intel_device_info *intel_info = |
891 | (struct intel_device_info *) ent->driver_data; | |
892 | ||
0a3af268 RV |
893 | if (intel_info->is_haswell || intel_info->is_valleyview) |
894 | if(!i915_preliminary_hw_support) { | |
895 | DRM_ERROR("Preliminary hardware support disabled\n"); | |
896 | return -ENODEV; | |
897 | } | |
898 | ||
5fe49d86 CW |
899 | /* Only bind to function 0 of the device. Early generations |
900 | * used function 1 as a placeholder for multi-head. This causes | |
901 | * us confusion instead, especially on the systems where both | |
902 | * functions have the same PCI-ID! | |
903 | */ | |
904 | if (PCI_FUNC(pdev->devfn)) | |
905 | return -ENODEV; | |
906 | ||
01a06850 DV |
907 | /* We've managed to ship a kms-enabled ddx that shipped with an XvMC |
908 | * implementation for gen3 (and only gen3) that used legacy drm maps | |
909 | * (gasp!) to share buffers between X and the client. Hence we need to | |
910 | * keep around the fake agp stuff for gen3, even when kms is enabled. */ | |
911 | if (intel_info->gen != 3) { | |
912 | driver.driver_features &= | |
913 | ~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP); | |
914 | } else if (!intel_agp_enabled) { | |
915 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
916 | return -ENODEV; | |
917 | } | |
918 | ||
dcdb1674 | 919 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
920 | } |
921 | ||
922 | static void | |
923 | i915_pci_remove(struct pci_dev *pdev) | |
924 | { | |
925 | struct drm_device *dev = pci_get_drvdata(pdev); | |
926 | ||
927 | drm_put_dev(dev); | |
928 | } | |
929 | ||
84b79f8d | 930 | static int i915_pm_suspend(struct device *dev) |
112b715e | 931 | { |
84b79f8d RW |
932 | struct pci_dev *pdev = to_pci_dev(dev); |
933 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
934 | int error; | |
112b715e | 935 | |
84b79f8d RW |
936 | if (!drm_dev || !drm_dev->dev_private) { |
937 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
938 | return -ENODEV; | |
939 | } | |
112b715e | 940 | |
5bcf719b DA |
941 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
942 | return 0; | |
943 | ||
84b79f8d RW |
944 | error = i915_drm_freeze(drm_dev); |
945 | if (error) | |
946 | return error; | |
112b715e | 947 | |
84b79f8d RW |
948 | pci_disable_device(pdev); |
949 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 950 | |
84b79f8d | 951 | return 0; |
cbda12d7 ZW |
952 | } |
953 | ||
84b79f8d | 954 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 955 | { |
84b79f8d RW |
956 | struct pci_dev *pdev = to_pci_dev(dev); |
957 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
958 | ||
959 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
960 | } |
961 | ||
84b79f8d | 962 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 963 | { |
84b79f8d RW |
964 | struct pci_dev *pdev = to_pci_dev(dev); |
965 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
966 | ||
967 | if (!drm_dev || !drm_dev->dev_private) { | |
968 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
969 | return -ENODEV; | |
970 | } | |
971 | ||
972 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
973 | } |
974 | ||
84b79f8d | 975 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 976 | { |
84b79f8d RW |
977 | struct pci_dev *pdev = to_pci_dev(dev); |
978 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
979 | ||
980 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
981 | } |
982 | ||
84b79f8d | 983 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 984 | { |
84b79f8d RW |
985 | struct pci_dev *pdev = to_pci_dev(dev); |
986 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 987 | |
61caf87c | 988 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
989 | } |
990 | ||
b4b78d12 | 991 | static const struct dev_pm_ops i915_pm_ops = { |
0206e353 AJ |
992 | .suspend = i915_pm_suspend, |
993 | .resume = i915_pm_resume, | |
994 | .freeze = i915_pm_freeze, | |
995 | .thaw = i915_pm_thaw, | |
996 | .poweroff = i915_pm_poweroff, | |
997 | .restore = i915_pm_resume, | |
cbda12d7 ZW |
998 | }; |
999 | ||
78b68556 | 1000 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 1001 | .fault = i915_gem_fault, |
ab00b3e5 JB |
1002 | .open = drm_gem_vm_open, |
1003 | .close = drm_gem_vm_close, | |
de151cf6 JB |
1004 | }; |
1005 | ||
e08e96de AV |
1006 | static const struct file_operations i915_driver_fops = { |
1007 | .owner = THIS_MODULE, | |
1008 | .open = drm_open, | |
1009 | .release = drm_release, | |
1010 | .unlocked_ioctl = drm_ioctl, | |
1011 | .mmap = drm_gem_mmap, | |
1012 | .poll = drm_poll, | |
1013 | .fasync = drm_fasync, | |
1014 | .read = drm_read, | |
1015 | #ifdef CONFIG_COMPAT | |
1016 | .compat_ioctl = i915_compat_ioctl, | |
1017 | #endif | |
1018 | .llseek = noop_llseek, | |
1019 | }; | |
1020 | ||
1da177e4 | 1021 | static struct drm_driver driver = { |
0c54781b MW |
1022 | /* Don't use MTRRs here; the Xserver or userspace app should |
1023 | * deal with them for Intel hardware. | |
792d2b9a | 1024 | */ |
673a394b EA |
1025 | .driver_features = |
1026 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
1286ff73 | 1027 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME, |
22eae947 | 1028 | .load = i915_driver_load, |
ba8bbcf6 | 1029 | .unload = i915_driver_unload, |
673a394b | 1030 | .open = i915_driver_open, |
22eae947 DA |
1031 | .lastclose = i915_driver_lastclose, |
1032 | .preclose = i915_driver_preclose, | |
673a394b | 1033 | .postclose = i915_driver_postclose, |
d8e29209 RW |
1034 | |
1035 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
1036 | .suspend = i915_suspend, | |
1037 | .resume = i915_resume, | |
1038 | ||
cda17380 | 1039 | .device_is_agp = i915_driver_device_is_agp, |
7c1c2871 DA |
1040 | .master_create = i915_master_create, |
1041 | .master_destroy = i915_master_destroy, | |
955b12de | 1042 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
1043 | .debugfs_init = i915_debugfs_init, |
1044 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 1045 | #endif |
673a394b EA |
1046 | .gem_init_object = i915_gem_init_object, |
1047 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 1048 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
1049 | |
1050 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
1051 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
1052 | .gem_prime_export = i915_gem_prime_export, | |
1053 | .gem_prime_import = i915_gem_prime_import, | |
1054 | ||
ff72145b DA |
1055 | .dumb_create = i915_gem_dumb_create, |
1056 | .dumb_map_offset = i915_gem_mmap_gtt, | |
1057 | .dumb_destroy = i915_gem_dumb_destroy, | |
1da177e4 | 1058 | .ioctls = i915_ioctls, |
e08e96de | 1059 | .fops = &i915_driver_fops, |
22eae947 DA |
1060 | .name = DRIVER_NAME, |
1061 | .desc = DRIVER_DESC, | |
1062 | .date = DRIVER_DATE, | |
1063 | .major = DRIVER_MAJOR, | |
1064 | .minor = DRIVER_MINOR, | |
1065 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
1066 | }; |
1067 | ||
8410ea3b DA |
1068 | static struct pci_driver i915_pci_driver = { |
1069 | .name = DRIVER_NAME, | |
1070 | .id_table = pciidlist, | |
1071 | .probe = i915_pci_probe, | |
1072 | .remove = i915_pci_remove, | |
1073 | .driver.pm = &i915_pm_ops, | |
1074 | }; | |
1075 | ||
1da177e4 LT |
1076 | static int __init i915_init(void) |
1077 | { | |
1078 | driver.num_ioctls = i915_max_ioctl; | |
79e53945 JB |
1079 | |
1080 | /* | |
1081 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
1082 | * explicitly disabled with the module pararmeter. | |
1083 | * | |
1084 | * Otherwise, just follow the parameter (defaulting to off). | |
1085 | * | |
1086 | * Allow optional vga_text_mode_force boot option to override | |
1087 | * the default behavior. | |
1088 | */ | |
1089 | #if defined(CONFIG_DRM_I915_KMS) | |
1090 | if (i915_modeset != 0) | |
1091 | driver.driver_features |= DRIVER_MODESET; | |
1092 | #endif | |
1093 | if (i915_modeset == 1) | |
1094 | driver.driver_features |= DRIVER_MODESET; | |
1095 | ||
1096 | #ifdef CONFIG_VGA_CONSOLE | |
1097 | if (vgacon_text_force() && i915_modeset == -1) | |
1098 | driver.driver_features &= ~DRIVER_MODESET; | |
1099 | #endif | |
1100 | ||
3885c6bb CW |
1101 | if (!(driver.driver_features & DRIVER_MODESET)) |
1102 | driver.get_vblank_timestamp = NULL; | |
1103 | ||
8410ea3b | 1104 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1105 | } |
1106 | ||
1107 | static void __exit i915_exit(void) | |
1108 | { | |
8410ea3b | 1109 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1110 | } |
1111 | ||
1112 | module_init(i915_init); | |
1113 | module_exit(i915_exit); | |
1114 | ||
b5e89ed5 DA |
1115 | MODULE_AUTHOR(DRIVER_AUTHOR); |
1116 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 1117 | MODULE_LICENSE("GPL and additional rights"); |
f7000883 | 1118 | |
b7d84096 JB |
1119 | /* We give fast paths for the really cool registers */ |
1120 | #define NEEDS_FORCE_WAKE(dev_priv, reg) \ | |
b7884eb4 DV |
1121 | ((HAS_FORCE_WAKE((dev_priv)->dev)) && \ |
1122 | ((reg) < 0x40000) && \ | |
1123 | ((reg) != FORCEWAKE)) | |
b7d84096 | 1124 | |
f7dff0c9 JB |
1125 | static bool IS_DISPLAYREG(u32 reg) |
1126 | { | |
1127 | /* | |
1128 | * This should make it easier to transition modules over to the | |
1129 | * new register block scheme, since we can do it incrementally. | |
1130 | */ | |
a7e806de | 1131 | if (reg >= VLV_DISPLAY_BASE) |
f7dff0c9 JB |
1132 | return false; |
1133 | ||
1134 | if (reg >= RENDER_RING_BASE && | |
1135 | reg < RENDER_RING_BASE + 0xff) | |
1136 | return false; | |
1137 | if (reg >= GEN6_BSD_RING_BASE && | |
1138 | reg < GEN6_BSD_RING_BASE + 0xff) | |
1139 | return false; | |
1140 | if (reg >= BLT_RING_BASE && | |
1141 | reg < BLT_RING_BASE + 0xff) | |
1142 | return false; | |
1143 | ||
1144 | if (reg == PGTBL_ER) | |
1145 | return false; | |
1146 | ||
1147 | if (reg >= IPEIR_I965 && | |
1148 | reg < HWSTAM) | |
1149 | return false; | |
1150 | ||
1151 | if (reg == MI_MODE) | |
1152 | return false; | |
1153 | ||
1154 | if (reg == GFX_MODE_GEN7) | |
1155 | return false; | |
1156 | ||
1157 | if (reg == RENDER_HWS_PGA_GEN7 || | |
1158 | reg == BSD_HWS_PGA_GEN7 || | |
1159 | reg == BLT_HWS_PGA_GEN7) | |
1160 | return false; | |
1161 | ||
1162 | if (reg == GEN6_BSD_SLEEP_PSMI_CONTROL || | |
1163 | reg == GEN6_BSD_RNCID) | |
1164 | return false; | |
1165 | ||
1166 | if (reg == GEN6_BLITTER_ECOSKPD) | |
1167 | return false; | |
1168 | ||
1169 | if (reg >= 0x4000c && | |
1170 | reg <= 0x4002c) | |
1171 | return false; | |
1172 | ||
1173 | if (reg >= 0x4f000 && | |
1174 | reg <= 0x4f08f) | |
1175 | return false; | |
1176 | ||
1177 | if (reg >= 0x4f100 && | |
1178 | reg <= 0x4f11f) | |
1179 | return false; | |
1180 | ||
1181 | if (reg >= VLV_MASTER_IER && | |
1182 | reg <= GEN6_PMIER) | |
1183 | return false; | |
1184 | ||
1185 | if (reg >= FENCE_REG_SANDYBRIDGE_0 && | |
1186 | reg < (FENCE_REG_SANDYBRIDGE_0 + (16*8))) | |
1187 | return false; | |
1188 | ||
1189 | if (reg >= VLV_IIR_RW && | |
1190 | reg <= VLV_ISR) | |
1191 | return false; | |
1192 | ||
1193 | if (reg == FORCEWAKE_VLV || | |
1194 | reg == FORCEWAKE_ACK_VLV) | |
1195 | return false; | |
1196 | ||
1197 | if (reg == GEN6_GDRST) | |
1198 | return false; | |
1199 | ||
8ab43976 | 1200 | switch (reg) { |
310c53a8 JB |
1201 | case _3D_CHICKEN3: |
1202 | case IVB_CHICKEN3: | |
1203 | case GEN7_COMMON_SLICE_CHICKEN1: | |
1204 | case GEN7_L3CNTLREG1: | |
1205 | case GEN7_L3_CHICKEN_MODE_REGISTER: | |
8ab43976 | 1206 | case GEN7_ROW_CHICKEN2: |
310c53a8 JB |
1207 | case GEN7_L3SQCREG4: |
1208 | case GEN7_SQ_CHICKEN_MBCUNIT_CONFIG: | |
12f3382b | 1209 | case GEN7_HALF_SLICE_CHICKEN1: |
310c53a8 JB |
1210 | case GEN6_MBCTL: |
1211 | case GEN6_UCGCTL2: | |
8ab43976 JB |
1212 | return false; |
1213 | default: | |
1214 | break; | |
1215 | } | |
1216 | ||
f7dff0c9 JB |
1217 | return true; |
1218 | } | |
1219 | ||
a8b1397d DV |
1220 | static void |
1221 | ilk_dummy_write(struct drm_i915_private *dev_priv) | |
1222 | { | |
1223 | /* WaIssueDummyWriteToWakeupFromRC6: Issue a dummy write to wake up the | |
1224 | * chip from rc6 before touching it for real. MI_MODE is masked, hence | |
1225 | * harmless to write 0 into. */ | |
1226 | I915_WRITE_NOTRACE(MI_MODE, 0); | |
1227 | } | |
1228 | ||
f7000883 AK |
1229 | #define __i915_read(x, y) \ |
1230 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ | |
1231 | u##x val = 0; \ | |
a8b1397d DV |
1232 | if (IS_GEN5(dev_priv->dev)) \ |
1233 | ilk_dummy_write(dev_priv); \ | |
f7000883 | 1234 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ |
c937504e KP |
1235 | unsigned long irqflags; \ |
1236 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \ | |
1237 | if (dev_priv->forcewake_count == 0) \ | |
990bbdad | 1238 | dev_priv->gt.force_wake_get(dev_priv); \ |
f7000883 | 1239 | val = read##y(dev_priv->regs + reg); \ |
c937504e | 1240 | if (dev_priv->forcewake_count == 0) \ |
990bbdad | 1241 | dev_priv->gt.force_wake_put(dev_priv); \ |
c937504e | 1242 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \ |
f7dff0c9 JB |
1243 | } else if (IS_VALLEYVIEW(dev_priv->dev) && IS_DISPLAYREG(reg)) { \ |
1244 | val = read##y(dev_priv->regs + reg + 0x180000); \ | |
f7000883 AK |
1245 | } else { \ |
1246 | val = read##y(dev_priv->regs + reg); \ | |
1247 | } \ | |
1248 | trace_i915_reg_rw(false, reg, val, sizeof(val)); \ | |
1249 | return val; \ | |
1250 | } | |
1251 | ||
1252 | __i915_read(8, b) | |
1253 | __i915_read(16, w) | |
1254 | __i915_read(32, l) | |
1255 | __i915_read(64, q) | |
1256 | #undef __i915_read | |
1257 | ||
1258 | #define __i915_write(x, y) \ | |
1259 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ | |
67a3744f | 1260 | u32 __fifo_ret = 0; \ |
f7000883 AK |
1261 | trace_i915_reg_rw(true, reg, val, sizeof(val)); \ |
1262 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ | |
67a3744f | 1263 | __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \ |
f7000883 | 1264 | } \ |
a8b1397d DV |
1265 | if (IS_GEN5(dev_priv->dev)) \ |
1266 | ilk_dummy_write(dev_priv); \ | |
c54e5904 PZ |
1267 | if (IS_HASWELL(dev_priv->dev) && (I915_READ_NOTRACE(GEN7_ERR_INT) & ERR_INT_MMIO_UNCLAIMED)) { \ |
1268 | DRM_ERROR("Unknown unclaimed register before writing to %x\n", reg); \ | |
1269 | I915_WRITE_NOTRACE(GEN7_ERR_INT, ERR_INT_MMIO_UNCLAIMED); \ | |
1270 | } \ | |
f7dff0c9 JB |
1271 | if (IS_VALLEYVIEW(dev_priv->dev) && IS_DISPLAYREG(reg)) { \ |
1272 | write##y(val, dev_priv->regs + reg + 0x180000); \ | |
1273 | } else { \ | |
1274 | write##y(val, dev_priv->regs + reg); \ | |
1275 | } \ | |
67a3744f BW |
1276 | if (unlikely(__fifo_ret)) { \ |
1277 | gen6_gt_check_fifodbg(dev_priv); \ | |
1278 | } \ | |
b4c145c1 BW |
1279 | if (IS_HASWELL(dev_priv->dev) && (I915_READ_NOTRACE(GEN7_ERR_INT) & ERR_INT_MMIO_UNCLAIMED)) { \ |
1280 | DRM_ERROR("Unclaimed write to %x\n", reg); \ | |
1281 | writel(ERR_INT_MMIO_UNCLAIMED, dev_priv->regs + GEN7_ERR_INT); \ | |
1282 | } \ | |
f7000883 AK |
1283 | } |
1284 | __i915_write(8, b) | |
1285 | __i915_write(16, w) | |
1286 | __i915_write(32, l) | |
1287 | __i915_write(64, q) | |
1288 | #undef __i915_write | |
c0c7babc BW |
1289 | |
1290 | static const struct register_whitelist { | |
1291 | uint64_t offset; | |
1292 | uint32_t size; | |
1293 | uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */ | |
1294 | } whitelist[] = { | |
1295 | { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 }, | |
1296 | }; | |
1297 | ||
1298 | int i915_reg_read_ioctl(struct drm_device *dev, | |
1299 | void *data, struct drm_file *file) | |
1300 | { | |
1301 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1302 | struct drm_i915_reg_read *reg = data; | |
1303 | struct register_whitelist const *entry = whitelist; | |
1304 | int i; | |
1305 | ||
1306 | for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) { | |
1307 | if (entry->offset == reg->offset && | |
1308 | (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask)) | |
1309 | break; | |
1310 | } | |
1311 | ||
1312 | if (i == ARRAY_SIZE(whitelist)) | |
1313 | return -EINVAL; | |
1314 | ||
1315 | switch (entry->size) { | |
1316 | case 8: | |
1317 | reg->val = I915_READ64(reg->offset); | |
1318 | break; | |
1319 | case 4: | |
1320 | reg->val = I915_READ(reg->offset); | |
1321 | break; | |
1322 | case 2: | |
1323 | reg->val = I915_READ16(reg->offset); | |
1324 | break; | |
1325 | case 1: | |
1326 | reg->val = I915_READ8(reg->offset); | |
1327 | break; | |
1328 | default: | |
1329 | WARN_ON(1); | |
1330 | return -EINVAL; | |
1331 | } | |
1332 | ||
1333 | return 0; | |
1334 | } |