Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 CW |
33 | #include <uapi/drm/i915_drm.h> |
34 | ||
585fb111 | 35 | #include "i915_reg.h" |
79e53945 | 36 | #include "intel_bios.h" |
8187a2b7 | 37 | #include "intel_ringbuffer.h" |
0839ccb8 | 38 | #include <linux/io-mapping.h> |
f899fc64 | 39 | #include <linux/i2c.h> |
c167a6fc | 40 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 41 | #include <drm/intel-gtt.h> |
aaa6fd2a | 42 | #include <linux/backlight.h> |
2911a35b | 43 | #include <linux/intel-iommu.h> |
742cbee8 | 44 | #include <linux/kref.h> |
9ee32fea | 45 | #include <linux/pm_qos.h> |
585fb111 | 46 | |
1da177e4 LT |
47 | /* General customization: |
48 | */ | |
49 | ||
50 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
51 | ||
52 | #define DRIVER_NAME "i915" | |
53 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 54 | #define DRIVER_DATE "20080730" |
1da177e4 | 55 | |
317c35d1 | 56 | enum pipe { |
752aa88a | 57 | INVALID_PIPE = -1, |
317c35d1 JB |
58 | PIPE_A = 0, |
59 | PIPE_B, | |
9db4a9c7 | 60 | PIPE_C, |
a57c774a AK |
61 | _PIPE_EDP, |
62 | I915_MAX_PIPES = _PIPE_EDP | |
317c35d1 | 63 | }; |
9db4a9c7 | 64 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 65 | |
a5c961d1 PZ |
66 | enum transcoder { |
67 | TRANSCODER_A = 0, | |
68 | TRANSCODER_B, | |
69 | TRANSCODER_C, | |
a57c774a AK |
70 | TRANSCODER_EDP, |
71 | I915_MAX_TRANSCODERS | |
a5c961d1 PZ |
72 | }; |
73 | #define transcoder_name(t) ((t) + 'A') | |
74 | ||
80824003 JB |
75 | enum plane { |
76 | PLANE_A = 0, | |
77 | PLANE_B, | |
9db4a9c7 | 78 | PLANE_C, |
80824003 | 79 | }; |
9db4a9c7 | 80 | #define plane_name(p) ((p) + 'A') |
52440211 | 81 | |
d615a166 | 82 | #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A') |
06da8da2 | 83 | |
2b139522 ED |
84 | enum port { |
85 | PORT_A = 0, | |
86 | PORT_B, | |
87 | PORT_C, | |
88 | PORT_D, | |
89 | PORT_E, | |
90 | I915_MAX_PORTS | |
91 | }; | |
92 | #define port_name(p) ((p) + 'A') | |
93 | ||
e4607fcf CML |
94 | #define I915_NUM_PHYS_VLV 1 |
95 | ||
96 | enum dpio_channel { | |
97 | DPIO_CH0, | |
98 | DPIO_CH1 | |
99 | }; | |
100 | ||
101 | enum dpio_phy { | |
102 | DPIO_PHY0, | |
103 | DPIO_PHY1 | |
104 | }; | |
105 | ||
b97186f0 PZ |
106 | enum intel_display_power_domain { |
107 | POWER_DOMAIN_PIPE_A, | |
108 | POWER_DOMAIN_PIPE_B, | |
109 | POWER_DOMAIN_PIPE_C, | |
110 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
111 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
112 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
113 | POWER_DOMAIN_TRANSCODER_A, | |
114 | POWER_DOMAIN_TRANSCODER_B, | |
115 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 116 | POWER_DOMAIN_TRANSCODER_EDP, |
319be8ae ID |
117 | POWER_DOMAIN_PORT_DDI_A_2_LANES, |
118 | POWER_DOMAIN_PORT_DDI_A_4_LANES, | |
119 | POWER_DOMAIN_PORT_DDI_B_2_LANES, | |
120 | POWER_DOMAIN_PORT_DDI_B_4_LANES, | |
121 | POWER_DOMAIN_PORT_DDI_C_2_LANES, | |
122 | POWER_DOMAIN_PORT_DDI_C_4_LANES, | |
123 | POWER_DOMAIN_PORT_DDI_D_2_LANES, | |
124 | POWER_DOMAIN_PORT_DDI_D_4_LANES, | |
125 | POWER_DOMAIN_PORT_DSI, | |
126 | POWER_DOMAIN_PORT_CRT, | |
127 | POWER_DOMAIN_PORT_OTHER, | |
cdf8dd7f | 128 | POWER_DOMAIN_VGA, |
fbeeaa23 | 129 | POWER_DOMAIN_AUDIO, |
baa70707 | 130 | POWER_DOMAIN_INIT, |
bddc7645 ID |
131 | |
132 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
133 | }; |
134 | ||
135 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
136 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
137 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
138 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
139 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
140 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 141 | |
1d843f9d EE |
142 | enum hpd_pin { |
143 | HPD_NONE = 0, | |
144 | HPD_PORT_A = HPD_NONE, /* PORT_A is internal */ | |
145 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ | |
146 | HPD_CRT, | |
147 | HPD_SDVO_B, | |
148 | HPD_SDVO_C, | |
149 | HPD_PORT_B, | |
150 | HPD_PORT_C, | |
151 | HPD_PORT_D, | |
152 | HPD_NUM_PINS | |
153 | }; | |
154 | ||
2a2d5482 CW |
155 | #define I915_GEM_GPU_DOMAINS \ |
156 | (I915_GEM_DOMAIN_RENDER | \ | |
157 | I915_GEM_DOMAIN_SAMPLER | \ | |
158 | I915_GEM_DOMAIN_COMMAND | \ | |
159 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
160 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 161 | |
7eb552ae | 162 | #define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++) |
d615a166 | 163 | #define for_each_sprite(p, s) for ((s) = 0; (s) < INTEL_INFO(dev)->num_sprites[(p)]; (s)++) |
9db4a9c7 | 164 | |
6c2b7c12 DV |
165 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
166 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
167 | if ((intel_encoder)->base.crtc == (__crtc)) | |
168 | ||
53f5e3ca JB |
169 | #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \ |
170 | list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \ | |
171 | if ((intel_connector)->base.encoder == (__encoder)) | |
172 | ||
e7b903d2 DV |
173 | struct drm_i915_private; |
174 | ||
46edb027 DV |
175 | enum intel_dpll_id { |
176 | DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */ | |
177 | /* real shared dpll ids must be >= 0 */ | |
178 | DPLL_ID_PCH_PLL_A, | |
179 | DPLL_ID_PCH_PLL_B, | |
180 | }; | |
181 | #define I915_NUM_PLLS 2 | |
182 | ||
5358901f | 183 | struct intel_dpll_hw_state { |
66e985c0 | 184 | uint32_t dpll; |
8bcc2795 | 185 | uint32_t dpll_md; |
66e985c0 DV |
186 | uint32_t fp0; |
187 | uint32_t fp1; | |
5358901f DV |
188 | }; |
189 | ||
e72f9fbf | 190 | struct intel_shared_dpll { |
ee7b9f93 JB |
191 | int refcount; /* count of number of CRTCs sharing this PLL */ |
192 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ | |
193 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
46edb027 DV |
194 | const char *name; |
195 | /* should match the index in the dev_priv->shared_dplls array */ | |
196 | enum intel_dpll_id id; | |
5358901f | 197 | struct intel_dpll_hw_state hw_state; |
15bdd4cf DV |
198 | void (*mode_set)(struct drm_i915_private *dev_priv, |
199 | struct intel_shared_dpll *pll); | |
e7b903d2 DV |
200 | void (*enable)(struct drm_i915_private *dev_priv, |
201 | struct intel_shared_dpll *pll); | |
202 | void (*disable)(struct drm_i915_private *dev_priv, | |
203 | struct intel_shared_dpll *pll); | |
5358901f DV |
204 | bool (*get_hw_state)(struct drm_i915_private *dev_priv, |
205 | struct intel_shared_dpll *pll, | |
206 | struct intel_dpll_hw_state *hw_state); | |
ee7b9f93 | 207 | }; |
ee7b9f93 | 208 | |
e69d0bc1 DV |
209 | /* Used by dp and fdi links */ |
210 | struct intel_link_m_n { | |
211 | uint32_t tu; | |
212 | uint32_t gmch_m; | |
213 | uint32_t gmch_n; | |
214 | uint32_t link_m; | |
215 | uint32_t link_n; | |
216 | }; | |
217 | ||
218 | void intel_link_compute_m_n(int bpp, int nlanes, | |
219 | int pixel_clock, int link_clock, | |
220 | struct intel_link_m_n *m_n); | |
221 | ||
6441ab5f PZ |
222 | struct intel_ddi_plls { |
223 | int spll_refcount; | |
224 | int wrpll1_refcount; | |
225 | int wrpll2_refcount; | |
226 | }; | |
227 | ||
1da177e4 LT |
228 | /* Interface history: |
229 | * | |
230 | * 1.1: Original. | |
0d6aa60b DA |
231 | * 1.2: Add Power Management |
232 | * 1.3: Add vblank support | |
de227f5f | 233 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 234 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
235 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
236 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
237 | */ |
238 | #define DRIVER_MAJOR 1 | |
2228ed67 | 239 | #define DRIVER_MINOR 6 |
1da177e4 LT |
240 | #define DRIVER_PATCHLEVEL 0 |
241 | ||
23bc5982 | 242 | #define WATCH_LISTS 0 |
42d6ab48 | 243 | #define WATCH_GTT 0 |
673a394b | 244 | |
71acb5eb DA |
245 | #define I915_GEM_PHYS_CURSOR_0 1 |
246 | #define I915_GEM_PHYS_CURSOR_1 2 | |
247 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
248 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
249 | ||
250 | struct drm_i915_gem_phys_object { | |
251 | int id; | |
252 | struct page **page_list; | |
253 | drm_dma_handle_t *handle; | |
05394f39 | 254 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
255 | }; |
256 | ||
0a3e67a4 JB |
257 | struct opregion_header; |
258 | struct opregion_acpi; | |
259 | struct opregion_swsci; | |
260 | struct opregion_asle; | |
261 | ||
8ee1c3db | 262 | struct intel_opregion { |
5bc4418b BW |
263 | struct opregion_header __iomem *header; |
264 | struct opregion_acpi __iomem *acpi; | |
265 | struct opregion_swsci __iomem *swsci; | |
ebde53c7 JN |
266 | u32 swsci_gbda_sub_functions; |
267 | u32 swsci_sbcb_sub_functions; | |
5bc4418b BW |
268 | struct opregion_asle __iomem *asle; |
269 | void __iomem *vbt; | |
01fe9dbd | 270 | u32 __iomem *lid_state; |
91a60f20 | 271 | struct work_struct asle_work; |
8ee1c3db | 272 | }; |
44834a67 | 273 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 274 | |
6ef3d427 CW |
275 | struct intel_overlay; |
276 | struct intel_overlay_error_state; | |
277 | ||
7c1c2871 DA |
278 | struct drm_i915_master_private { |
279 | drm_local_map_t *sarea; | |
280 | struct _drm_i915_sarea *sarea_priv; | |
281 | }; | |
de151cf6 | 282 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
283 | #define I915_MAX_NUM_FENCES 32 |
284 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
285 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
286 | |
287 | struct drm_i915_fence_reg { | |
007cc8ac | 288 | struct list_head lru_list; |
caea7476 | 289 | struct drm_i915_gem_object *obj; |
1690e1eb | 290 | int pin_count; |
de151cf6 | 291 | }; |
7c1c2871 | 292 | |
9b9d172d | 293 | struct sdvo_device_mapping { |
e957d772 | 294 | u8 initialized; |
9b9d172d | 295 | u8 dvo_port; |
296 | u8 slave_addr; | |
297 | u8 dvo_wiring; | |
e957d772 | 298 | u8 i2c_pin; |
b1083333 | 299 | u8 ddc_pin; |
9b9d172d | 300 | }; |
301 | ||
c4a1d9e4 CW |
302 | struct intel_display_error_state; |
303 | ||
63eeaf38 | 304 | struct drm_i915_error_state { |
742cbee8 | 305 | struct kref ref; |
585b0288 BW |
306 | struct timeval time; |
307 | ||
cb383002 | 308 | char error_msg[128]; |
48b031e3 | 309 | u32 reset_count; |
62d5d69b | 310 | u32 suspend_count; |
cb383002 | 311 | |
585b0288 | 312 | /* Generic register state */ |
63eeaf38 JB |
313 | u32 eir; |
314 | u32 pgtbl_er; | |
be998e2e | 315 | u32 ier; |
b9a3906b | 316 | u32 ccid; |
0f3b6849 CW |
317 | u32 derrmr; |
318 | u32 forcewake; | |
585b0288 BW |
319 | u32 error; /* gen6+ */ |
320 | u32 err_int; /* gen7 */ | |
321 | u32 done_reg; | |
91ec5d11 BW |
322 | u32 gac_eco; |
323 | u32 gam_ecochk; | |
324 | u32 gab_ctl; | |
325 | u32 gfx_mode; | |
585b0288 | 326 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
9db4a9c7 | 327 | u32 pipestat[I915_MAX_PIPES]; |
585b0288 BW |
328 | u64 fence[I915_MAX_NUM_FENCES]; |
329 | struct intel_overlay_error_state *overlay; | |
330 | struct intel_display_error_state *display; | |
331 | ||
52d39a21 | 332 | struct drm_i915_error_ring { |
372fbb8e | 333 | bool valid; |
362b8af7 BW |
334 | /* Software tracked state */ |
335 | bool waiting; | |
336 | int hangcheck_score; | |
337 | enum intel_ring_hangcheck_action hangcheck_action; | |
338 | int num_requests; | |
339 | ||
340 | /* our own tracking of ring head and tail */ | |
341 | u32 cpu_ring_head; | |
342 | u32 cpu_ring_tail; | |
343 | ||
344 | u32 semaphore_seqno[I915_NUM_RINGS - 1]; | |
345 | ||
346 | /* Register state */ | |
347 | u32 tail; | |
348 | u32 head; | |
349 | u32 ctl; | |
350 | u32 hws; | |
351 | u32 ipeir; | |
352 | u32 ipehr; | |
353 | u32 instdone; | |
362b8af7 BW |
354 | u32 bbstate; |
355 | u32 instpm; | |
356 | u32 instps; | |
357 | u32 seqno; | |
358 | u64 bbaddr; | |
50877445 | 359 | u64 acthd; |
362b8af7 BW |
360 | u32 fault_reg; |
361 | u32 faddr; | |
362 | u32 rc_psmi; /* sleep state */ | |
363 | u32 semaphore_mboxes[I915_NUM_RINGS - 1]; | |
364 | ||
52d39a21 CW |
365 | struct drm_i915_error_object { |
366 | int page_count; | |
367 | u32 gtt_offset; | |
368 | u32 *pages[0]; | |
ab0e7ff9 | 369 | } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page; |
362b8af7 | 370 | |
52d39a21 CW |
371 | struct drm_i915_error_request { |
372 | long jiffies; | |
373 | u32 seqno; | |
ee4f42b1 | 374 | u32 tail; |
52d39a21 | 375 | } *requests; |
6c7a01ec BW |
376 | |
377 | struct { | |
378 | u32 gfx_mode; | |
379 | union { | |
380 | u64 pdp[4]; | |
381 | u32 pp_dir_base; | |
382 | }; | |
383 | } vm_info; | |
ab0e7ff9 CW |
384 | |
385 | pid_t pid; | |
386 | char comm[TASK_COMM_LEN]; | |
52d39a21 | 387 | } ring[I915_NUM_RINGS]; |
9df30794 | 388 | struct drm_i915_error_buffer { |
a779e5ab | 389 | u32 size; |
9df30794 | 390 | u32 name; |
0201f1ec | 391 | u32 rseqno, wseqno; |
9df30794 CW |
392 | u32 gtt_offset; |
393 | u32 read_domains; | |
394 | u32 write_domain; | |
4b9de737 | 395 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
396 | s32 pinned:2; |
397 | u32 tiling:2; | |
398 | u32 dirty:1; | |
399 | u32 purgeable:1; | |
5d1333fc | 400 | s32 ring:4; |
f56383cb | 401 | u32 cache_level:3; |
95f5301d | 402 | } **active_bo, **pinned_bo; |
6c7a01ec | 403 | |
95f5301d | 404 | u32 *active_bo_count, *pinned_bo_count; |
63eeaf38 JB |
405 | }; |
406 | ||
7bd688cd | 407 | struct intel_connector; |
b8cecdf5 | 408 | struct intel_crtc_config; |
46f297fb | 409 | struct intel_plane_config; |
0e8ffe1b | 410 | struct intel_crtc; |
ee9300bb DV |
411 | struct intel_limit; |
412 | struct dpll; | |
b8cecdf5 | 413 | |
e70236a8 | 414 | struct drm_i915_display_funcs { |
ee5382ae | 415 | bool (*fbc_enabled)(struct drm_device *dev); |
993495ae | 416 | void (*enable_fbc)(struct drm_crtc *crtc); |
e70236a8 JB |
417 | void (*disable_fbc)(struct drm_device *dev); |
418 | int (*get_display_clock_speed)(struct drm_device *dev); | |
419 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
ee9300bb DV |
420 | /** |
421 | * find_dpll() - Find the best values for the PLL | |
422 | * @limit: limits for the PLL | |
423 | * @crtc: current CRTC | |
424 | * @target: target frequency in kHz | |
425 | * @refclk: reference clock frequency in kHz | |
426 | * @match_clock: if provided, @best_clock P divider must | |
427 | * match the P divider from @match_clock | |
428 | * used for LVDS downclocking | |
429 | * @best_clock: best PLL values found | |
430 | * | |
431 | * Returns true on success, false on failure. | |
432 | */ | |
433 | bool (*find_dpll)(const struct intel_limit *limit, | |
434 | struct drm_crtc *crtc, | |
435 | int target, int refclk, | |
436 | struct dpll *match_clock, | |
437 | struct dpll *best_clock); | |
46ba614c | 438 | void (*update_wm)(struct drm_crtc *crtc); |
adf3d35e VS |
439 | void (*update_sprite_wm)(struct drm_plane *plane, |
440 | struct drm_crtc *crtc, | |
4c4ff43a | 441 | uint32_t sprite_width, int pixel_size, |
bdd57d03 | 442 | bool enable, bool scaled); |
47fab737 | 443 | void (*modeset_global_resources)(struct drm_device *dev); |
0e8ffe1b DV |
444 | /* Returns the active state of the crtc, and if the crtc is active, |
445 | * fills out the pipe-config with the hw state. */ | |
446 | bool (*get_pipe_config)(struct intel_crtc *, | |
447 | struct intel_crtc_config *); | |
46f297fb JB |
448 | void (*get_plane_config)(struct intel_crtc *, |
449 | struct intel_plane_config *); | |
f564048e | 450 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
f564048e EA |
451 | int x, int y, |
452 | struct drm_framebuffer *old_fb); | |
76e5a89c DV |
453 | void (*crtc_enable)(struct drm_crtc *crtc); |
454 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 455 | void (*off)(struct drm_crtc *crtc); |
e0dac65e | 456 | void (*write_eld)(struct drm_connector *connector, |
34427052 JN |
457 | struct drm_crtc *crtc, |
458 | struct drm_display_mode *mode); | |
674cf967 | 459 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 460 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
461 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
462 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
463 | struct drm_i915_gem_object *obj, |
464 | uint32_t flags); | |
262ca2b0 MR |
465 | int (*update_primary_plane)(struct drm_crtc *crtc, |
466 | struct drm_framebuffer *fb, | |
467 | int x, int y); | |
20afbda2 | 468 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
469 | /* clock updates for mode set */ |
470 | /* cursor updates */ | |
471 | /* render clock increase/decrease */ | |
472 | /* display clock increase/decrease */ | |
473 | /* pll clock increase/decrease */ | |
7bd688cd JN |
474 | |
475 | int (*setup_backlight)(struct intel_connector *connector); | |
7bd688cd JN |
476 | uint32_t (*get_backlight)(struct intel_connector *connector); |
477 | void (*set_backlight)(struct intel_connector *connector, | |
478 | uint32_t level); | |
479 | void (*disable_backlight)(struct intel_connector *connector); | |
480 | void (*enable_backlight)(struct intel_connector *connector); | |
e70236a8 JB |
481 | }; |
482 | ||
907b28c5 | 483 | struct intel_uncore_funcs { |
c8d9a590 D |
484 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
485 | int fw_engine); | |
486 | void (*force_wake_put)(struct drm_i915_private *dev_priv, | |
487 | int fw_engine); | |
0b274481 BW |
488 | |
489 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
490 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
491 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
492 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
493 | ||
494 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset, | |
495 | uint8_t val, bool trace); | |
496 | void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset, | |
497 | uint16_t val, bool trace); | |
498 | void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset, | |
499 | uint32_t val, bool trace); | |
500 | void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset, | |
501 | uint64_t val, bool trace); | |
990bbdad CW |
502 | }; |
503 | ||
907b28c5 CW |
504 | struct intel_uncore { |
505 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
506 | ||
507 | struct intel_uncore_funcs funcs; | |
508 | ||
509 | unsigned fifo_count; | |
510 | unsigned forcewake_count; | |
aec347ab | 511 | |
940aece4 D |
512 | unsigned fw_rendercount; |
513 | unsigned fw_mediacount; | |
514 | ||
8232644c | 515 | struct timer_list force_wake_timer; |
907b28c5 CW |
516 | }; |
517 | ||
79fc46df DL |
518 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
519 | func(is_mobile) sep \ | |
520 | func(is_i85x) sep \ | |
521 | func(is_i915g) sep \ | |
522 | func(is_i945gm) sep \ | |
523 | func(is_g33) sep \ | |
524 | func(need_gfx_hws) sep \ | |
525 | func(is_g4x) sep \ | |
526 | func(is_pineview) sep \ | |
527 | func(is_broadwater) sep \ | |
528 | func(is_crestline) sep \ | |
529 | func(is_ivybridge) sep \ | |
530 | func(is_valleyview) sep \ | |
531 | func(is_haswell) sep \ | |
b833d685 | 532 | func(is_preliminary) sep \ |
79fc46df DL |
533 | func(has_fbc) sep \ |
534 | func(has_pipe_cxsr) sep \ | |
535 | func(has_hotplug) sep \ | |
536 | func(cursor_needs_physical) sep \ | |
537 | func(has_overlay) sep \ | |
538 | func(overlay_needs_physical) sep \ | |
539 | func(supports_tv) sep \ | |
dd93be58 | 540 | func(has_llc) sep \ |
30568c45 DL |
541 | func(has_ddi) sep \ |
542 | func(has_fpga_dbg) | |
c96ea64e | 543 | |
a587f779 DL |
544 | #define DEFINE_FLAG(name) u8 name:1 |
545 | #define SEP_SEMICOLON ; | |
c96ea64e | 546 | |
cfdf1fa2 | 547 | struct intel_device_info { |
10fce67a | 548 | u32 display_mmio_offset; |
7eb552ae | 549 | u8 num_pipes:3; |
d615a166 | 550 | u8 num_sprites[I915_MAX_PIPES]; |
c96c3a8c | 551 | u8 gen; |
73ae478c | 552 | u8 ring_mask; /* Rings supported by the HW */ |
a587f779 | 553 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
a57c774a AK |
554 | /* Register offsets for the various display pipes and transcoders */ |
555 | int pipe_offsets[I915_MAX_TRANSCODERS]; | |
556 | int trans_offsets[I915_MAX_TRANSCODERS]; | |
557 | int dpll_offsets[I915_MAX_PIPES]; | |
558 | int dpll_md_offsets[I915_MAX_PIPES]; | |
559 | int palette_offsets[I915_MAX_PIPES]; | |
cfdf1fa2 KH |
560 | }; |
561 | ||
a587f779 DL |
562 | #undef DEFINE_FLAG |
563 | #undef SEP_SEMICOLON | |
564 | ||
7faf1ab2 DV |
565 | enum i915_cache_level { |
566 | I915_CACHE_NONE = 0, | |
350ec881 CW |
567 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
568 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
569 | caches, eg sampler/render caches, and the | |
570 | large Last-Level-Cache. LLC is coherent with | |
571 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 572 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
573 | }; |
574 | ||
2d04befb KG |
575 | typedef uint32_t gen6_gtt_pte_t; |
576 | ||
6f65e29a BW |
577 | /** |
578 | * A VMA represents a GEM BO that is bound into an address space. Therefore, a | |
579 | * VMA's presence cannot be guaranteed before binding, or after unbinding the | |
580 | * object into/from the address space. | |
581 | * | |
582 | * To make things as simple as possible (ie. no refcounting), a VMA's lifetime | |
583 | * will always be <= an objects lifetime. So object refcounting should cover us. | |
584 | */ | |
585 | struct i915_vma { | |
586 | struct drm_mm_node node; | |
587 | struct drm_i915_gem_object *obj; | |
588 | struct i915_address_space *vm; | |
589 | ||
590 | /** This object's place on the active/inactive lists */ | |
591 | struct list_head mm_list; | |
592 | ||
593 | struct list_head vma_link; /* Link in the object's VMA list */ | |
594 | ||
595 | /** This vma's place in the batchbuffer or on the eviction list */ | |
596 | struct list_head exec_list; | |
597 | ||
598 | /** | |
599 | * Used for performing relocations during execbuffer insertion. | |
600 | */ | |
601 | struct hlist_node exec_node; | |
602 | unsigned long exec_handle; | |
603 | struct drm_i915_gem_exec_object2 *exec_entry; | |
604 | ||
605 | /** | |
606 | * How many users have pinned this object in GTT space. The following | |
607 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
608 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
609 | * times for the same batchbuffer), and the framebuffer code. When | |
610 | * switching/pageflipping, the framebuffer code has at most two buffers | |
611 | * pinned per crtc. | |
612 | * | |
613 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
614 | * bits with absolutely no headroom. So use 4 bits. */ | |
615 | unsigned int pin_count:4; | |
616 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf | |
617 | ||
618 | /** Unmap an object from an address space. This usually consists of | |
619 | * setting the valid PTE entries to a reserved scratch page. */ | |
620 | void (*unbind_vma)(struct i915_vma *vma); | |
621 | /* Map an object into an address space with the given cache flags. */ | |
622 | #define GLOBAL_BIND (1<<0) | |
623 | void (*bind_vma)(struct i915_vma *vma, | |
624 | enum i915_cache_level cache_level, | |
625 | u32 flags); | |
626 | }; | |
627 | ||
853ba5d2 | 628 | struct i915_address_space { |
93bd8649 | 629 | struct drm_mm mm; |
853ba5d2 | 630 | struct drm_device *dev; |
a7bbbd63 | 631 | struct list_head global_link; |
853ba5d2 BW |
632 | unsigned long start; /* Start offset always 0 for dri2 */ |
633 | size_t total; /* size addr space maps (ex. 2GB for ggtt) */ | |
634 | ||
635 | struct { | |
636 | dma_addr_t addr; | |
637 | struct page *page; | |
638 | } scratch; | |
639 | ||
5cef07e1 BW |
640 | /** |
641 | * List of objects currently involved in rendering. | |
642 | * | |
643 | * Includes buffers having the contents of their GPU caches | |
644 | * flushed, not necessarily primitives. last_rendering_seqno | |
645 | * represents when the rendering involved will be completed. | |
646 | * | |
647 | * A reference is held on the buffer while on this list. | |
648 | */ | |
649 | struct list_head active_list; | |
650 | ||
651 | /** | |
652 | * LRU list of objects which are not in the ringbuffer and | |
653 | * are ready to unbind, but are still in the GTT. | |
654 | * | |
655 | * last_rendering_seqno is 0 while an object is in this list. | |
656 | * | |
657 | * A reference is not held on the buffer while on this list, | |
658 | * as merely being GTT-bound shouldn't prevent its being | |
659 | * freed, and we'll pull it off the list in the free path. | |
660 | */ | |
661 | struct list_head inactive_list; | |
662 | ||
853ba5d2 BW |
663 | /* FIXME: Need a more generic return type */ |
664 | gen6_gtt_pte_t (*pte_encode)(dma_addr_t addr, | |
b35b380e BW |
665 | enum i915_cache_level level, |
666 | bool valid); /* Create a valid PTE */ | |
853ba5d2 | 667 | void (*clear_range)(struct i915_address_space *vm, |
782f1495 BW |
668 | uint64_t start, |
669 | uint64_t length, | |
828c7908 | 670 | bool use_scratch); |
853ba5d2 BW |
671 | void (*insert_entries)(struct i915_address_space *vm, |
672 | struct sg_table *st, | |
782f1495 | 673 | uint64_t start, |
853ba5d2 BW |
674 | enum i915_cache_level cache_level); |
675 | void (*cleanup)(struct i915_address_space *vm); | |
676 | }; | |
677 | ||
5d4545ae BW |
678 | /* The Graphics Translation Table is the way in which GEN hardware translates a |
679 | * Graphics Virtual Address into a Physical Address. In addition to the normal | |
680 | * collateral associated with any va->pa translations GEN hardware also has a | |
681 | * portion of the GTT which can be mapped by the CPU and remain both coherent | |
682 | * and correct (in cases like swizzling). That region is referred to as GMADR in | |
683 | * the spec. | |
684 | */ | |
685 | struct i915_gtt { | |
853ba5d2 | 686 | struct i915_address_space base; |
baa09f5f | 687 | size_t stolen_size; /* Total size of stolen memory */ |
5d4545ae BW |
688 | |
689 | unsigned long mappable_end; /* End offset that we can CPU map */ | |
690 | struct io_mapping *mappable; /* Mapping to our CPU mappable region */ | |
691 | phys_addr_t mappable_base; /* PA of our GMADR */ | |
692 | ||
693 | /** "Graphics Stolen Memory" holds the global PTEs */ | |
694 | void __iomem *gsm; | |
a81cc00c BW |
695 | |
696 | bool do_idle_maps; | |
7faf1ab2 | 697 | |
911bdf0a | 698 | int mtrr; |
7faf1ab2 DV |
699 | |
700 | /* global gtt ops */ | |
baa09f5f | 701 | int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total, |
41907ddc BW |
702 | size_t *stolen, phys_addr_t *mappable_base, |
703 | unsigned long *mappable_end); | |
5d4545ae | 704 | }; |
853ba5d2 | 705 | #define gtt_total_entries(gtt) ((gtt).base.total >> PAGE_SHIFT) |
5d4545ae | 706 | |
7ad47cf2 | 707 | #define GEN8_LEGACY_PDPS 4 |
1d2a314c | 708 | struct i915_hw_ppgtt { |
853ba5d2 | 709 | struct i915_address_space base; |
c7c48dfd | 710 | struct kref ref; |
c8d4c0d6 | 711 | struct drm_mm_node node; |
1d2a314c | 712 | unsigned num_pd_entries; |
5abbcca3 | 713 | unsigned num_pd_pages; /* gen8+ */ |
37aca44a BW |
714 | union { |
715 | struct page **pt_pages; | |
7ad47cf2 | 716 | struct page **gen8_pt_pages[GEN8_LEGACY_PDPS]; |
37aca44a BW |
717 | }; |
718 | struct page *pd_pages; | |
37aca44a BW |
719 | union { |
720 | uint32_t pd_offset; | |
7ad47cf2 | 721 | dma_addr_t pd_dma_addr[GEN8_LEGACY_PDPS]; |
37aca44a BW |
722 | }; |
723 | union { | |
724 | dma_addr_t *pt_dma_addr; | |
725 | dma_addr_t *gen8_pt_dma_addr[4]; | |
726 | }; | |
27173f1f | 727 | |
6313c204 CW |
728 | struct i915_hw_context *ctx; |
729 | ||
a3d67d23 | 730 | int (*enable)(struct i915_hw_ppgtt *ppgtt); |
eeb9488e BW |
731 | int (*switch_mm)(struct i915_hw_ppgtt *ppgtt, |
732 | struct intel_ring_buffer *ring, | |
733 | bool synchronous); | |
87d60b63 | 734 | void (*debug_dump)(struct i915_hw_ppgtt *ppgtt, struct seq_file *m); |
1d2a314c DV |
735 | }; |
736 | ||
e59ec13d MK |
737 | struct i915_ctx_hang_stats { |
738 | /* This context had batch pending when hang was declared */ | |
739 | unsigned batch_pending; | |
740 | ||
741 | /* This context had batch active when hang was declared */ | |
742 | unsigned batch_active; | |
be62acb4 MK |
743 | |
744 | /* Time when this context was last blamed for a GPU reset */ | |
745 | unsigned long guilty_ts; | |
746 | ||
747 | /* This context is banned to submit more work */ | |
748 | bool banned; | |
e59ec13d | 749 | }; |
40521054 BW |
750 | |
751 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
752 | #define DEFAULT_CONTEXT_ID 0 | |
753 | struct i915_hw_context { | |
dce3271b | 754 | struct kref ref; |
40521054 | 755 | int id; |
e0556841 | 756 | bool is_initialized; |
3ccfd19d | 757 | uint8_t remap_slice; |
40521054 | 758 | struct drm_i915_file_private *file_priv; |
0009e46c | 759 | struct intel_ring_buffer *last_ring; |
40521054 | 760 | struct drm_i915_gem_object *obj; |
e59ec13d | 761 | struct i915_ctx_hang_stats hang_stats; |
c7c48dfd | 762 | struct i915_address_space *vm; |
a33afea5 BW |
763 | |
764 | struct list_head link; | |
40521054 BW |
765 | }; |
766 | ||
5c3fe8b0 BW |
767 | struct i915_fbc { |
768 | unsigned long size; | |
769 | unsigned int fb_id; | |
770 | enum plane plane; | |
771 | int y; | |
772 | ||
773 | struct drm_mm_node *compressed_fb; | |
774 | struct drm_mm_node *compressed_llb; | |
775 | ||
776 | struct intel_fbc_work { | |
777 | struct delayed_work work; | |
778 | struct drm_crtc *crtc; | |
779 | struct drm_framebuffer *fb; | |
5c3fe8b0 BW |
780 | } *fbc_work; |
781 | ||
29ebf90f CW |
782 | enum no_fbc_reason { |
783 | FBC_OK, /* FBC is enabled */ | |
784 | FBC_UNSUPPORTED, /* FBC is not supported by this chipset */ | |
5c3fe8b0 BW |
785 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
786 | FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */ | |
787 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
788 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
789 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
790 | FBC_NOT_TILED, /* buffer not tiled */ | |
791 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ | |
792 | FBC_MODULE_PARAM, | |
793 | FBC_CHIP_DEFAULT, /* disabled by default on this chip */ | |
794 | } no_fbc_reason; | |
b5e50c3f JB |
795 | }; |
796 | ||
a031d709 RV |
797 | struct i915_psr { |
798 | bool sink_support; | |
799 | bool source_ok; | |
3f51e471 | 800 | }; |
5c3fe8b0 | 801 | |
3bad0781 | 802 | enum intel_pch { |
f0350830 | 803 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
804 | PCH_IBX, /* Ibexpeak PCH */ |
805 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 806 | PCH_LPT, /* Lynxpoint PCH */ |
40c7ead9 | 807 | PCH_NOP, |
3bad0781 ZW |
808 | }; |
809 | ||
988d6ee8 PZ |
810 | enum intel_sbi_destination { |
811 | SBI_ICLK, | |
812 | SBI_MPHY, | |
813 | }; | |
814 | ||
b690e96c | 815 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 816 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 817 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 818 | |
8be48d92 | 819 | struct intel_fbdev; |
1630fe75 | 820 | struct intel_fbc_work; |
38651674 | 821 | |
c2b9152f DV |
822 | struct intel_gmbus { |
823 | struct i2c_adapter adapter; | |
f2ce9faf | 824 | u32 force_bit; |
c2b9152f | 825 | u32 reg0; |
36c785f0 | 826 | u32 gpio_reg; |
c167a6fc | 827 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
828 | struct drm_i915_private *dev_priv; |
829 | }; | |
830 | ||
f4c956ad | 831 | struct i915_suspend_saved_registers { |
ba8bbcf6 JB |
832 | u8 saveLBB; |
833 | u32 saveDSPACNTR; | |
834 | u32 saveDSPBCNTR; | |
e948e994 | 835 | u32 saveDSPARB; |
ba8bbcf6 JB |
836 | u32 savePIPEACONF; |
837 | u32 savePIPEBCONF; | |
838 | u32 savePIPEASRC; | |
839 | u32 savePIPEBSRC; | |
840 | u32 saveFPA0; | |
841 | u32 saveFPA1; | |
842 | u32 saveDPLL_A; | |
843 | u32 saveDPLL_A_MD; | |
844 | u32 saveHTOTAL_A; | |
845 | u32 saveHBLANK_A; | |
846 | u32 saveHSYNC_A; | |
847 | u32 saveVTOTAL_A; | |
848 | u32 saveVBLANK_A; | |
849 | u32 saveVSYNC_A; | |
850 | u32 saveBCLRPAT_A; | |
5586c8bc | 851 | u32 saveTRANSACONF; |
42048781 ZW |
852 | u32 saveTRANS_HTOTAL_A; |
853 | u32 saveTRANS_HBLANK_A; | |
854 | u32 saveTRANS_HSYNC_A; | |
855 | u32 saveTRANS_VTOTAL_A; | |
856 | u32 saveTRANS_VBLANK_A; | |
857 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 858 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
859 | u32 saveDSPASTRIDE; |
860 | u32 saveDSPASIZE; | |
861 | u32 saveDSPAPOS; | |
585fb111 | 862 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
863 | u32 saveDSPASURF; |
864 | u32 saveDSPATILEOFF; | |
865 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 866 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
867 | u32 saveBLC_PWM_CTL; |
868 | u32 saveBLC_PWM_CTL2; | |
07bf139b | 869 | u32 saveBLC_HIST_CTL_B; |
42048781 ZW |
870 | u32 saveBLC_CPU_PWM_CTL; |
871 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
872 | u32 saveFPB0; |
873 | u32 saveFPB1; | |
874 | u32 saveDPLL_B; | |
875 | u32 saveDPLL_B_MD; | |
876 | u32 saveHTOTAL_B; | |
877 | u32 saveHBLANK_B; | |
878 | u32 saveHSYNC_B; | |
879 | u32 saveVTOTAL_B; | |
880 | u32 saveVBLANK_B; | |
881 | u32 saveVSYNC_B; | |
882 | u32 saveBCLRPAT_B; | |
5586c8bc | 883 | u32 saveTRANSBCONF; |
42048781 ZW |
884 | u32 saveTRANS_HTOTAL_B; |
885 | u32 saveTRANS_HBLANK_B; | |
886 | u32 saveTRANS_HSYNC_B; | |
887 | u32 saveTRANS_VTOTAL_B; | |
888 | u32 saveTRANS_VBLANK_B; | |
889 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 890 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
891 | u32 saveDSPBSTRIDE; |
892 | u32 saveDSPBSIZE; | |
893 | u32 saveDSPBPOS; | |
585fb111 | 894 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
895 | u32 saveDSPBSURF; |
896 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
897 | u32 saveVGA0; |
898 | u32 saveVGA1; | |
899 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
900 | u32 saveVGACNTRL; |
901 | u32 saveADPA; | |
902 | u32 saveLVDS; | |
585fb111 JB |
903 | u32 savePP_ON_DELAYS; |
904 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
905 | u32 saveDVOA; |
906 | u32 saveDVOB; | |
907 | u32 saveDVOC; | |
908 | u32 savePP_ON; | |
909 | u32 savePP_OFF; | |
910 | u32 savePP_CONTROL; | |
585fb111 | 911 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
912 | u32 savePFIT_CONTROL; |
913 | u32 save_palette_a[256]; | |
914 | u32 save_palette_b[256]; | |
ba8bbcf6 | 915 | u32 saveFBC_CONTROL; |
0da3ea12 JB |
916 | u32 saveIER; |
917 | u32 saveIIR; | |
918 | u32 saveIMR; | |
42048781 ZW |
919 | u32 saveDEIER; |
920 | u32 saveDEIMR; | |
921 | u32 saveGTIER; | |
922 | u32 saveGTIMR; | |
923 | u32 saveFDI_RXA_IMR; | |
924 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 925 | u32 saveCACHE_MODE_0; |
1f84e550 | 926 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
927 | u32 saveSWF0[16]; |
928 | u32 saveSWF1[16]; | |
929 | u32 saveSWF2[3]; | |
930 | u8 saveMSR; | |
931 | u8 saveSR[8]; | |
123f794f | 932 | u8 saveGR[25]; |
ba8bbcf6 | 933 | u8 saveAR_INDEX; |
a59e122a | 934 | u8 saveAR[21]; |
ba8bbcf6 | 935 | u8 saveDACMASK; |
a59e122a | 936 | u8 saveCR[37]; |
4b9de737 | 937 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
938 | u32 saveCURACNTR; |
939 | u32 saveCURAPOS; | |
940 | u32 saveCURABASE; | |
941 | u32 saveCURBCNTR; | |
942 | u32 saveCURBPOS; | |
943 | u32 saveCURBBASE; | |
944 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
945 | u32 saveDP_B; |
946 | u32 saveDP_C; | |
947 | u32 saveDP_D; | |
948 | u32 savePIPEA_GMCH_DATA_M; | |
949 | u32 savePIPEB_GMCH_DATA_M; | |
950 | u32 savePIPEA_GMCH_DATA_N; | |
951 | u32 savePIPEB_GMCH_DATA_N; | |
952 | u32 savePIPEA_DP_LINK_M; | |
953 | u32 savePIPEB_DP_LINK_M; | |
954 | u32 savePIPEA_DP_LINK_N; | |
955 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
956 | u32 saveFDI_RXA_CTL; |
957 | u32 saveFDI_TXA_CTL; | |
958 | u32 saveFDI_RXB_CTL; | |
959 | u32 saveFDI_TXB_CTL; | |
960 | u32 savePFA_CTL_1; | |
961 | u32 savePFB_CTL_1; | |
962 | u32 savePFA_WIN_SZ; | |
963 | u32 savePFB_WIN_SZ; | |
964 | u32 savePFA_WIN_POS; | |
965 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
966 | u32 savePCH_DREF_CONTROL; |
967 | u32 saveDISP_ARB_CTL; | |
968 | u32 savePIPEA_DATA_M1; | |
969 | u32 savePIPEA_DATA_N1; | |
970 | u32 savePIPEA_LINK_M1; | |
971 | u32 savePIPEA_LINK_N1; | |
972 | u32 savePIPEB_DATA_M1; | |
973 | u32 savePIPEB_DATA_N1; | |
974 | u32 savePIPEB_LINK_M1; | |
975 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 976 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 977 | u32 savePCH_PORT_HOTPLUG; |
f4c956ad | 978 | }; |
c85aa885 DV |
979 | |
980 | struct intel_gen6_power_mgmt { | |
59cdb63d | 981 | /* work and pm_iir are protected by dev_priv->irq_lock */ |
c85aa885 DV |
982 | struct work_struct work; |
983 | u32 pm_iir; | |
59cdb63d | 984 | |
b39fb297 BW |
985 | /* Frequencies are stored in potentially platform dependent multiples. |
986 | * In other words, *_freq needs to be multiplied by X to be interesting. | |
987 | * Soft limits are those which are used for the dynamic reclocking done | |
988 | * by the driver (raise frequencies under heavy loads, and lower for | |
989 | * lighter loads). Hard limits are those imposed by the hardware. | |
990 | * | |
991 | * A distinction is made for overclocking, which is never enabled by | |
992 | * default, and is considered to be above the hard limit if it's | |
993 | * possible at all. | |
994 | */ | |
995 | u8 cur_freq; /* Current frequency (cached, may not == HW) */ | |
996 | u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */ | |
997 | u8 max_freq_softlimit; /* Max frequency permitted by the driver */ | |
998 | u8 max_freq; /* Maximum frequency, RP0 if not overclocking */ | |
999 | u8 min_freq; /* AKA RPn. Minimum frequency */ | |
1000 | u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */ | |
1001 | u8 rp1_freq; /* "less than" RP0 power/freqency */ | |
1002 | u8 rp0_freq; /* Non-overclocked max frequency. */ | |
1a01ab3b | 1003 | |
27544369 D |
1004 | bool rp_up_masked; |
1005 | bool rp_down_masked; | |
1006 | ||
dd75fdc8 CW |
1007 | int last_adj; |
1008 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
1009 | ||
c0951f0c | 1010 | bool enabled; |
1a01ab3b | 1011 | struct delayed_work delayed_resume_work; |
4fc688ce JB |
1012 | |
1013 | /* | |
1014 | * Protects RPS/RC6 register access and PCU communication. | |
1015 | * Must be taken after struct_mutex if nested. | |
1016 | */ | |
1017 | struct mutex hw_lock; | |
c85aa885 DV |
1018 | }; |
1019 | ||
1a240d4d DV |
1020 | /* defined intel_pm.c */ |
1021 | extern spinlock_t mchdev_lock; | |
1022 | ||
c85aa885 DV |
1023 | struct intel_ilk_power_mgmt { |
1024 | u8 cur_delay; | |
1025 | u8 min_delay; | |
1026 | u8 max_delay; | |
1027 | u8 fmax; | |
1028 | u8 fstart; | |
1029 | ||
1030 | u64 last_count1; | |
1031 | unsigned long last_time1; | |
1032 | unsigned long chipset_power; | |
1033 | u64 last_count2; | |
1034 | struct timespec last_time2; | |
1035 | unsigned long gfx_power; | |
1036 | u8 corr; | |
1037 | ||
1038 | int c_m; | |
1039 | int r_t; | |
3e373948 DV |
1040 | |
1041 | struct drm_i915_gem_object *pwrctx; | |
1042 | struct drm_i915_gem_object *renderctx; | |
c85aa885 DV |
1043 | }; |
1044 | ||
c6cb582e ID |
1045 | struct drm_i915_private; |
1046 | struct i915_power_well; | |
1047 | ||
1048 | struct i915_power_well_ops { | |
1049 | /* | |
1050 | * Synchronize the well's hw state to match the current sw state, for | |
1051 | * example enable/disable it based on the current refcount. Called | |
1052 | * during driver init and resume time, possibly after first calling | |
1053 | * the enable/disable handlers. | |
1054 | */ | |
1055 | void (*sync_hw)(struct drm_i915_private *dev_priv, | |
1056 | struct i915_power_well *power_well); | |
1057 | /* | |
1058 | * Enable the well and resources that depend on it (for example | |
1059 | * interrupts located on the well). Called after the 0->1 refcount | |
1060 | * transition. | |
1061 | */ | |
1062 | void (*enable)(struct drm_i915_private *dev_priv, | |
1063 | struct i915_power_well *power_well); | |
1064 | /* | |
1065 | * Disable the well and resources that depend on it. Called after | |
1066 | * the 1->0 refcount transition. | |
1067 | */ | |
1068 | void (*disable)(struct drm_i915_private *dev_priv, | |
1069 | struct i915_power_well *power_well); | |
1070 | /* Returns the hw enabled state. */ | |
1071 | bool (*is_enabled)(struct drm_i915_private *dev_priv, | |
1072 | struct i915_power_well *power_well); | |
1073 | }; | |
1074 | ||
a38911a3 WX |
1075 | /* Power well structure for haswell */ |
1076 | struct i915_power_well { | |
c1ca727f | 1077 | const char *name; |
6f3ef5dd | 1078 | bool always_on; |
a38911a3 WX |
1079 | /* power well enable/disable usage count */ |
1080 | int count; | |
c1ca727f | 1081 | unsigned long domains; |
77961eb9 | 1082 | unsigned long data; |
c6cb582e | 1083 | const struct i915_power_well_ops *ops; |
a38911a3 WX |
1084 | }; |
1085 | ||
83c00f55 | 1086 | struct i915_power_domains { |
baa70707 ID |
1087 | /* |
1088 | * Power wells needed for initialization at driver init and suspend | |
1089 | * time are on. They are kept on until after the first modeset. | |
1090 | */ | |
1091 | bool init_power_on; | |
c1ca727f | 1092 | int power_well_count; |
baa70707 | 1093 | |
83c00f55 | 1094 | struct mutex lock; |
1da51581 | 1095 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1096 | struct i915_power_well *power_wells; |
83c00f55 ID |
1097 | }; |
1098 | ||
231f42a4 DV |
1099 | struct i915_dri1_state { |
1100 | unsigned allow_batchbuffer : 1; | |
1101 | u32 __iomem *gfx_hws_cpu_addr; | |
1102 | ||
1103 | unsigned int cpp; | |
1104 | int back_offset; | |
1105 | int front_offset; | |
1106 | int current_page; | |
1107 | int page_flipping; | |
1108 | ||
1109 | uint32_t counter; | |
1110 | }; | |
1111 | ||
db1b76ca DV |
1112 | struct i915_ums_state { |
1113 | /** | |
1114 | * Flag if the X Server, and thus DRM, is not currently in | |
1115 | * control of the device. | |
1116 | * | |
1117 | * This is set between LeaveVT and EnterVT. It needs to be | |
1118 | * replaced with a semaphore. It also needs to be | |
1119 | * transitioned away from for kernel modesetting. | |
1120 | */ | |
1121 | int mm_suspended; | |
1122 | }; | |
1123 | ||
35a85ac6 | 1124 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1125 | struct intel_l3_parity { |
35a85ac6 | 1126 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1127 | struct work_struct error_work; |
35a85ac6 | 1128 | int which_slice; |
a4da4fa4 DV |
1129 | }; |
1130 | ||
4b5aed62 | 1131 | struct i915_gem_mm { |
4b5aed62 DV |
1132 | /** Memory allocator for GTT stolen memory */ |
1133 | struct drm_mm stolen; | |
4b5aed62 DV |
1134 | /** List of all objects in gtt_space. Used to restore gtt |
1135 | * mappings on resume */ | |
1136 | struct list_head bound_list; | |
1137 | /** | |
1138 | * List of objects which are not bound to the GTT (thus | |
1139 | * are idle and not used by the GPU) but still have | |
1140 | * (presumably uncached) pages still attached. | |
1141 | */ | |
1142 | struct list_head unbound_list; | |
1143 | ||
1144 | /** Usable portion of the GTT for GEM */ | |
1145 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1146 | ||
4b5aed62 DV |
1147 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1148 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1149 | ||
1150 | struct shrinker inactive_shrinker; | |
1151 | bool shrinker_no_lock_stealing; | |
1152 | ||
4b5aed62 DV |
1153 | /** LRU list of objects with fence regs on them. */ |
1154 | struct list_head fence_list; | |
1155 | ||
1156 | /** | |
1157 | * We leave the user IRQ off as much as possible, | |
1158 | * but this means that requests will finish and never | |
1159 | * be retired once the system goes idle. Set a timer to | |
1160 | * fire periodically while the ring is running. When it | |
1161 | * fires, go retire requests. | |
1162 | */ | |
1163 | struct delayed_work retire_work; | |
1164 | ||
b29c19b6 CW |
1165 | /** |
1166 | * When we detect an idle GPU, we want to turn on | |
1167 | * powersaving features. So once we see that there | |
1168 | * are no more requests outstanding and no more | |
1169 | * arrive within a small period of time, we fire | |
1170 | * off the idle_work. | |
1171 | */ | |
1172 | struct delayed_work idle_work; | |
1173 | ||
4b5aed62 DV |
1174 | /** |
1175 | * Are we in a non-interruptible section of code like | |
1176 | * modesetting? | |
1177 | */ | |
1178 | bool interruptible; | |
1179 | ||
f62a0076 CW |
1180 | /** |
1181 | * Is the GPU currently considered idle, or busy executing userspace | |
1182 | * requests? Whilst idle, we attempt to power down the hardware and | |
1183 | * display clocks. In order to reduce the effect on performance, there | |
1184 | * is a slight delay before we do so. | |
1185 | */ | |
1186 | bool busy; | |
1187 | ||
4b5aed62 DV |
1188 | /** Bit 6 swizzling required for X tiling */ |
1189 | uint32_t bit_6_swizzle_x; | |
1190 | /** Bit 6 swizzling required for Y tiling */ | |
1191 | uint32_t bit_6_swizzle_y; | |
1192 | ||
1193 | /* storage for physical objects */ | |
1194 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
1195 | ||
1196 | /* accounting, useful for userland debugging */ | |
c20e8355 | 1197 | spinlock_t object_stat_lock; |
4b5aed62 DV |
1198 | size_t object_memory; |
1199 | u32 object_count; | |
1200 | }; | |
1201 | ||
edc3d884 MK |
1202 | struct drm_i915_error_state_buf { |
1203 | unsigned bytes; | |
1204 | unsigned size; | |
1205 | int err; | |
1206 | u8 *buf; | |
1207 | loff_t start; | |
1208 | loff_t pos; | |
1209 | }; | |
1210 | ||
fc16b48b MK |
1211 | struct i915_error_state_file_priv { |
1212 | struct drm_device *dev; | |
1213 | struct drm_i915_error_state *error; | |
1214 | }; | |
1215 | ||
99584db3 DV |
1216 | struct i915_gpu_error { |
1217 | /* For hangcheck timer */ | |
1218 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1219 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1220 | /* Hang gpu twice in this window and your context gets banned */ |
1221 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1222 | ||
99584db3 | 1223 | struct timer_list hangcheck_timer; |
99584db3 DV |
1224 | |
1225 | /* For reset and error_state handling. */ | |
1226 | spinlock_t lock; | |
1227 | /* Protected by the above dev->gpu_error.lock. */ | |
1228 | struct drm_i915_error_state *first_error; | |
1229 | struct work_struct work; | |
99584db3 | 1230 | |
094f9a54 CW |
1231 | |
1232 | unsigned long missed_irq_rings; | |
1233 | ||
1f83fee0 | 1234 | /** |
2ac0f450 | 1235 | * State variable controlling the reset flow and count |
1f83fee0 | 1236 | * |
2ac0f450 MK |
1237 | * This is a counter which gets incremented when reset is triggered, |
1238 | * and again when reset has been handled. So odd values (lowest bit set) | |
1239 | * means that reset is in progress and even values that | |
1240 | * (reset_counter >> 1):th reset was successfully completed. | |
1241 | * | |
1242 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1243 | * set meaning that hardware is terminally sour and there is no | |
1244 | * recovery. All waiters on the reset_queue will be woken when | |
1245 | * that happens. | |
1246 | * | |
1247 | * This counter is used by the wait_seqno code to notice that reset | |
1248 | * event happened and it needs to restart the entire ioctl (since most | |
1249 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1250 | * |
1251 | * This is important for lock-free wait paths, where no contended lock | |
1252 | * naturally enforces the correct ordering between the bail-out of the | |
1253 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
1254 | */ |
1255 | atomic_t reset_counter; | |
1256 | ||
1f83fee0 | 1257 | #define I915_RESET_IN_PROGRESS_FLAG 1 |
2ac0f450 | 1258 | #define I915_WEDGED (1 << 31) |
1f83fee0 DV |
1259 | |
1260 | /** | |
1261 | * Waitqueue to signal when the reset has completed. Used by clients | |
1262 | * that wait for dev_priv->mm.wedged to settle. | |
1263 | */ | |
1264 | wait_queue_head_t reset_queue; | |
33196ded | 1265 | |
99584db3 DV |
1266 | /* For gpu hang simulation. */ |
1267 | unsigned int stop_rings; | |
094f9a54 CW |
1268 | |
1269 | /* For missed irq/seqno simulation. */ | |
1270 | unsigned int test_irq_rings; | |
99584db3 DV |
1271 | }; |
1272 | ||
b8efb17b ZR |
1273 | enum modeset_restore { |
1274 | MODESET_ON_LID_OPEN, | |
1275 | MODESET_DONE, | |
1276 | MODESET_SUSPENDED, | |
1277 | }; | |
1278 | ||
6acab15a PZ |
1279 | struct ddi_vbt_port_info { |
1280 | uint8_t hdmi_level_shift; | |
311a2094 PZ |
1281 | |
1282 | uint8_t supports_dvi:1; | |
1283 | uint8_t supports_hdmi:1; | |
1284 | uint8_t supports_dp:1; | |
6acab15a PZ |
1285 | }; |
1286 | ||
41aa3448 RV |
1287 | struct intel_vbt_data { |
1288 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1289 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1290 | ||
1291 | /* Feature bits */ | |
1292 | unsigned int int_tv_support:1; | |
1293 | unsigned int lvds_dither:1; | |
1294 | unsigned int lvds_vbt:1; | |
1295 | unsigned int int_crt_support:1; | |
1296 | unsigned int lvds_use_ssc:1; | |
1297 | unsigned int display_clock_mode:1; | |
1298 | unsigned int fdi_rx_polarity_inverted:1; | |
1299 | int lvds_ssc_freq; | |
1300 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1301 | ||
1302 | /* eDP */ | |
1303 | int edp_rate; | |
1304 | int edp_lanes; | |
1305 | int edp_preemphasis; | |
1306 | int edp_vswing; | |
1307 | bool edp_initialized; | |
1308 | bool edp_support; | |
1309 | int edp_bpp; | |
1310 | struct edp_power_seq edp_pps; | |
1311 | ||
f00076d2 JN |
1312 | struct { |
1313 | u16 pwm_freq_hz; | |
1314 | bool active_low_pwm; | |
1315 | } backlight; | |
1316 | ||
d17c5443 SK |
1317 | /* MIPI DSI */ |
1318 | struct { | |
1319 | u16 panel_id; | |
1320 | } dsi; | |
1321 | ||
41aa3448 RV |
1322 | int crt_ddc_pin; |
1323 | ||
1324 | int child_dev_num; | |
768f69c9 | 1325 | union child_device_config *child_dev; |
6acab15a PZ |
1326 | |
1327 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
41aa3448 RV |
1328 | }; |
1329 | ||
77c122bc VS |
1330 | enum intel_ddb_partitioning { |
1331 | INTEL_DDB_PART_1_2, | |
1332 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1333 | }; | |
1334 | ||
1fd527cc VS |
1335 | struct intel_wm_level { |
1336 | bool enable; | |
1337 | uint32_t pri_val; | |
1338 | uint32_t spr_val; | |
1339 | uint32_t cur_val; | |
1340 | uint32_t fbc_val; | |
1341 | }; | |
1342 | ||
820c1980 | 1343 | struct ilk_wm_values { |
609cedef VS |
1344 | uint32_t wm_pipe[3]; |
1345 | uint32_t wm_lp[3]; | |
1346 | uint32_t wm_lp_spr[3]; | |
1347 | uint32_t wm_linetime[3]; | |
1348 | bool enable_fbc_wm; | |
1349 | enum intel_ddb_partitioning partitioning; | |
1350 | }; | |
1351 | ||
c67a470b | 1352 | /* |
765dab67 PZ |
1353 | * This struct helps tracking the state needed for runtime PM, which puts the |
1354 | * device in PCI D3 state. Notice that when this happens, nothing on the | |
1355 | * graphics device works, even register access, so we don't get interrupts nor | |
1356 | * anything else. | |
c67a470b | 1357 | * |
765dab67 PZ |
1358 | * Every piece of our code that needs to actually touch the hardware needs to |
1359 | * either call intel_runtime_pm_get or call intel_display_power_get with the | |
1360 | * appropriate power domain. | |
a8a8bd54 | 1361 | * |
765dab67 PZ |
1362 | * Our driver uses the autosuspend delay feature, which means we'll only really |
1363 | * suspend if we stay with zero refcount for a certain amount of time. The | |
1364 | * default value is currently very conservative (see intel_init_runtime_pm), but | |
1365 | * it can be changed with the standard runtime PM files from sysfs. | |
c67a470b PZ |
1366 | * |
1367 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1368 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1369 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1370 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
1371 | * case it happens, but if it actually happens we'll also update the variables | |
1372 | * inside struct regsave so when we restore the IRQs they will contain the | |
1373 | * latest expected values. | |
1374 | * | |
765dab67 | 1375 | * For more, read the Documentation/power/runtime_pm.txt. |
c67a470b | 1376 | */ |
5d584b2e PZ |
1377 | struct i915_runtime_pm { |
1378 | bool suspended; | |
1379 | bool irqs_disabled; | |
c67a470b PZ |
1380 | |
1381 | struct { | |
1382 | uint32_t deimr; | |
1383 | uint32_t sdeimr; | |
1384 | uint32_t gtimr; | |
1385 | uint32_t gtier; | |
1386 | uint32_t gen6_pmimr; | |
1387 | } regsave; | |
1388 | }; | |
1389 | ||
926321d5 DV |
1390 | enum intel_pipe_crc_source { |
1391 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1392 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1393 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1394 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1395 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1396 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1397 | INTEL_PIPE_CRC_SOURCE_TV, | |
1398 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1399 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1400 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1401 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1402 | INTEL_PIPE_CRC_SOURCE_MAX, |
1403 | }; | |
1404 | ||
8bf1e9f1 | 1405 | struct intel_pipe_crc_entry { |
ac2300d4 | 1406 | uint32_t frame; |
8bf1e9f1 SH |
1407 | uint32_t crc[5]; |
1408 | }; | |
1409 | ||
b2c88f5b | 1410 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1411 | struct intel_pipe_crc { |
d538bbdf DL |
1412 | spinlock_t lock; |
1413 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1414 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1415 | enum intel_pipe_crc_source source; |
d538bbdf | 1416 | int head, tail; |
07144428 | 1417 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1418 | }; |
1419 | ||
f4c956ad DV |
1420 | typedef struct drm_i915_private { |
1421 | struct drm_device *dev; | |
42dcedd4 | 1422 | struct kmem_cache *slab; |
f4c956ad | 1423 | |
5c969aa7 | 1424 | const struct intel_device_info info; |
f4c956ad DV |
1425 | |
1426 | int relative_constants_mode; | |
1427 | ||
1428 | void __iomem *regs; | |
1429 | ||
907b28c5 | 1430 | struct intel_uncore uncore; |
f4c956ad DV |
1431 | |
1432 | struct intel_gmbus gmbus[GMBUS_NUM_PORTS]; | |
1433 | ||
28c70f16 | 1434 | |
f4c956ad DV |
1435 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1436 | * controller on different i2c buses. */ | |
1437 | struct mutex gmbus_mutex; | |
1438 | ||
1439 | /** | |
1440 | * Base address of the gmbus and gpio block. | |
1441 | */ | |
1442 | uint32_t gpio_mmio_base; | |
1443 | ||
28c70f16 DV |
1444 | wait_queue_head_t gmbus_wait_queue; |
1445 | ||
f4c956ad DV |
1446 | struct pci_dev *bridge_dev; |
1447 | struct intel_ring_buffer ring[I915_NUM_RINGS]; | |
f72b3435 | 1448 | uint32_t last_seqno, next_seqno; |
f4c956ad DV |
1449 | |
1450 | drm_dma_handle_t *status_page_dmah; | |
f4c956ad DV |
1451 | struct resource mch_res; |
1452 | ||
f4c956ad DV |
1453 | /* protects the irq masks */ |
1454 | spinlock_t irq_lock; | |
1455 | ||
f8b79e58 ID |
1456 | bool display_irqs_enabled; |
1457 | ||
9ee32fea DV |
1458 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1459 | struct pm_qos_request pm_qos; | |
1460 | ||
f4c956ad | 1461 | /* DPIO indirect register protection */ |
09153000 | 1462 | struct mutex dpio_lock; |
f4c956ad DV |
1463 | |
1464 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1465 | union { |
1466 | u32 irq_mask; | |
1467 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1468 | }; | |
f4c956ad | 1469 | u32 gt_irq_mask; |
605cd25b | 1470 | u32 pm_irq_mask; |
a6706b45 | 1471 | u32 pm_rps_events; |
91d181dd | 1472 | u32 pipestat_irq_mask[I915_MAX_PIPES]; |
f4c956ad | 1473 | |
f4c956ad | 1474 | struct work_struct hotplug_work; |
52d7eced | 1475 | bool enable_hotplug_processing; |
b543fb04 EE |
1476 | struct { |
1477 | unsigned long hpd_last_jiffies; | |
1478 | int hpd_cnt; | |
1479 | enum { | |
1480 | HPD_ENABLED = 0, | |
1481 | HPD_DISABLED = 1, | |
1482 | HPD_MARK_DISABLED = 2 | |
1483 | } hpd_mark; | |
1484 | } hpd_stats[HPD_NUM_PINS]; | |
142e2398 | 1485 | u32 hpd_event_bits; |
ac4c16c5 | 1486 | struct timer_list hotplug_reenable_timer; |
f4c956ad | 1487 | |
5c3fe8b0 | 1488 | struct i915_fbc fbc; |
f4c956ad | 1489 | struct intel_opregion opregion; |
41aa3448 | 1490 | struct intel_vbt_data vbt; |
f4c956ad DV |
1491 | |
1492 | /* overlay */ | |
1493 | struct intel_overlay *overlay; | |
f4c956ad | 1494 | |
58c68779 JN |
1495 | /* backlight registers and fields in struct intel_panel */ |
1496 | spinlock_t backlight_lock; | |
31ad8ec6 | 1497 | |
f4c956ad | 1498 | /* LVDS info */ |
f4c956ad DV |
1499 | bool no_aux_handshake; |
1500 | ||
f4c956ad DV |
1501 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
1502 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
1503 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
1504 | ||
1505 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
1506 | ||
645416f5 DV |
1507 | /** |
1508 | * wq - Driver workqueue for GEM. | |
1509 | * | |
1510 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1511 | * locks, for otherwise the flushing done in the pageflip code will | |
1512 | * result in deadlocks. | |
1513 | */ | |
f4c956ad DV |
1514 | struct workqueue_struct *wq; |
1515 | ||
1516 | /* Display functions */ | |
1517 | struct drm_i915_display_funcs display; | |
1518 | ||
1519 | /* PCH chipset type */ | |
1520 | enum intel_pch pch_type; | |
17a303ec | 1521 | unsigned short pch_id; |
f4c956ad DV |
1522 | |
1523 | unsigned long quirks; | |
1524 | ||
b8efb17b ZR |
1525 | enum modeset_restore modeset_restore; |
1526 | struct mutex modeset_restore_lock; | |
673a394b | 1527 | |
a7bbbd63 | 1528 | struct list_head vm_list; /* Global list of all address spaces */ |
853ba5d2 | 1529 | struct i915_gtt gtt; /* VMA representing the global address space */ |
5d4545ae | 1530 | |
4b5aed62 | 1531 | struct i915_gem_mm mm; |
8781342d | 1532 | |
8781342d DV |
1533 | /* Kernel Modesetting */ |
1534 | ||
9b9d172d | 1535 | struct sdvo_device_mapping sdvo_mappings[2]; |
652c393a | 1536 | |
76c4ac04 DL |
1537 | struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES]; |
1538 | struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES]; | |
6b95a207 KH |
1539 | wait_queue_head_t pending_flip_queue; |
1540 | ||
c4597872 DV |
1541 | #ifdef CONFIG_DEBUG_FS |
1542 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1543 | #endif | |
1544 | ||
e72f9fbf DV |
1545 | int num_shared_dpll; |
1546 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
6441ab5f | 1547 | struct intel_ddi_plls ddi_plls; |
e4607fcf | 1548 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1549 | |
652c393a JB |
1550 | /* Reclocking support */ |
1551 | bool render_reclock_avail; | |
1552 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
1553 | /* indicates the reduced downclock for LVDS*/ |
1554 | int lvds_downclock; | |
652c393a | 1555 | u16 orig_clock; |
f97108d1 | 1556 | |
c4804411 | 1557 | bool mchbar_need_disable; |
f97108d1 | 1558 | |
a4da4fa4 DV |
1559 | struct intel_l3_parity l3_parity; |
1560 | ||
59124506 BW |
1561 | /* Cannot be determined by PCIID. You must always read a register. */ |
1562 | size_t ellc_size; | |
1563 | ||
c6a828d3 | 1564 | /* gen6+ rps state */ |
c85aa885 | 1565 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1566 | |
20e4d407 DV |
1567 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1568 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1569 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1570 | |
83c00f55 | 1571 | struct i915_power_domains power_domains; |
a38911a3 | 1572 | |
a031d709 | 1573 | struct i915_psr psr; |
3f51e471 | 1574 | |
99584db3 | 1575 | struct i915_gpu_error gpu_error; |
ae681d96 | 1576 | |
c9cddffc JB |
1577 | struct drm_i915_gem_object *vlv_pctx; |
1578 | ||
4520f53a | 1579 | #ifdef CONFIG_DRM_I915_FBDEV |
8be48d92 DA |
1580 | /* list of fbdev register on this device */ |
1581 | struct intel_fbdev *fbdev; | |
4520f53a | 1582 | #endif |
e953fd7b | 1583 | |
073f34d9 JB |
1584 | /* |
1585 | * The console may be contended at resume, but we don't | |
1586 | * want it to block on it. | |
1587 | */ | |
1588 | struct work_struct console_resume_work; | |
1589 | ||
e953fd7b | 1590 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 1591 | struct drm_property *force_audio_property; |
e3689190 | 1592 | |
254f965c | 1593 | uint32_t hw_context_size; |
a33afea5 | 1594 | struct list_head context_list; |
f4c956ad | 1595 | |
3e68320e | 1596 | u32 fdi_rx_config; |
68d18ad7 | 1597 | |
842f1c8b | 1598 | u32 suspend_count; |
f4c956ad | 1599 | struct i915_suspend_saved_registers regfile; |
231f42a4 | 1600 | |
53615a5e VS |
1601 | struct { |
1602 | /* | |
1603 | * Raw watermark latency values: | |
1604 | * in 0.1us units for WM0, | |
1605 | * in 0.5us units for WM1+. | |
1606 | */ | |
1607 | /* primary */ | |
1608 | uint16_t pri_latency[5]; | |
1609 | /* sprite */ | |
1610 | uint16_t spr_latency[5]; | |
1611 | /* cursor */ | |
1612 | uint16_t cur_latency[5]; | |
609cedef VS |
1613 | |
1614 | /* current hardware state */ | |
820c1980 | 1615 | struct ilk_wm_values hw; |
53615a5e VS |
1616 | } wm; |
1617 | ||
8a187455 PZ |
1618 | struct i915_runtime_pm pm; |
1619 | ||
231f42a4 DV |
1620 | /* Old dri1 support infrastructure, beware the dragons ya fools entering |
1621 | * here! */ | |
1622 | struct i915_dri1_state dri1; | |
db1b76ca DV |
1623 | /* Old ums support infrastructure, same warning applies. */ |
1624 | struct i915_ums_state ums; | |
1da177e4 LT |
1625 | } drm_i915_private_t; |
1626 | ||
2c1792a1 CW |
1627 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
1628 | { | |
1629 | return dev->dev_private; | |
1630 | } | |
1631 | ||
b4519513 CW |
1632 | /* Iterate over initialised rings */ |
1633 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1634 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1635 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1636 | ||
b1d7e4b4 WF |
1637 | enum hdmi_force_audio { |
1638 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1639 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1640 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1641 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1642 | }; | |
1643 | ||
190d6cd5 | 1644 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 1645 | |
37e680a1 CW |
1646 | struct drm_i915_gem_object_ops { |
1647 | /* Interface between the GEM object and its backing storage. | |
1648 | * get_pages() is called once prior to the use of the associated set | |
1649 | * of pages before to binding them into the GTT, and put_pages() is | |
1650 | * called after we no longer need them. As we expect there to be | |
1651 | * associated cost with migrating pages between the backing storage | |
1652 | * and making them available for the GPU (e.g. clflush), we may hold | |
1653 | * onto the pages after they are no longer referenced by the GPU | |
1654 | * in case they may be used again shortly (for example migrating the | |
1655 | * pages to a different memory domain within the GTT). put_pages() | |
1656 | * will therefore most likely be called when the object itself is | |
1657 | * being released or under memory pressure (where we attempt to | |
1658 | * reap pages for the shrinker). | |
1659 | */ | |
1660 | int (*get_pages)(struct drm_i915_gem_object *); | |
1661 | void (*put_pages)(struct drm_i915_gem_object *); | |
1662 | }; | |
1663 | ||
673a394b | 1664 | struct drm_i915_gem_object { |
c397b908 | 1665 | struct drm_gem_object base; |
673a394b | 1666 | |
37e680a1 CW |
1667 | const struct drm_i915_gem_object_ops *ops; |
1668 | ||
2f633156 BW |
1669 | /** List of VMAs backed by this object */ |
1670 | struct list_head vma_list; | |
1671 | ||
c1ad11fc CW |
1672 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1673 | struct drm_mm_node *stolen; | |
35c20a60 | 1674 | struct list_head global_list; |
673a394b | 1675 | |
69dc4987 | 1676 | struct list_head ring_list; |
b25cb2f8 BW |
1677 | /** Used in execbuf to temporarily hold a ref */ |
1678 | struct list_head obj_exec_link; | |
673a394b EA |
1679 | |
1680 | /** | |
65ce3027 CW |
1681 | * This is set if the object is on the active lists (has pending |
1682 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1683 | * inactive (ready to be unbound) list. | |
673a394b | 1684 | */ |
0206e353 | 1685 | unsigned int active:1; |
673a394b EA |
1686 | |
1687 | /** | |
1688 | * This is set if the object has been written to since last bound | |
1689 | * to the GTT | |
1690 | */ | |
0206e353 | 1691 | unsigned int dirty:1; |
778c3544 DV |
1692 | |
1693 | /** | |
1694 | * Fence register bits (if any) for this object. Will be set | |
1695 | * as needed when mapped into the GTT. | |
1696 | * Protected by dev->struct_mutex. | |
778c3544 | 1697 | */ |
4b9de737 | 1698 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 1699 | |
778c3544 DV |
1700 | /** |
1701 | * Advice: are the backing pages purgeable? | |
1702 | */ | |
0206e353 | 1703 | unsigned int madv:2; |
778c3544 | 1704 | |
778c3544 DV |
1705 | /** |
1706 | * Current tiling mode for the object. | |
1707 | */ | |
0206e353 | 1708 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
1709 | /** |
1710 | * Whether the tiling parameters for the currently associated fence | |
1711 | * register have changed. Note that for the purposes of tracking | |
1712 | * tiling changes we also treat the unfenced register, the register | |
1713 | * slot that the object occupies whilst it executes a fenced | |
1714 | * command (such as BLT on gen2/3), as a "fence". | |
1715 | */ | |
1716 | unsigned int fence_dirty:1; | |
778c3544 | 1717 | |
75e9e915 DV |
1718 | /** |
1719 | * Is the object at the current location in the gtt mappable and | |
1720 | * fenceable? Used to avoid costly recalculations. | |
1721 | */ | |
0206e353 | 1722 | unsigned int map_and_fenceable:1; |
75e9e915 | 1723 | |
fb7d516a DV |
1724 | /** |
1725 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
1726 | * mappable by accident). Track pin and fault separate for a more | |
1727 | * accurate mappable working set. | |
1728 | */ | |
0206e353 AJ |
1729 | unsigned int fault_mappable:1; |
1730 | unsigned int pin_mappable:1; | |
cc98b413 | 1731 | unsigned int pin_display:1; |
fb7d516a | 1732 | |
caea7476 CW |
1733 | /* |
1734 | * Is the GPU currently using a fence to access this buffer, | |
1735 | */ | |
1736 | unsigned int pending_fenced_gpu_access:1; | |
1737 | unsigned int fenced_gpu_access:1; | |
1738 | ||
651d794f | 1739 | unsigned int cache_level:3; |
93dfb40c | 1740 | |
7bddb01f | 1741 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 1742 | unsigned int has_global_gtt_mapping:1; |
9da3da66 | 1743 | unsigned int has_dma_mapping:1; |
7bddb01f | 1744 | |
9da3da66 | 1745 | struct sg_table *pages; |
a5570178 | 1746 | int pages_pin_count; |
673a394b | 1747 | |
1286ff73 | 1748 | /* prime dma-buf support */ |
9a70cc2a DA |
1749 | void *dma_buf_vmapping; |
1750 | int vmapping_count; | |
1751 | ||
caea7476 CW |
1752 | struct intel_ring_buffer *ring; |
1753 | ||
1c293ea3 | 1754 | /** Breadcrumb of last rendering to the buffer. */ |
0201f1ec CW |
1755 | uint32_t last_read_seqno; |
1756 | uint32_t last_write_seqno; | |
caea7476 CW |
1757 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
1758 | uint32_t last_fenced_seqno; | |
673a394b | 1759 | |
778c3544 | 1760 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 1761 | uint32_t stride; |
673a394b | 1762 | |
80075d49 DV |
1763 | /** References from framebuffers, locks out tiling changes. */ |
1764 | unsigned long framebuffer_references; | |
1765 | ||
280b713b | 1766 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 1767 | unsigned long *bit_17; |
280b713b | 1768 | |
79e53945 | 1769 | /** User space pin count and filp owning the pin */ |
aa5f8021 | 1770 | unsigned long user_pin_count; |
79e53945 | 1771 | struct drm_file *pin_filp; |
71acb5eb DA |
1772 | |
1773 | /** for phy allocated objects */ | |
1774 | struct drm_i915_gem_phys_object *phys_obj; | |
673a394b EA |
1775 | }; |
1776 | ||
62b8b215 | 1777 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 1778 | |
673a394b EA |
1779 | /** |
1780 | * Request queue structure. | |
1781 | * | |
1782 | * The request queue allows us to note sequence numbers that have been emitted | |
1783 | * and may be associated with active buffers to be retired. | |
1784 | * | |
1785 | * By keeping this list, we can avoid having to do questionable | |
1786 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
1787 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
1788 | */ | |
1789 | struct drm_i915_gem_request { | |
852835f3 ZN |
1790 | /** On Which ring this request was generated */ |
1791 | struct intel_ring_buffer *ring; | |
1792 | ||
673a394b EA |
1793 | /** GEM sequence number associated with this request. */ |
1794 | uint32_t seqno; | |
1795 | ||
7d736f4f MK |
1796 | /** Position in the ringbuffer of the start of the request */ |
1797 | u32 head; | |
1798 | ||
1799 | /** Position in the ringbuffer of the end of the request */ | |
a71d8d94 CW |
1800 | u32 tail; |
1801 | ||
0e50e96b MK |
1802 | /** Context related to this request */ |
1803 | struct i915_hw_context *ctx; | |
1804 | ||
7d736f4f MK |
1805 | /** Batch buffer related to this request if any */ |
1806 | struct drm_i915_gem_object *batch_obj; | |
1807 | ||
673a394b EA |
1808 | /** Time at which this request was emitted, in jiffies. */ |
1809 | unsigned long emitted_jiffies; | |
1810 | ||
b962442e | 1811 | /** global list entry for this request */ |
673a394b | 1812 | struct list_head list; |
b962442e | 1813 | |
f787a5f5 | 1814 | struct drm_i915_file_private *file_priv; |
b962442e EA |
1815 | /** file_priv list entry for this request */ |
1816 | struct list_head client_list; | |
673a394b EA |
1817 | }; |
1818 | ||
1819 | struct drm_i915_file_private { | |
b29c19b6 | 1820 | struct drm_i915_private *dev_priv; |
ab0e7ff9 | 1821 | struct drm_file *file; |
b29c19b6 | 1822 | |
673a394b | 1823 | struct { |
99057c81 | 1824 | spinlock_t lock; |
b962442e | 1825 | struct list_head request_list; |
b29c19b6 | 1826 | struct delayed_work idle_work; |
673a394b | 1827 | } mm; |
40521054 | 1828 | struct idr context_idr; |
e59ec13d | 1829 | |
0eea67eb | 1830 | struct i915_hw_context *private_default_ctx; |
b29c19b6 | 1831 | atomic_t rps_wait_boost; |
673a394b EA |
1832 | }; |
1833 | ||
351e3db2 BV |
1834 | /* |
1835 | * A command that requires special handling by the command parser. | |
1836 | */ | |
1837 | struct drm_i915_cmd_descriptor { | |
1838 | /* | |
1839 | * Flags describing how the command parser processes the command. | |
1840 | * | |
1841 | * CMD_DESC_FIXED: The command has a fixed length if this is set, | |
1842 | * a length mask if not set | |
1843 | * CMD_DESC_SKIP: The command is allowed but does not follow the | |
1844 | * standard length encoding for the opcode range in | |
1845 | * which it falls | |
1846 | * CMD_DESC_REJECT: The command is never allowed | |
1847 | * CMD_DESC_REGISTER: The command should be checked against the | |
1848 | * register whitelist for the appropriate ring | |
1849 | * CMD_DESC_MASTER: The command is allowed if the submitting process | |
1850 | * is the DRM master | |
1851 | */ | |
1852 | u32 flags; | |
1853 | #define CMD_DESC_FIXED (1<<0) | |
1854 | #define CMD_DESC_SKIP (1<<1) | |
1855 | #define CMD_DESC_REJECT (1<<2) | |
1856 | #define CMD_DESC_REGISTER (1<<3) | |
1857 | #define CMD_DESC_BITMASK (1<<4) | |
1858 | #define CMD_DESC_MASTER (1<<5) | |
1859 | ||
1860 | /* | |
1861 | * The command's unique identification bits and the bitmask to get them. | |
1862 | * This isn't strictly the opcode field as defined in the spec and may | |
1863 | * also include type, subtype, and/or subop fields. | |
1864 | */ | |
1865 | struct { | |
1866 | u32 value; | |
1867 | u32 mask; | |
1868 | } cmd; | |
1869 | ||
1870 | /* | |
1871 | * The command's length. The command is either fixed length (i.e. does | |
1872 | * not include a length field) or has a length field mask. The flag | |
1873 | * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has | |
1874 | * a length mask. All command entries in a command table must include | |
1875 | * length information. | |
1876 | */ | |
1877 | union { | |
1878 | u32 fixed; | |
1879 | u32 mask; | |
1880 | } length; | |
1881 | ||
1882 | /* | |
1883 | * Describes where to find a register address in the command to check | |
1884 | * against the ring's register whitelist. Only valid if flags has the | |
1885 | * CMD_DESC_REGISTER bit set. | |
1886 | */ | |
1887 | struct { | |
1888 | u32 offset; | |
1889 | u32 mask; | |
1890 | } reg; | |
1891 | ||
1892 | #define MAX_CMD_DESC_BITMASKS 3 | |
1893 | /* | |
1894 | * Describes command checks where a particular dword is masked and | |
1895 | * compared against an expected value. If the command does not match | |
1896 | * the expected value, the parser rejects it. Only valid if flags has | |
1897 | * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero | |
1898 | * are valid. | |
1899 | */ | |
1900 | struct { | |
1901 | u32 offset; | |
1902 | u32 mask; | |
1903 | u32 expected; | |
1904 | } bits[MAX_CMD_DESC_BITMASKS]; | |
1905 | }; | |
1906 | ||
1907 | /* | |
1908 | * A table of commands requiring special handling by the command parser. | |
1909 | * | |
1910 | * Each ring has an array of tables. Each table consists of an array of command | |
1911 | * descriptors, which must be sorted with command opcodes in ascending order. | |
1912 | */ | |
1913 | struct drm_i915_cmd_table { | |
1914 | const struct drm_i915_cmd_descriptor *table; | |
1915 | int count; | |
1916 | }; | |
1917 | ||
5c969aa7 | 1918 | #define INTEL_INFO(dev) (&to_i915(dev)->info) |
cae5852d | 1919 | |
ffbab09b VS |
1920 | #define IS_I830(dev) ((dev)->pdev->device == 0x3577) |
1921 | #define IS_845G(dev) ((dev)->pdev->device == 0x2562) | |
cae5852d | 1922 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
ffbab09b | 1923 | #define IS_I865G(dev) ((dev)->pdev->device == 0x2572) |
cae5852d | 1924 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
ffbab09b VS |
1925 | #define IS_I915GM(dev) ((dev)->pdev->device == 0x2592) |
1926 | #define IS_I945G(dev) ((dev)->pdev->device == 0x2772) | |
cae5852d ZN |
1927 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
1928 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1929 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
ffbab09b | 1930 | #define IS_GM45(dev) ((dev)->pdev->device == 0x2A42) |
cae5852d | 1931 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
ffbab09b VS |
1932 | #define IS_PINEVIEW_G(dev) ((dev)->pdev->device == 0xa001) |
1933 | #define IS_PINEVIEW_M(dev) ((dev)->pdev->device == 0xa011) | |
cae5852d ZN |
1934 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
1935 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
ffbab09b | 1936 | #define IS_IRONLAKE_M(dev) ((dev)->pdev->device == 0x0046) |
4b65177b | 1937 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
ffbab09b VS |
1938 | #define IS_IVB_GT1(dev) ((dev)->pdev->device == 0x0156 || \ |
1939 | (dev)->pdev->device == 0x0152 || \ | |
1940 | (dev)->pdev->device == 0x015a) | |
1941 | #define IS_SNB_GT1(dev) ((dev)->pdev->device == 0x0102 || \ | |
1942 | (dev)->pdev->device == 0x0106 || \ | |
1943 | (dev)->pdev->device == 0x010A) | |
70a3eb7a | 1944 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
4cae9ae0 | 1945 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
4e8058a2 | 1946 | #define IS_BROADWELL(dev) (INTEL_INFO(dev)->gen == 8) |
cae5852d | 1947 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ed1c9e2c | 1948 | #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \ |
ffbab09b | 1949 | ((dev)->pdev->device & 0xFF00) == 0x0C00) |
5dd8c4c3 BW |
1950 | #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \ |
1951 | (((dev)->pdev->device & 0xf) == 0x2 || \ | |
1952 | ((dev)->pdev->device & 0xf) == 0x6 || \ | |
1953 | ((dev)->pdev->device & 0xf) == 0xe)) | |
1954 | #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \ | |
ffbab09b | 1955 | ((dev)->pdev->device & 0xFF00) == 0x0A00) |
5dd8c4c3 | 1956 | #define IS_ULT(dev) (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
9435373e | 1957 | #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \ |
ffbab09b | 1958 | ((dev)->pdev->device & 0x00F0) == 0x0020) |
b833d685 | 1959 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 1960 | |
85436696 JB |
1961 | /* |
1962 | * The genX designation typically refers to the render engine, so render | |
1963 | * capability related checks should use IS_GEN, while display and other checks | |
1964 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1965 | * chips, etc.). | |
1966 | */ | |
cae5852d ZN |
1967 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1968 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1969 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1970 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1971 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1972 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
d2980845 | 1973 | #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8) |
cae5852d | 1974 | |
73ae478c BW |
1975 | #define RENDER_RING (1<<RCS) |
1976 | #define BSD_RING (1<<VCS) | |
1977 | #define BLT_RING (1<<BCS) | |
1978 | #define VEBOX_RING (1<<VECS) | |
1979 | #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING) | |
1980 | #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING) | |
1981 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING) | |
3d29b842 | 1982 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
651d794f | 1983 | #define HAS_WT(dev) (IS_HASWELL(dev) && to_i915(dev)->ellc_size) |
cae5852d ZN |
1984 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1985 | ||
254f965c | 1986 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
246cbfb5 | 1987 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >= 6 && !IS_VALLEYVIEW(dev)) |
c5dc5cec BW |
1988 | #define HAS_PPGTT(dev) (INTEL_INFO(dev)->gen >= 7 && !IS_VALLEYVIEW(dev) \ |
1989 | && !IS_BROADWELL(dev)) | |
1990 | #define USES_PPGTT(dev) intel_enable_ppgtt(dev, false) | |
7e0d96bc | 1991 | #define USES_FULL_PPGTT(dev) intel_enable_ppgtt(dev, true) |
1d2a314c | 1992 | |
05394f39 | 1993 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1994 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1995 | ||
b45305fc DV |
1996 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
1997 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
4e6b788c DV |
1998 | /* |
1999 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts | |
2000 | * even when in MSI mode. This results in spurious interrupt warnings if the | |
2001 | * legacy irq no. is shared with another device. The kernel then disables that | |
2002 | * interrupt source and so prevents the other device from working properly. | |
2003 | */ | |
2004 | #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
2005 | #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
b45305fc | 2006 | |
cae5852d ZN |
2007 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
2008 | * rows, which changed the alignment requirements and fence programming. | |
2009 | */ | |
2010 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
2011 | IS_I915GM(dev))) | |
2012 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
2013 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
2014 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
cae5852d ZN |
2015 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
2016 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
2017 | |
2018 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
2019 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
3a77c4c4 | 2020 | #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
cae5852d | 2021 | |
2a114cc1 | 2022 | #define HAS_IPS(dev) (IS_ULT(dev) || IS_BROADWELL(dev)) |
f5adf94e | 2023 | |
dd93be58 | 2024 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
30568c45 | 2025 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
ed8546ac | 2026 | #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
7c6c2652 | 2027 | #define HAS_PC8(dev) (IS_HASWELL(dev)) /* XXX HSW:ULX */ |
df4547d8 | 2028 | #define HAS_RUNTIME_PM(dev) (IS_HASWELL(dev)) |
affa9354 | 2029 | |
17a303ec PZ |
2030 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
2031 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
2032 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
2033 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
2034 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
2035 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
2036 | ||
2c1792a1 | 2037 | #define INTEL_PCH_TYPE(dev) (to_i915(dev)->pch_type) |
eb877ebf | 2038 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
2039 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
2040 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 2041 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 2042 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 2043 | |
040d2baa BW |
2044 | /* DPF == dynamic parity feature */ |
2045 | #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
2046 | #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev)) | |
e1ef7cc2 | 2047 | |
c8735b0c BW |
2048 | #define GT_FREQUENCY_MULTIPLIER 50 |
2049 | ||
05394f39 CW |
2050 | #include "i915_trace.h" |
2051 | ||
baa70943 | 2052 | extern const struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 DA |
2053 | extern int i915_max_ioctl; |
2054 | ||
6a9ee8af DA |
2055 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
2056 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
2057 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
2058 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
2059 | ||
d330a953 JN |
2060 | /* i915_params.c */ |
2061 | struct i915_params { | |
2062 | int modeset; | |
2063 | int panel_ignore_lid; | |
2064 | unsigned int powersave; | |
2065 | int semaphores; | |
2066 | unsigned int lvds_downclock; | |
2067 | int lvds_channel_mode; | |
2068 | int panel_use_ssc; | |
2069 | int vbt_sdvo_panel_type; | |
2070 | int enable_rc6; | |
2071 | int enable_fbc; | |
d330a953 JN |
2072 | int enable_ppgtt; |
2073 | int enable_psr; | |
2074 | unsigned int preliminary_hw_support; | |
2075 | int disable_power_well; | |
2076 | int enable_ips; | |
e5aa6541 | 2077 | int invert_brightness; |
351e3db2 | 2078 | int enable_cmd_parser; |
e5aa6541 DL |
2079 | /* leave bools at the end to not create holes */ |
2080 | bool enable_hangcheck; | |
2081 | bool fastboot; | |
d330a953 JN |
2082 | bool prefault_disable; |
2083 | bool reset; | |
a0bae57f | 2084 | bool disable_display; |
d330a953 JN |
2085 | }; |
2086 | extern struct i915_params i915 __read_mostly; | |
2087 | ||
1da177e4 | 2088 | /* i915_dma.c */ |
d05c617e | 2089 | void i915_update_dri1_breadcrumb(struct drm_device *dev); |
84b1fd10 | 2090 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 2091 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 2092 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 2093 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 2094 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
2095 | extern void i915_driver_preclose(struct drm_device *dev, |
2096 | struct drm_file *file_priv); | |
673a394b EA |
2097 | extern void i915_driver_postclose(struct drm_device *dev, |
2098 | struct drm_file *file_priv); | |
84b1fd10 | 2099 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 2100 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
2101 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
2102 | unsigned long arg); | |
c43b5634 | 2103 | #endif |
673a394b | 2104 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
2105 | struct drm_clip_rect *box, |
2106 | int DR1, int DR4); | |
8e96d9c4 | 2107 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 2108 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
2109 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
2110 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
2111 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
2112 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
2113 | ||
073f34d9 | 2114 | extern void intel_console_resume(struct work_struct *work); |
af6061af | 2115 | |
1da177e4 | 2116 | /* i915_irq.c */ |
10cd45b6 | 2117 | void i915_queue_hangcheck(struct drm_device *dev); |
58174462 MK |
2118 | __printf(3, 4) |
2119 | void i915_handle_error(struct drm_device *dev, bool wedged, | |
2120 | const char *fmt, ...); | |
1da177e4 | 2121 | |
76c3552f D |
2122 | void gen6_set_pm_mask(struct drm_i915_private *dev_priv, u32 pm_iir, |
2123 | int new_delay); | |
f71d4af4 | 2124 | extern void intel_irq_init(struct drm_device *dev); |
20afbda2 | 2125 | extern void intel_hpd_init(struct drm_device *dev); |
907b28c5 CW |
2126 | |
2127 | extern void intel_uncore_sanitize(struct drm_device *dev); | |
2128 | extern void intel_uncore_early_sanitize(struct drm_device *dev); | |
2129 | extern void intel_uncore_init(struct drm_device *dev); | |
907b28c5 | 2130 | extern void intel_uncore_check_errors(struct drm_device *dev); |
aec347ab | 2131 | extern void intel_uncore_fini(struct drm_device *dev); |
b1f14ad0 | 2132 | |
7c463586 | 2133 | void |
755e9019 ID |
2134 | i915_enable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, |
2135 | u32 status_mask); | |
7c463586 KP |
2136 | |
2137 | void | |
755e9019 ID |
2138 | i915_disable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, |
2139 | u32 status_mask); | |
7c463586 | 2140 | |
f8b79e58 ID |
2141 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv); |
2142 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv); | |
2143 | ||
673a394b EA |
2144 | /* i915_gem.c */ |
2145 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
2146 | struct drm_file *file_priv); | |
2147 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
2148 | struct drm_file *file_priv); | |
2149 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
2150 | struct drm_file *file_priv); | |
2151 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
2152 | struct drm_file *file_priv); | |
2153 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
2154 | struct drm_file *file_priv); | |
de151cf6 JB |
2155 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
2156 | struct drm_file *file_priv); | |
673a394b EA |
2157 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
2158 | struct drm_file *file_priv); | |
2159 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
2160 | struct drm_file *file_priv); | |
2161 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
2162 | struct drm_file *file_priv); | |
76446cac JB |
2163 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
2164 | struct drm_file *file_priv); | |
673a394b EA |
2165 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
2166 | struct drm_file *file_priv); | |
2167 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
2168 | struct drm_file *file_priv); | |
2169 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
2170 | struct drm_file *file_priv); | |
199adf40 BW |
2171 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
2172 | struct drm_file *file); | |
2173 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
2174 | struct drm_file *file); | |
673a394b EA |
2175 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
2176 | struct drm_file *file_priv); | |
3ef94daa CW |
2177 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
2178 | struct drm_file *file_priv); | |
673a394b EA |
2179 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
2180 | struct drm_file *file_priv); | |
2181 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
2182 | struct drm_file *file_priv); | |
2183 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
2184 | struct drm_file *file_priv); | |
2185 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
2186 | struct drm_file *file_priv); | |
5a125c3c EA |
2187 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
2188 | struct drm_file *file_priv); | |
23ba4fd0 BW |
2189 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
2190 | struct drm_file *file_priv); | |
673a394b | 2191 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
2192 | void *i915_gem_object_alloc(struct drm_device *dev); |
2193 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
2194 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
2195 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
2196 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
2197 | size_t size); | |
7e0d96bc BW |
2198 | void i915_init_vm(struct drm_i915_private *dev_priv, |
2199 | struct i915_address_space *vm); | |
673a394b | 2200 | void i915_gem_free_object(struct drm_gem_object *obj); |
2f633156 | 2201 | void i915_gem_vma_destroy(struct i915_vma *vma); |
42dcedd4 | 2202 | |
1ec9e26d DV |
2203 | #define PIN_MAPPABLE 0x1 |
2204 | #define PIN_NONBLOCK 0x2 | |
bf3d149b | 2205 | #define PIN_GLOBAL 0x4 |
2021746e | 2206 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
c37e2204 | 2207 | struct i915_address_space *vm, |
2021746e | 2208 | uint32_t alignment, |
1ec9e26d | 2209 | unsigned flags); |
07fe0b12 | 2210 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
dd624afd | 2211 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
48018a57 | 2212 | void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv); |
05394f39 | 2213 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 2214 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 2215 | |
4c914c0c BV |
2216 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, |
2217 | int *needs_clflush); | |
2218 | ||
37e680a1 | 2219 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
9da3da66 CW |
2220 | static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) |
2221 | { | |
67d5a50c ID |
2222 | struct sg_page_iter sg_iter; |
2223 | ||
2224 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n) | |
2db76d7c | 2225 | return sg_page_iter_page(&sg_iter); |
67d5a50c ID |
2226 | |
2227 | return NULL; | |
9da3da66 | 2228 | } |
a5570178 CW |
2229 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
2230 | { | |
2231 | BUG_ON(obj->pages == NULL); | |
2232 | obj->pages_pin_count++; | |
2233 | } | |
2234 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
2235 | { | |
2236 | BUG_ON(obj->pages_pin_count == 0); | |
2237 | obj->pages_pin_count--; | |
2238 | } | |
2239 | ||
54cf91dc | 2240 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b BW |
2241 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
2242 | struct intel_ring_buffer *to); | |
e2d05a8b BW |
2243 | void i915_vma_move_to_active(struct i915_vma *vma, |
2244 | struct intel_ring_buffer *ring); | |
ff72145b DA |
2245 | int i915_gem_dumb_create(struct drm_file *file_priv, |
2246 | struct drm_device *dev, | |
2247 | struct drm_mode_create_dumb *args); | |
2248 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
2249 | uint32_t handle, uint64_t *offset); | |
f787a5f5 CW |
2250 | /** |
2251 | * Returns true if seq1 is later than seq2. | |
2252 | */ | |
2253 | static inline bool | |
2254 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
2255 | { | |
2256 | return (int32_t)(seq1 - seq2) >= 0; | |
2257 | } | |
2258 | ||
fca26bb4 MK |
2259 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
2260 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 2261 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 2262 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 2263 | |
9a5a53b3 | 2264 | static inline bool |
1690e1eb CW |
2265 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) |
2266 | { | |
2267 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
2268 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2269 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
9a5a53b3 CW |
2270 | return true; |
2271 | } else | |
2272 | return false; | |
1690e1eb CW |
2273 | } |
2274 | ||
2275 | static inline void | |
2276 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
2277 | { | |
2278 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
2279 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
b8c3af76 | 2280 | WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0); |
1690e1eb CW |
2281 | dev_priv->fence_regs[obj->fence_reg].pin_count--; |
2282 | } | |
2283 | } | |
2284 | ||
8d9fc7fd CW |
2285 | struct drm_i915_gem_request * |
2286 | i915_gem_find_active_request(struct intel_ring_buffer *ring); | |
2287 | ||
b29c19b6 | 2288 | bool i915_gem_retire_requests(struct drm_device *dev); |
33196ded | 2289 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 2290 | bool interruptible); |
1f83fee0 DV |
2291 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
2292 | { | |
2293 | return unlikely(atomic_read(&error->reset_counter) | |
2ac0f450 | 2294 | & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED)); |
1f83fee0 DV |
2295 | } |
2296 | ||
2297 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
2298 | { | |
2ac0f450 MK |
2299 | return atomic_read(&error->reset_counter) & I915_WEDGED; |
2300 | } | |
2301 | ||
2302 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
2303 | { | |
2304 | return ((atomic_read(&error->reset_counter) & ~I915_WEDGED) + 1) / 2; | |
1f83fee0 | 2305 | } |
a71d8d94 | 2306 | |
069efc1d | 2307 | void i915_gem_reset(struct drm_device *dev); |
000433b6 | 2308 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
a8198eea | 2309 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 2310 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 | 2311 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
c3787e2e | 2312 | int i915_gem_l3_remap(struct intel_ring_buffer *ring, int slice); |
f691e2f4 | 2313 | void i915_gem_init_swizzling(struct drm_device *dev); |
79e53945 | 2314 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 2315 | int __must_check i915_gpu_idle(struct drm_device *dev); |
45c5f202 | 2316 | int __must_check i915_gem_suspend(struct drm_device *dev); |
0025c077 MK |
2317 | int __i915_add_request(struct intel_ring_buffer *ring, |
2318 | struct drm_file *file, | |
7d736f4f | 2319 | struct drm_i915_gem_object *batch_obj, |
0025c077 MK |
2320 | u32 *seqno); |
2321 | #define i915_add_request(ring, seqno) \ | |
854c94a7 | 2322 | __i915_add_request(ring, NULL, NULL, seqno) |
199b2bc2 BW |
2323 | int __must_check i915_wait_seqno(struct intel_ring_buffer *ring, |
2324 | uint32_t seqno); | |
de151cf6 | 2325 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
2326 | int __must_check |
2327 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
2328 | bool write); | |
2329 | int __must_check | |
dabdfe02 CW |
2330 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
2331 | int __must_check | |
2da3b9b9 CW |
2332 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
2333 | u32 alignment, | |
2021746e | 2334 | struct intel_ring_buffer *pipelined); |
cc98b413 | 2335 | void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj); |
71acb5eb | 2336 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 2337 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
2338 | int id, |
2339 | int align); | |
71acb5eb | 2340 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 2341 | struct drm_i915_gem_object *obj); |
71acb5eb | 2342 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
b29c19b6 | 2343 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 2344 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 2345 | |
0fa87796 ID |
2346 | uint32_t |
2347 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 2348 | uint32_t |
d865110c ID |
2349 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
2350 | int tiling_mode, bool fenced); | |
467cffba | 2351 | |
e4ffd173 CW |
2352 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
2353 | enum i915_cache_level cache_level); | |
2354 | ||
1286ff73 DV |
2355 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
2356 | struct dma_buf *dma_buf); | |
2357 | ||
2358 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
2359 | struct drm_gem_object *gem_obj, int flags); | |
2360 | ||
19b2dbde CW |
2361 | void i915_gem_restore_fences(struct drm_device *dev); |
2362 | ||
a70a3148 BW |
2363 | unsigned long i915_gem_obj_offset(struct drm_i915_gem_object *o, |
2364 | struct i915_address_space *vm); | |
2365 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o); | |
2366 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, | |
2367 | struct i915_address_space *vm); | |
2368 | unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o, | |
2369 | struct i915_address_space *vm); | |
2370 | struct i915_vma *i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, | |
2371 | struct i915_address_space *vm); | |
accfef2e BW |
2372 | struct i915_vma * |
2373 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
2374 | struct i915_address_space *vm); | |
5c2abbea BW |
2375 | |
2376 | struct i915_vma *i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj); | |
d7f46fc4 BW |
2377 | static inline bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj) { |
2378 | struct i915_vma *vma; | |
2379 | list_for_each_entry(vma, &obj->vma_list, vma_link) | |
2380 | if (vma->pin_count > 0) | |
2381 | return true; | |
2382 | return false; | |
2383 | } | |
5c2abbea | 2384 | |
a70a3148 BW |
2385 | /* Some GGTT VM helpers */ |
2386 | #define obj_to_ggtt(obj) \ | |
2387 | (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base) | |
2388 | static inline bool i915_is_ggtt(struct i915_address_space *vm) | |
2389 | { | |
2390 | struct i915_address_space *ggtt = | |
2391 | &((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base; | |
2392 | return vm == ggtt; | |
2393 | } | |
2394 | ||
2395 | static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj) | |
2396 | { | |
2397 | return i915_gem_obj_bound(obj, obj_to_ggtt(obj)); | |
2398 | } | |
2399 | ||
2400 | static inline unsigned long | |
2401 | i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *obj) | |
2402 | { | |
2403 | return i915_gem_obj_offset(obj, obj_to_ggtt(obj)); | |
2404 | } | |
2405 | ||
2406 | static inline unsigned long | |
2407 | i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj) | |
2408 | { | |
2409 | return i915_gem_obj_size(obj, obj_to_ggtt(obj)); | |
2410 | } | |
c37e2204 BW |
2411 | |
2412 | static inline int __must_check | |
2413 | i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj, | |
2414 | uint32_t alignment, | |
1ec9e26d | 2415 | unsigned flags) |
c37e2204 | 2416 | { |
bf3d149b | 2417 | return i915_gem_object_pin(obj, obj_to_ggtt(obj), alignment, flags | PIN_GLOBAL); |
c37e2204 | 2418 | } |
a70a3148 | 2419 | |
b287110e DV |
2420 | static inline int |
2421 | i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj) | |
2422 | { | |
2423 | return i915_vma_unbind(i915_gem_obj_to_ggtt(obj)); | |
2424 | } | |
2425 | ||
2426 | void i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj); | |
2427 | ||
254f965c | 2428 | /* i915_gem_context.c */ |
0eea67eb | 2429 | #define ctx_to_ppgtt(ctx) container_of((ctx)->vm, struct i915_hw_ppgtt, base) |
8245be31 | 2430 | int __must_check i915_gem_context_init(struct drm_device *dev); |
254f965c | 2431 | void i915_gem_context_fini(struct drm_device *dev); |
acce9ffa | 2432 | void i915_gem_context_reset(struct drm_device *dev); |
e422b888 | 2433 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
2fa48d8d | 2434 | int i915_gem_context_enable(struct drm_i915_private *dev_priv); |
254f965c | 2435 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
e0556841 | 2436 | int i915_switch_context(struct intel_ring_buffer *ring, |
41bde553 BW |
2437 | struct drm_file *file, struct i915_hw_context *to); |
2438 | struct i915_hw_context * | |
2439 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id); | |
dce3271b MK |
2440 | void i915_gem_context_free(struct kref *ctx_ref); |
2441 | static inline void i915_gem_context_reference(struct i915_hw_context *ctx) | |
2442 | { | |
c482972a BW |
2443 | if (ctx->obj && HAS_HW_CONTEXTS(ctx->obj->base.dev)) |
2444 | kref_get(&ctx->ref); | |
dce3271b MK |
2445 | } |
2446 | ||
2447 | static inline void i915_gem_context_unreference(struct i915_hw_context *ctx) | |
2448 | { | |
c482972a BW |
2449 | if (ctx->obj && HAS_HW_CONTEXTS(ctx->obj->base.dev)) |
2450 | kref_put(&ctx->ref, i915_gem_context_free); | |
dce3271b MK |
2451 | } |
2452 | ||
3fac8978 MK |
2453 | static inline bool i915_gem_context_is_default(const struct i915_hw_context *c) |
2454 | { | |
2455 | return c->id == DEFAULT_CONTEXT_ID; | |
2456 | } | |
2457 | ||
84624813 BW |
2458 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
2459 | struct drm_file *file); | |
2460 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
2461 | struct drm_file *file); | |
1286ff73 | 2462 | |
679845ed BW |
2463 | /* i915_gem_evict.c */ |
2464 | int __must_check i915_gem_evict_something(struct drm_device *dev, | |
2465 | struct i915_address_space *vm, | |
2466 | int min_size, | |
2467 | unsigned alignment, | |
2468 | unsigned cache_level, | |
1ec9e26d | 2469 | unsigned flags); |
679845ed BW |
2470 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
2471 | int i915_gem_evict_everything(struct drm_device *dev); | |
1d2a314c | 2472 | |
76aaf220 | 2473 | /* i915_gem_gtt.c */ |
828c7908 BW |
2474 | void i915_check_and_clear_faults(struct drm_device *dev); |
2475 | void i915_gem_suspend_gtt_mappings(struct drm_device *dev); | |
76aaf220 | 2476 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 | 2477 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
74163907 | 2478 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
d7e5008f BW |
2479 | void i915_gem_init_global_gtt(struct drm_device *dev); |
2480 | void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start, | |
2481 | unsigned long mappable_end, unsigned long end); | |
e76e9aeb | 2482 | int i915_gem_gtt_init(struct drm_device *dev); |
d09105c6 | 2483 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
2484 | { |
2485 | if (INTEL_INFO(dev)->gen < 6) | |
2486 | intel_gtt_chipset_flush(); | |
2487 | } | |
246cbfb5 | 2488 | int i915_gem_init_ppgtt(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt); |
93a25a9e | 2489 | bool intel_enable_ppgtt(struct drm_device *dev, bool full); |
246cbfb5 | 2490 | |
9797fbfb CW |
2491 | /* i915_gem_stolen.c */ |
2492 | int i915_gem_init_stolen(struct drm_device *dev); | |
11be49eb CW |
2493 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size); |
2494 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); | |
9797fbfb | 2495 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
2496 | struct drm_i915_gem_object * |
2497 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
2498 | struct drm_i915_gem_object * |
2499 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
2500 | u32 stolen_offset, | |
2501 | u32 gtt_offset, | |
2502 | u32 size); | |
0104fdbb | 2503 | void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj); |
9797fbfb | 2504 | |
673a394b | 2505 | /* i915_gem_tiling.c */ |
2c1792a1 | 2506 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 CW |
2507 | { |
2508 | drm_i915_private_t *dev_priv = obj->base.dev->dev_private; | |
2509 | ||
2510 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
2511 | obj->tiling_mode != I915_TILING_NONE; | |
2512 | } | |
2513 | ||
673a394b | 2514 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
2515 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
2516 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
2517 | |
2518 | /* i915_gem_debug.c */ | |
23bc5982 CW |
2519 | #if WATCH_LISTS |
2520 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 2521 | #else |
23bc5982 | 2522 | #define i915_verify_lists(dev) 0 |
673a394b | 2523 | #endif |
1da177e4 | 2524 | |
2017263e | 2525 | /* i915_debugfs.c */ |
27c202ad BG |
2526 | int i915_debugfs_init(struct drm_minor *minor); |
2527 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
f8c168fa | 2528 | #ifdef CONFIG_DEBUG_FS |
07144428 DL |
2529 | void intel_display_crc_init(struct drm_device *dev); |
2530 | #else | |
f8c168fa | 2531 | static inline void intel_display_crc_init(struct drm_device *dev) {} |
07144428 | 2532 | #endif |
84734a04 MK |
2533 | |
2534 | /* i915_gpu_error.c */ | |
edc3d884 MK |
2535 | __printf(2, 3) |
2536 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
2537 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
2538 | const struct i915_error_state_file_priv *error); | |
4dc955f7 MK |
2539 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
2540 | size_t count, loff_t pos); | |
2541 | static inline void i915_error_state_buf_release( | |
2542 | struct drm_i915_error_state_buf *eb) | |
2543 | { | |
2544 | kfree(eb->buf); | |
2545 | } | |
58174462 MK |
2546 | void i915_capture_error_state(struct drm_device *dev, bool wedge, |
2547 | const char *error_msg); | |
84734a04 MK |
2548 | void i915_error_state_get(struct drm_device *dev, |
2549 | struct i915_error_state_file_priv *error_priv); | |
2550 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
2551 | void i915_destroy_error_state(struct drm_device *dev); | |
2552 | ||
2553 | void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone); | |
2554 | const char *i915_cache_level_str(int type); | |
2017263e | 2555 | |
351e3db2 BV |
2556 | /* i915_cmd_parser.c */ |
2557 | void i915_cmd_parser_init_ring(struct intel_ring_buffer *ring); | |
2558 | bool i915_needs_cmd_parser(struct intel_ring_buffer *ring); | |
2559 | int i915_parse_cmds(struct intel_ring_buffer *ring, | |
2560 | struct drm_i915_gem_object *batch_obj, | |
2561 | u32 batch_start_offset, | |
2562 | bool is_master); | |
2563 | ||
317c35d1 JB |
2564 | /* i915_suspend.c */ |
2565 | extern int i915_save_state(struct drm_device *dev); | |
2566 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 2567 | |
d8157a36 DV |
2568 | /* i915_ums.c */ |
2569 | void i915_save_display_reg(struct drm_device *dev); | |
2570 | void i915_restore_display_reg(struct drm_device *dev); | |
317c35d1 | 2571 | |
0136db58 BW |
2572 | /* i915_sysfs.c */ |
2573 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
2574 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
2575 | ||
f899fc64 CW |
2576 | /* intel_i2c.c */ |
2577 | extern int intel_setup_gmbus(struct drm_device *dev); | |
2578 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
8f375e10 | 2579 | static inline bool intel_gmbus_is_port_valid(unsigned port) |
3bd7d909 | 2580 | { |
2ed06c93 | 2581 | return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD); |
3bd7d909 DK |
2582 | } |
2583 | ||
2584 | extern struct i2c_adapter *intel_gmbus_get_adapter( | |
2585 | struct drm_i915_private *dev_priv, unsigned port); | |
e957d772 CW |
2586 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
2587 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 2588 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
2589 | { |
2590 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
2591 | } | |
f899fc64 CW |
2592 | extern void intel_i2c_reset(struct drm_device *dev); |
2593 | ||
3b617967 | 2594 | /* intel_opregion.c */ |
9c4b0a68 | 2595 | struct intel_encoder; |
44834a67 | 2596 | #ifdef CONFIG_ACPI |
27d50c82 | 2597 | extern int intel_opregion_setup(struct drm_device *dev); |
44834a67 CW |
2598 | extern void intel_opregion_init(struct drm_device *dev); |
2599 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 | 2600 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
9c4b0a68 JN |
2601 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
2602 | bool enable); | |
ecbc5cf3 JN |
2603 | extern int intel_opregion_notify_adapter(struct drm_device *dev, |
2604 | pci_power_t state); | |
65e082c9 | 2605 | #else |
27d50c82 | 2606 | static inline int intel_opregion_setup(struct drm_device *dev) { return 0; } |
44834a67 CW |
2607 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
2608 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 | 2609 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
9c4b0a68 JN |
2610 | static inline int |
2611 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
2612 | { | |
2613 | return 0; | |
2614 | } | |
ecbc5cf3 JN |
2615 | static inline int |
2616 | intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
2617 | { | |
2618 | return 0; | |
2619 | } | |
65e082c9 | 2620 | #endif |
8ee1c3db | 2621 | |
723bfd70 JB |
2622 | /* intel_acpi.c */ |
2623 | #ifdef CONFIG_ACPI | |
2624 | extern void intel_register_dsm_handler(void); | |
2625 | extern void intel_unregister_dsm_handler(void); | |
2626 | #else | |
2627 | static inline void intel_register_dsm_handler(void) { return; } | |
2628 | static inline void intel_unregister_dsm_handler(void) { return; } | |
2629 | #endif /* CONFIG_ACPI */ | |
2630 | ||
79e53945 | 2631 | /* modesetting */ |
f817586c | 2632 | extern void intel_modeset_init_hw(struct drm_device *dev); |
7d708ee4 | 2633 | extern void intel_modeset_suspend_hw(struct drm_device *dev); |
79e53945 | 2634 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 2635 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 2636 | extern void intel_modeset_cleanup(struct drm_device *dev); |
4932e2c3 | 2637 | extern void intel_connector_unregister(struct intel_connector *); |
28d52043 | 2638 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
2639 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
2640 | bool force_restore); | |
44cec740 | 2641 | extern void i915_redisable_vga(struct drm_device *dev); |
04098753 | 2642 | extern void i915_redisable_vga_power_on(struct drm_device *dev); |
ee5382ae | 2643 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 2644 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 2645 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 2646 | extern void intel_init_pch_refclk(struct drm_device *dev); |
3b8d8d91 | 2647 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0a073b84 JB |
2648 | extern void valleyview_set_rps(struct drm_device *dev, u8 val); |
2649 | extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv); | |
2650 | extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv); | |
0206e353 AJ |
2651 | extern void intel_detect_pch(struct drm_device *dev); |
2652 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 2653 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 2654 | |
2911a35b | 2655 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
2656 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
2657 | struct drm_file *file); | |
b6359918 MK |
2658 | int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data, |
2659 | struct drm_file *file); | |
575155a9 | 2660 | |
6ef3d427 CW |
2661 | /* overlay */ |
2662 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); | |
edc3d884 MK |
2663 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
2664 | struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
2665 | |
2666 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
edc3d884 | 2667 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
2668 | struct drm_device *dev, |
2669 | struct intel_display_error_state *error); | |
6ef3d427 | 2670 | |
b7287d80 BW |
2671 | /* On SNB platform, before reading ring registers forcewake bit |
2672 | * must be set to prevent GT core from power down and stale values being | |
2673 | * returned. | |
2674 | */ | |
c8d9a590 D |
2675 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine); |
2676 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine); | |
e998c40f | 2677 | void assert_force_wake_inactive(struct drm_i915_private *dev_priv); |
b7287d80 | 2678 | |
42c0526c BW |
2679 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val); |
2680 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val); | |
59de0813 JN |
2681 | |
2682 | /* intel_sideband.c */ | |
64936258 JN |
2683 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr); |
2684 | void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val); | |
2685 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); | |
e9f882a3 JN |
2686 | u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg); |
2687 | void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
2688 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); | |
2689 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
2690 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
2691 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
2692 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
2693 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
e9f882a3 JN |
2694 | u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg); |
2695 | void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
2696 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
2697 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
2698 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
2699 | enum intel_sbi_destination destination); | |
2700 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
2701 | enum intel_sbi_destination destination); | |
e9fe51c6 SK |
2702 | u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg); |
2703 | void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
0a073b84 | 2704 | |
2ec3815f VS |
2705 | int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val); |
2706 | int vlv_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
42c0526c | 2707 | |
940aece4 D |
2708 | void vlv_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine); |
2709 | void vlv_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine); | |
2710 | ||
2711 | #define FORCEWAKE_VLV_RENDER_RANGE_OFFSET(reg) \ | |
2712 | (((reg) >= 0x2000 && (reg) < 0x4000) ||\ | |
2713 | ((reg) >= 0x5000 && (reg) < 0x8000) ||\ | |
2714 | ((reg) >= 0xB000 && (reg) < 0x12000) ||\ | |
2715 | ((reg) >= 0x2E000 && (reg) < 0x30000)) | |
2716 | ||
2717 | #define FORCEWAKE_VLV_MEDIA_RANGE_OFFSET(reg)\ | |
2718 | (((reg) >= 0x12000 && (reg) < 0x14000) ||\ | |
2719 | ((reg) >= 0x22000 && (reg) < 0x24000) ||\ | |
2720 | ((reg) >= 0x30000 && (reg) < 0x40000)) | |
2721 | ||
c8d9a590 D |
2722 | #define FORCEWAKE_RENDER (1 << 0) |
2723 | #define FORCEWAKE_MEDIA (1 << 1) | |
2724 | #define FORCEWAKE_ALL (FORCEWAKE_RENDER | FORCEWAKE_MEDIA) | |
2725 | ||
2726 | ||
0b274481 BW |
2727 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
2728 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
2729 | ||
2730 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
2731 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
2732 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
2733 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
2734 | ||
2735 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
2736 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
2737 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
2738 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
2739 | ||
698b3135 CW |
2740 | /* Be very careful with read/write 64-bit values. On 32-bit machines, they |
2741 | * will be implemented using 2 32-bit writes in an arbitrary order with | |
2742 | * an arbitrary delay between them. This can cause the hardware to | |
2743 | * act upon the intermediate value, possibly leading to corruption and | |
2744 | * machine death. You have been warned. | |
2745 | */ | |
0b274481 BW |
2746 | #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true) |
2747 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) | |
cae5852d | 2748 | |
50877445 CW |
2749 | #define I915_READ64_2x32(lower_reg, upper_reg) ({ \ |
2750 | u32 upper = I915_READ(upper_reg); \ | |
2751 | u32 lower = I915_READ(lower_reg); \ | |
2752 | u32 tmp = I915_READ(upper_reg); \ | |
2753 | if (upper != tmp) { \ | |
2754 | upper = tmp; \ | |
2755 | lower = I915_READ(lower_reg); \ | |
2756 | WARN_ON(I915_READ(upper_reg) != upper); \ | |
2757 | } \ | |
2758 | (u64)upper << 32 | lower; }) | |
2759 | ||
cae5852d ZN |
2760 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
2761 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
2762 | ||
55bc60db VS |
2763 | /* "Broadcast RGB" property */ |
2764 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
2765 | #define INTEL_BROADCAST_RGB_FULL 1 | |
2766 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 2767 | |
766aa1c4 VS |
2768 | static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev) |
2769 | { | |
2770 | if (HAS_PCH_SPLIT(dev)) | |
2771 | return CPU_VGACNTRL; | |
2772 | else if (IS_VALLEYVIEW(dev)) | |
2773 | return VLV_VGACNTRL; | |
2774 | else | |
2775 | return VGACNTRL; | |
2776 | } | |
2777 | ||
2bb4629a VS |
2778 | static inline void __user *to_user_ptr(u64 address) |
2779 | { | |
2780 | return (void __user *)(uintptr_t)address; | |
2781 | } | |
2782 | ||
df97729f ID |
2783 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
2784 | { | |
2785 | unsigned long j = msecs_to_jiffies(m); | |
2786 | ||
2787 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2788 | } | |
2789 | ||
2790 | static inline unsigned long | |
2791 | timespec_to_jiffies_timeout(const struct timespec *value) | |
2792 | { | |
2793 | unsigned long j = timespec_to_jiffies(value); | |
2794 | ||
2795 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2796 | } | |
2797 | ||
dce56b3c PZ |
2798 | /* |
2799 | * If you need to wait X milliseconds between events A and B, but event B | |
2800 | * doesn't happen exactly after event A, you record the timestamp (jiffies) of | |
2801 | * when event A happened, then just before event B you call this function and | |
2802 | * pass the timestamp as the first argument, and X as the second argument. | |
2803 | */ | |
2804 | static inline void | |
2805 | wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms) | |
2806 | { | |
ec5e0cfb | 2807 | unsigned long target_jiffies, tmp_jiffies, remaining_jiffies; |
dce56b3c PZ |
2808 | |
2809 | /* | |
2810 | * Don't re-read the value of "jiffies" every time since it may change | |
2811 | * behind our back and break the math. | |
2812 | */ | |
2813 | tmp_jiffies = jiffies; | |
2814 | target_jiffies = timestamp_jiffies + | |
2815 | msecs_to_jiffies_timeout(to_wait_ms); | |
2816 | ||
2817 | if (time_after(target_jiffies, tmp_jiffies)) { | |
ec5e0cfb ID |
2818 | remaining_jiffies = target_jiffies - tmp_jiffies; |
2819 | while (remaining_jiffies) | |
2820 | remaining_jiffies = | |
2821 | schedule_timeout_uninterruptible(remaining_jiffies); | |
dce56b3c PZ |
2822 | } |
2823 | } | |
2824 | ||
1da177e4 | 2825 | #endif |