Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 | 33 | #include <uapi/drm/i915_drm.h> |
93b81f51 | 34 | #include <uapi/drm/drm_fourcc.h> |
e9b73c67 | 35 | |
0839ccb8 | 36 | #include <linux/io-mapping.h> |
f899fc64 | 37 | #include <linux/i2c.h> |
c167a6fc | 38 | #include <linux/i2c-algo-bit.h> |
aaa6fd2a | 39 | #include <linux/backlight.h> |
5cc9ed4b | 40 | #include <linux/hashtable.h> |
2911a35b | 41 | #include <linux/intel-iommu.h> |
742cbee8 | 42 | #include <linux/kref.h> |
9ee32fea | 43 | #include <linux/pm_qos.h> |
e73bdd20 CW |
44 | #include <linux/shmem_fs.h> |
45 | ||
46 | #include <drm/drmP.h> | |
47 | #include <drm/intel-gtt.h> | |
48 | #include <drm/drm_legacy.h> /* for struct drm_dma_handle */ | |
49 | #include <drm/drm_gem.h> | |
50 | ||
51 | #include "i915_params.h" | |
52 | #include "i915_reg.h" | |
53 | ||
54 | #include "intel_bios.h" | |
ac7f11c6 | 55 | #include "intel_dpll_mgr.h" |
e73bdd20 CW |
56 | #include "intel_guc.h" |
57 | #include "intel_lrc.h" | |
58 | #include "intel_ringbuffer.h" | |
59 | ||
d501b1d2 | 60 | #include "i915_gem.h" |
e73bdd20 CW |
61 | #include "i915_gem_gtt.h" |
62 | #include "i915_gem_render_state.h" | |
585fb111 | 63 | |
1da177e4 LT |
64 | /* General customization: |
65 | */ | |
66 | ||
1da177e4 LT |
67 | #define DRIVER_NAME "i915" |
68 | #define DRIVER_DESC "Intel Graphics" | |
2a55135c | 69 | #define DRIVER_DATE "20160508" |
1da177e4 | 70 | |
c883ef1b | 71 | #undef WARN_ON |
5f77eeb0 DV |
72 | /* Many gcc seem to no see through this and fall over :( */ |
73 | #if 0 | |
74 | #define WARN_ON(x) ({ \ | |
75 | bool __i915_warn_cond = (x); \ | |
76 | if (__builtin_constant_p(__i915_warn_cond)) \ | |
77 | BUILD_BUG_ON(__i915_warn_cond); \ | |
78 | WARN(__i915_warn_cond, "WARN_ON(" #x ")"); }) | |
79 | #else | |
152b2262 | 80 | #define WARN_ON(x) WARN((x), "%s", "WARN_ON(" __stringify(x) ")") |
5f77eeb0 DV |
81 | #endif |
82 | ||
cd9bfacb | 83 | #undef WARN_ON_ONCE |
152b2262 | 84 | #define WARN_ON_ONCE(x) WARN_ONCE((x), "%s", "WARN_ON_ONCE(" __stringify(x) ")") |
cd9bfacb | 85 | |
5f77eeb0 DV |
86 | #define MISSING_CASE(x) WARN(1, "Missing switch case (%lu) in %s\n", \ |
87 | (long) (x), __func__); | |
c883ef1b | 88 | |
e2c719b7 RC |
89 | /* Use I915_STATE_WARN(x) and I915_STATE_WARN_ON() (rather than WARN() and |
90 | * WARN_ON()) for hw state sanity checks to check for unexpected conditions | |
91 | * which may not necessarily be a user visible problem. This will either | |
92 | * WARN() or DRM_ERROR() depending on the verbose_checks moduleparam, to | |
93 | * enable distros and users to tailor their preferred amount of i915 abrt | |
94 | * spam. | |
95 | */ | |
96 | #define I915_STATE_WARN(condition, format...) ({ \ | |
97 | int __ret_warn_on = !!(condition); \ | |
32753cb8 JL |
98 | if (unlikely(__ret_warn_on)) \ |
99 | if (!WARN(i915.verbose_state_checks, format)) \ | |
e2c719b7 | 100 | DRM_ERROR(format); \ |
e2c719b7 RC |
101 | unlikely(__ret_warn_on); \ |
102 | }) | |
103 | ||
152b2262 JL |
104 | #define I915_STATE_WARN_ON(x) \ |
105 | I915_STATE_WARN((x), "%s", "WARN_ON(" __stringify(x) ")") | |
c883ef1b | 106 | |
4fec15d1 ID |
107 | bool __i915_inject_load_failure(const char *func, int line); |
108 | #define i915_inject_load_failure() \ | |
109 | __i915_inject_load_failure(__func__, __LINE__) | |
110 | ||
42a8ca4c JN |
111 | static inline const char *yesno(bool v) |
112 | { | |
113 | return v ? "yes" : "no"; | |
114 | } | |
115 | ||
87ad3212 JN |
116 | static inline const char *onoff(bool v) |
117 | { | |
118 | return v ? "on" : "off"; | |
119 | } | |
120 | ||
317c35d1 | 121 | enum pipe { |
752aa88a | 122 | INVALID_PIPE = -1, |
317c35d1 JB |
123 | PIPE_A = 0, |
124 | PIPE_B, | |
9db4a9c7 | 125 | PIPE_C, |
a57c774a AK |
126 | _PIPE_EDP, |
127 | I915_MAX_PIPES = _PIPE_EDP | |
317c35d1 | 128 | }; |
9db4a9c7 | 129 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 130 | |
a5c961d1 PZ |
131 | enum transcoder { |
132 | TRANSCODER_A = 0, | |
133 | TRANSCODER_B, | |
134 | TRANSCODER_C, | |
a57c774a | 135 | TRANSCODER_EDP, |
4d1de975 JN |
136 | TRANSCODER_DSI_A, |
137 | TRANSCODER_DSI_C, | |
a57c774a | 138 | I915_MAX_TRANSCODERS |
a5c961d1 | 139 | }; |
da205630 JN |
140 | |
141 | static inline const char *transcoder_name(enum transcoder transcoder) | |
142 | { | |
143 | switch (transcoder) { | |
144 | case TRANSCODER_A: | |
145 | return "A"; | |
146 | case TRANSCODER_B: | |
147 | return "B"; | |
148 | case TRANSCODER_C: | |
149 | return "C"; | |
150 | case TRANSCODER_EDP: | |
151 | return "EDP"; | |
4d1de975 JN |
152 | case TRANSCODER_DSI_A: |
153 | return "DSI A"; | |
154 | case TRANSCODER_DSI_C: | |
155 | return "DSI C"; | |
da205630 JN |
156 | default: |
157 | return "<invalid>"; | |
158 | } | |
159 | } | |
a5c961d1 | 160 | |
4d1de975 JN |
161 | static inline bool transcoder_is_dsi(enum transcoder transcoder) |
162 | { | |
163 | return transcoder == TRANSCODER_DSI_A || transcoder == TRANSCODER_DSI_C; | |
164 | } | |
165 | ||
84139d1e | 166 | /* |
31409e97 MR |
167 | * I915_MAX_PLANES in the enum below is the maximum (across all platforms) |
168 | * number of planes per CRTC. Not all platforms really have this many planes, | |
169 | * which means some arrays of size I915_MAX_PLANES may have unused entries | |
170 | * between the topmost sprite plane and the cursor plane. | |
84139d1e | 171 | */ |
80824003 JB |
172 | enum plane { |
173 | PLANE_A = 0, | |
174 | PLANE_B, | |
9db4a9c7 | 175 | PLANE_C, |
31409e97 MR |
176 | PLANE_CURSOR, |
177 | I915_MAX_PLANES, | |
80824003 | 178 | }; |
9db4a9c7 | 179 | #define plane_name(p) ((p) + 'A') |
52440211 | 180 | |
d615a166 | 181 | #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A') |
06da8da2 | 182 | |
2b139522 ED |
183 | enum port { |
184 | PORT_A = 0, | |
185 | PORT_B, | |
186 | PORT_C, | |
187 | PORT_D, | |
188 | PORT_E, | |
189 | I915_MAX_PORTS | |
190 | }; | |
191 | #define port_name(p) ((p) + 'A') | |
192 | ||
a09caddd | 193 | #define I915_NUM_PHYS_VLV 2 |
e4607fcf CML |
194 | |
195 | enum dpio_channel { | |
196 | DPIO_CH0, | |
197 | DPIO_CH1 | |
198 | }; | |
199 | ||
200 | enum dpio_phy { | |
201 | DPIO_PHY0, | |
202 | DPIO_PHY1 | |
203 | }; | |
204 | ||
b97186f0 PZ |
205 | enum intel_display_power_domain { |
206 | POWER_DOMAIN_PIPE_A, | |
207 | POWER_DOMAIN_PIPE_B, | |
208 | POWER_DOMAIN_PIPE_C, | |
209 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
210 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
211 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
212 | POWER_DOMAIN_TRANSCODER_A, | |
213 | POWER_DOMAIN_TRANSCODER_B, | |
214 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 215 | POWER_DOMAIN_TRANSCODER_EDP, |
4d1de975 JN |
216 | POWER_DOMAIN_TRANSCODER_DSI_A, |
217 | POWER_DOMAIN_TRANSCODER_DSI_C, | |
6331a704 PJ |
218 | POWER_DOMAIN_PORT_DDI_A_LANES, |
219 | POWER_DOMAIN_PORT_DDI_B_LANES, | |
220 | POWER_DOMAIN_PORT_DDI_C_LANES, | |
221 | POWER_DOMAIN_PORT_DDI_D_LANES, | |
222 | POWER_DOMAIN_PORT_DDI_E_LANES, | |
319be8ae ID |
223 | POWER_DOMAIN_PORT_DSI, |
224 | POWER_DOMAIN_PORT_CRT, | |
225 | POWER_DOMAIN_PORT_OTHER, | |
cdf8dd7f | 226 | POWER_DOMAIN_VGA, |
fbeeaa23 | 227 | POWER_DOMAIN_AUDIO, |
bd2bb1b9 | 228 | POWER_DOMAIN_PLLS, |
1407121a S |
229 | POWER_DOMAIN_AUX_A, |
230 | POWER_DOMAIN_AUX_B, | |
231 | POWER_DOMAIN_AUX_C, | |
232 | POWER_DOMAIN_AUX_D, | |
f0ab43e6 | 233 | POWER_DOMAIN_GMBUS, |
dfa57627 | 234 | POWER_DOMAIN_MODESET, |
baa70707 | 235 | POWER_DOMAIN_INIT, |
bddc7645 ID |
236 | |
237 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
238 | }; |
239 | ||
240 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
241 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
242 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
243 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
244 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
245 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 246 | |
1d843f9d EE |
247 | enum hpd_pin { |
248 | HPD_NONE = 0, | |
1d843f9d EE |
249 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ |
250 | HPD_CRT, | |
251 | HPD_SDVO_B, | |
252 | HPD_SDVO_C, | |
cc24fcdc | 253 | HPD_PORT_A, |
1d843f9d EE |
254 | HPD_PORT_B, |
255 | HPD_PORT_C, | |
256 | HPD_PORT_D, | |
26951caf | 257 | HPD_PORT_E, |
1d843f9d EE |
258 | HPD_NUM_PINS |
259 | }; | |
260 | ||
c91711f9 JN |
261 | #define for_each_hpd_pin(__pin) \ |
262 | for ((__pin) = (HPD_NONE + 1); (__pin) < HPD_NUM_PINS; (__pin)++) | |
263 | ||
5fcece80 JN |
264 | struct i915_hotplug { |
265 | struct work_struct hotplug_work; | |
266 | ||
267 | struct { | |
268 | unsigned long last_jiffies; | |
269 | int count; | |
270 | enum { | |
271 | HPD_ENABLED = 0, | |
272 | HPD_DISABLED = 1, | |
273 | HPD_MARK_DISABLED = 2 | |
274 | } state; | |
275 | } stats[HPD_NUM_PINS]; | |
276 | u32 event_bits; | |
277 | struct delayed_work reenable_work; | |
278 | ||
279 | struct intel_digital_port *irq_port[I915_MAX_PORTS]; | |
280 | u32 long_port_mask; | |
281 | u32 short_port_mask; | |
282 | struct work_struct dig_port_work; | |
283 | ||
284 | /* | |
285 | * if we get a HPD irq from DP and a HPD irq from non-DP | |
286 | * the non-DP HPD could block the workqueue on a mode config | |
287 | * mutex getting, that userspace may have taken. However | |
288 | * userspace is waiting on the DP workqueue to run which is | |
289 | * blocked behind the non-DP one. | |
290 | */ | |
291 | struct workqueue_struct *dp_wq; | |
292 | }; | |
293 | ||
2a2d5482 CW |
294 | #define I915_GEM_GPU_DOMAINS \ |
295 | (I915_GEM_DOMAIN_RENDER | \ | |
296 | I915_GEM_DOMAIN_SAMPLER | \ | |
297 | I915_GEM_DOMAIN_COMMAND | \ | |
298 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
299 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 300 | |
055e393f DL |
301 | #define for_each_pipe(__dev_priv, __p) \ |
302 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) | |
6831f3e3 VS |
303 | #define for_each_pipe_masked(__dev_priv, __p, __mask) \ |
304 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) \ | |
305 | for_each_if ((__mask) & (1 << (__p))) | |
dd740780 DL |
306 | #define for_each_plane(__dev_priv, __pipe, __p) \ |
307 | for ((__p) = 0; \ | |
308 | (__p) < INTEL_INFO(__dev_priv)->num_sprites[(__pipe)] + 1; \ | |
309 | (__p)++) | |
3bdcfc0c DL |
310 | #define for_each_sprite(__dev_priv, __p, __s) \ |
311 | for ((__s) = 0; \ | |
312 | (__s) < INTEL_INFO(__dev_priv)->num_sprites[(__p)]; \ | |
313 | (__s)++) | |
9db4a9c7 | 314 | |
c3aeadc8 JN |
315 | #define for_each_port_masked(__port, __ports_mask) \ |
316 | for ((__port) = PORT_A; (__port) < I915_MAX_PORTS; (__port)++) \ | |
317 | for_each_if ((__ports_mask) & (1 << (__port))) | |
318 | ||
d79b814d DL |
319 | #define for_each_crtc(dev, crtc) \ |
320 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) | |
321 | ||
27321ae8 ML |
322 | #define for_each_intel_plane(dev, intel_plane) \ |
323 | list_for_each_entry(intel_plane, \ | |
324 | &dev->mode_config.plane_list, \ | |
325 | base.head) | |
326 | ||
262cd2e1 VS |
327 | #define for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) \ |
328 | list_for_each_entry(intel_plane, \ | |
329 | &(dev)->mode_config.plane_list, \ | |
330 | base.head) \ | |
95150bdf | 331 | for_each_if ((intel_plane)->pipe == (intel_crtc)->pipe) |
262cd2e1 | 332 | |
d063ae48 DL |
333 | #define for_each_intel_crtc(dev, intel_crtc) \ |
334 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head) | |
335 | ||
b2784e15 DL |
336 | #define for_each_intel_encoder(dev, intel_encoder) \ |
337 | list_for_each_entry(intel_encoder, \ | |
338 | &(dev)->mode_config.encoder_list, \ | |
339 | base.head) | |
340 | ||
3a3371ff ACO |
341 | #define for_each_intel_connector(dev, intel_connector) \ |
342 | list_for_each_entry(intel_connector, \ | |
343 | &dev->mode_config.connector_list, \ | |
344 | base.head) | |
345 | ||
6c2b7c12 DV |
346 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
347 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
95150bdf | 348 | for_each_if ((intel_encoder)->base.crtc == (__crtc)) |
6c2b7c12 | 349 | |
53f5e3ca JB |
350 | #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \ |
351 | list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \ | |
95150bdf | 352 | for_each_if ((intel_connector)->base.encoder == (__encoder)) |
53f5e3ca | 353 | |
b04c5bd6 BF |
354 | #define for_each_power_domain(domain, mask) \ |
355 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
95150bdf | 356 | for_each_if ((1 << (domain)) & (mask)) |
b04c5bd6 | 357 | |
e7b903d2 | 358 | struct drm_i915_private; |
ad46cb53 | 359 | struct i915_mm_struct; |
5cc9ed4b | 360 | struct i915_mmu_object; |
e7b903d2 | 361 | |
a6f766f3 CW |
362 | struct drm_i915_file_private { |
363 | struct drm_i915_private *dev_priv; | |
364 | struct drm_file *file; | |
365 | ||
366 | struct { | |
367 | spinlock_t lock; | |
368 | struct list_head request_list; | |
d0bc54f2 CW |
369 | /* 20ms is a fairly arbitrary limit (greater than the average frame time) |
370 | * chosen to prevent the CPU getting more than a frame ahead of the GPU | |
371 | * (when using lax throttling for the frontbuffer). We also use it to | |
372 | * offer free GPU waitboosts for severely congested workloads. | |
373 | */ | |
374 | #define DRM_I915_THROTTLE_JIFFIES msecs_to_jiffies(20) | |
a6f766f3 CW |
375 | } mm; |
376 | struct idr context_idr; | |
377 | ||
2e1b8730 CW |
378 | struct intel_rps_client { |
379 | struct list_head link; | |
380 | unsigned boosts; | |
381 | } rps; | |
a6f766f3 | 382 | |
de1add36 | 383 | unsigned int bsd_ring; |
a6f766f3 CW |
384 | }; |
385 | ||
e69d0bc1 DV |
386 | /* Used by dp and fdi links */ |
387 | struct intel_link_m_n { | |
388 | uint32_t tu; | |
389 | uint32_t gmch_m; | |
390 | uint32_t gmch_n; | |
391 | uint32_t link_m; | |
392 | uint32_t link_n; | |
393 | }; | |
394 | ||
395 | void intel_link_compute_m_n(int bpp, int nlanes, | |
396 | int pixel_clock, int link_clock, | |
397 | struct intel_link_m_n *m_n); | |
398 | ||
1da177e4 LT |
399 | /* Interface history: |
400 | * | |
401 | * 1.1: Original. | |
0d6aa60b DA |
402 | * 1.2: Add Power Management |
403 | * 1.3: Add vblank support | |
de227f5f | 404 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 405 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
406 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
407 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
408 | */ |
409 | #define DRIVER_MAJOR 1 | |
2228ed67 | 410 | #define DRIVER_MINOR 6 |
1da177e4 LT |
411 | #define DRIVER_PATCHLEVEL 0 |
412 | ||
23bc5982 | 413 | #define WATCH_LISTS 0 |
673a394b | 414 | |
0a3e67a4 JB |
415 | struct opregion_header; |
416 | struct opregion_acpi; | |
417 | struct opregion_swsci; | |
418 | struct opregion_asle; | |
419 | ||
8ee1c3db | 420 | struct intel_opregion { |
115719fc WD |
421 | struct opregion_header *header; |
422 | struct opregion_acpi *acpi; | |
423 | struct opregion_swsci *swsci; | |
ebde53c7 JN |
424 | u32 swsci_gbda_sub_functions; |
425 | u32 swsci_sbcb_sub_functions; | |
115719fc | 426 | struct opregion_asle *asle; |
04ebaadb | 427 | void *rvda; |
82730385 | 428 | const void *vbt; |
ada8f955 | 429 | u32 vbt_size; |
115719fc | 430 | u32 *lid_state; |
91a60f20 | 431 | struct work_struct asle_work; |
8ee1c3db | 432 | }; |
44834a67 | 433 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 434 | |
6ef3d427 CW |
435 | struct intel_overlay; |
436 | struct intel_overlay_error_state; | |
437 | ||
de151cf6 | 438 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
439 | #define I915_MAX_NUM_FENCES 32 |
440 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
441 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
442 | |
443 | struct drm_i915_fence_reg { | |
007cc8ac | 444 | struct list_head lru_list; |
caea7476 | 445 | struct drm_i915_gem_object *obj; |
1690e1eb | 446 | int pin_count; |
de151cf6 | 447 | }; |
7c1c2871 | 448 | |
9b9d172d | 449 | struct sdvo_device_mapping { |
e957d772 | 450 | u8 initialized; |
9b9d172d | 451 | u8 dvo_port; |
452 | u8 slave_addr; | |
453 | u8 dvo_wiring; | |
e957d772 | 454 | u8 i2c_pin; |
b1083333 | 455 | u8 ddc_pin; |
9b9d172d | 456 | }; |
457 | ||
c4a1d9e4 CW |
458 | struct intel_display_error_state; |
459 | ||
63eeaf38 | 460 | struct drm_i915_error_state { |
742cbee8 | 461 | struct kref ref; |
585b0288 BW |
462 | struct timeval time; |
463 | ||
cb383002 | 464 | char error_msg[128]; |
eb5be9d0 | 465 | int iommu; |
48b031e3 | 466 | u32 reset_count; |
62d5d69b | 467 | u32 suspend_count; |
cb383002 | 468 | |
585b0288 | 469 | /* Generic register state */ |
63eeaf38 JB |
470 | u32 eir; |
471 | u32 pgtbl_er; | |
be998e2e | 472 | u32 ier; |
885ea5a8 | 473 | u32 gtier[4]; |
b9a3906b | 474 | u32 ccid; |
0f3b6849 CW |
475 | u32 derrmr; |
476 | u32 forcewake; | |
585b0288 BW |
477 | u32 error; /* gen6+ */ |
478 | u32 err_int; /* gen7 */ | |
6c826f34 MK |
479 | u32 fault_data0; /* gen8, gen9 */ |
480 | u32 fault_data1; /* gen8, gen9 */ | |
585b0288 | 481 | u32 done_reg; |
91ec5d11 BW |
482 | u32 gac_eco; |
483 | u32 gam_ecochk; | |
484 | u32 gab_ctl; | |
485 | u32 gfx_mode; | |
585b0288 | 486 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
585b0288 BW |
487 | u64 fence[I915_MAX_NUM_FENCES]; |
488 | struct intel_overlay_error_state *overlay; | |
489 | struct intel_display_error_state *display; | |
0ca36d78 | 490 | struct drm_i915_error_object *semaphore_obj; |
585b0288 | 491 | |
52d39a21 | 492 | struct drm_i915_error_ring { |
372fbb8e | 493 | bool valid; |
362b8af7 BW |
494 | /* Software tracked state */ |
495 | bool waiting; | |
496 | int hangcheck_score; | |
497 | enum intel_ring_hangcheck_action hangcheck_action; | |
498 | int num_requests; | |
499 | ||
500 | /* our own tracking of ring head and tail */ | |
501 | u32 cpu_ring_head; | |
502 | u32 cpu_ring_tail; | |
503 | ||
14fd0d6d | 504 | u32 last_seqno; |
666796da | 505 | u32 semaphore_seqno[I915_NUM_ENGINES - 1]; |
362b8af7 BW |
506 | |
507 | /* Register state */ | |
94f8cf10 | 508 | u32 start; |
362b8af7 BW |
509 | u32 tail; |
510 | u32 head; | |
511 | u32 ctl; | |
512 | u32 hws; | |
513 | u32 ipeir; | |
514 | u32 ipehr; | |
515 | u32 instdone; | |
362b8af7 BW |
516 | u32 bbstate; |
517 | u32 instpm; | |
518 | u32 instps; | |
519 | u32 seqno; | |
520 | u64 bbaddr; | |
50877445 | 521 | u64 acthd; |
362b8af7 | 522 | u32 fault_reg; |
13ffadd1 | 523 | u64 faddr; |
362b8af7 | 524 | u32 rc_psmi; /* sleep state */ |
666796da | 525 | u32 semaphore_mboxes[I915_NUM_ENGINES - 1]; |
362b8af7 | 526 | |
52d39a21 CW |
527 | struct drm_i915_error_object { |
528 | int page_count; | |
e1f12325 | 529 | u64 gtt_offset; |
52d39a21 | 530 | u32 *pages[0]; |
ab0e7ff9 | 531 | } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page; |
362b8af7 | 532 | |
f85db059 | 533 | struct drm_i915_error_object *wa_ctx; |
534 | ||
52d39a21 CW |
535 | struct drm_i915_error_request { |
536 | long jiffies; | |
537 | u32 seqno; | |
ee4f42b1 | 538 | u32 tail; |
52d39a21 | 539 | } *requests; |
6c7a01ec BW |
540 | |
541 | struct { | |
542 | u32 gfx_mode; | |
543 | union { | |
544 | u64 pdp[4]; | |
545 | u32 pp_dir_base; | |
546 | }; | |
547 | } vm_info; | |
ab0e7ff9 CW |
548 | |
549 | pid_t pid; | |
550 | char comm[TASK_COMM_LEN]; | |
666796da | 551 | } ring[I915_NUM_ENGINES]; |
3a448734 | 552 | |
9df30794 | 553 | struct drm_i915_error_buffer { |
a779e5ab | 554 | u32 size; |
9df30794 | 555 | u32 name; |
666796da | 556 | u32 rseqno[I915_NUM_ENGINES], wseqno; |
e1f12325 | 557 | u64 gtt_offset; |
9df30794 CW |
558 | u32 read_domains; |
559 | u32 write_domain; | |
4b9de737 | 560 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
561 | s32 pinned:2; |
562 | u32 tiling:2; | |
563 | u32 dirty:1; | |
564 | u32 purgeable:1; | |
5cc9ed4b | 565 | u32 userptr:1; |
5d1333fc | 566 | s32 ring:4; |
f56383cb | 567 | u32 cache_level:3; |
95f5301d | 568 | } **active_bo, **pinned_bo; |
6c7a01ec | 569 | |
95f5301d | 570 | u32 *active_bo_count, *pinned_bo_count; |
3a448734 | 571 | u32 vm_count; |
63eeaf38 JB |
572 | }; |
573 | ||
7bd688cd | 574 | struct intel_connector; |
820d2d77 | 575 | struct intel_encoder; |
5cec258b | 576 | struct intel_crtc_state; |
5724dbd1 | 577 | struct intel_initial_plane_config; |
0e8ffe1b | 578 | struct intel_crtc; |
ee9300bb DV |
579 | struct intel_limit; |
580 | struct dpll; | |
b8cecdf5 | 581 | |
e70236a8 | 582 | struct drm_i915_display_funcs { |
e70236a8 JB |
583 | int (*get_display_clock_speed)(struct drm_device *dev); |
584 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
e3bddded | 585 | int (*compute_pipe_wm)(struct intel_crtc_state *cstate); |
ed4a6a7c MR |
586 | int (*compute_intermediate_wm)(struct drm_device *dev, |
587 | struct intel_crtc *intel_crtc, | |
588 | struct intel_crtc_state *newstate); | |
589 | void (*initial_watermarks)(struct intel_crtc_state *cstate); | |
590 | void (*optimize_watermarks)(struct intel_crtc_state *cstate); | |
46ba614c | 591 | void (*update_wm)(struct drm_crtc *crtc); |
27c329ed ML |
592 | int (*modeset_calc_cdclk)(struct drm_atomic_state *state); |
593 | void (*modeset_commit_cdclk)(struct drm_atomic_state *state); | |
0e8ffe1b DV |
594 | /* Returns the active state of the crtc, and if the crtc is active, |
595 | * fills out the pipe-config with the hw state. */ | |
596 | bool (*get_pipe_config)(struct intel_crtc *, | |
5cec258b | 597 | struct intel_crtc_state *); |
5724dbd1 DL |
598 | void (*get_initial_plane_config)(struct intel_crtc *, |
599 | struct intel_initial_plane_config *); | |
190f68c5 ACO |
600 | int (*crtc_compute_clock)(struct intel_crtc *crtc, |
601 | struct intel_crtc_state *crtc_state); | |
76e5a89c DV |
602 | void (*crtc_enable)(struct drm_crtc *crtc); |
603 | void (*crtc_disable)(struct drm_crtc *crtc); | |
69bfe1a9 JN |
604 | void (*audio_codec_enable)(struct drm_connector *connector, |
605 | struct intel_encoder *encoder, | |
5e7234c9 | 606 | const struct drm_display_mode *adjusted_mode); |
69bfe1a9 | 607 | void (*audio_codec_disable)(struct intel_encoder *encoder); |
674cf967 | 608 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 609 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
610 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
611 | struct drm_framebuffer *fb, | |
ed8d1975 | 612 | struct drm_i915_gem_object *obj, |
6258fbe2 | 613 | struct drm_i915_gem_request *req, |
ed8d1975 | 614 | uint32_t flags); |
91d14251 | 615 | void (*hpd_irq_setup)(struct drm_i915_private *dev_priv); |
e70236a8 JB |
616 | /* clock updates for mode set */ |
617 | /* cursor updates */ | |
618 | /* render clock increase/decrease */ | |
619 | /* display clock increase/decrease */ | |
620 | /* pll clock increase/decrease */ | |
8563b1e8 | 621 | |
b95c5321 ML |
622 | void (*load_csc_matrix)(struct drm_crtc_state *crtc_state); |
623 | void (*load_luts)(struct drm_crtc_state *crtc_state); | |
e70236a8 JB |
624 | }; |
625 | ||
48c1026a MK |
626 | enum forcewake_domain_id { |
627 | FW_DOMAIN_ID_RENDER = 0, | |
628 | FW_DOMAIN_ID_BLITTER, | |
629 | FW_DOMAIN_ID_MEDIA, | |
630 | ||
631 | FW_DOMAIN_ID_COUNT | |
632 | }; | |
633 | ||
634 | enum forcewake_domains { | |
635 | FORCEWAKE_RENDER = (1 << FW_DOMAIN_ID_RENDER), | |
636 | FORCEWAKE_BLITTER = (1 << FW_DOMAIN_ID_BLITTER), | |
637 | FORCEWAKE_MEDIA = (1 << FW_DOMAIN_ID_MEDIA), | |
638 | FORCEWAKE_ALL = (FORCEWAKE_RENDER | | |
639 | FORCEWAKE_BLITTER | | |
640 | FORCEWAKE_MEDIA) | |
641 | }; | |
642 | ||
3756685a TU |
643 | #define FW_REG_READ (1) |
644 | #define FW_REG_WRITE (2) | |
645 | ||
646 | enum forcewake_domains | |
647 | intel_uncore_forcewake_for_reg(struct drm_i915_private *dev_priv, | |
648 | i915_reg_t reg, unsigned int op); | |
649 | ||
907b28c5 | 650 | struct intel_uncore_funcs { |
c8d9a590 | 651 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
48c1026a | 652 | enum forcewake_domains domains); |
c8d9a590 | 653 | void (*force_wake_put)(struct drm_i915_private *dev_priv, |
48c1026a | 654 | enum forcewake_domains domains); |
0b274481 | 655 | |
f0f59a00 VS |
656 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); |
657 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
658 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
659 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
0b274481 | 660 | |
f0f59a00 | 661 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 662 | uint8_t val, bool trace); |
f0f59a00 | 663 | void (*mmio_writew)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 664 | uint16_t val, bool trace); |
f0f59a00 | 665 | void (*mmio_writel)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 666 | uint32_t val, bool trace); |
f0f59a00 | 667 | void (*mmio_writeq)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 668 | uint64_t val, bool trace); |
990bbdad CW |
669 | }; |
670 | ||
907b28c5 CW |
671 | struct intel_uncore { |
672 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
673 | ||
674 | struct intel_uncore_funcs funcs; | |
675 | ||
676 | unsigned fifo_count; | |
48c1026a | 677 | enum forcewake_domains fw_domains; |
b2cff0db CW |
678 | |
679 | struct intel_uncore_forcewake_domain { | |
680 | struct drm_i915_private *i915; | |
48c1026a | 681 | enum forcewake_domain_id id; |
33c582c1 | 682 | enum forcewake_domains mask; |
b2cff0db | 683 | unsigned wake_count; |
a57a4a67 | 684 | struct hrtimer timer; |
f0f59a00 | 685 | i915_reg_t reg_set; |
05a2fb15 MK |
686 | u32 val_set; |
687 | u32 val_clear; | |
f0f59a00 VS |
688 | i915_reg_t reg_ack; |
689 | i915_reg_t reg_post; | |
05a2fb15 | 690 | u32 val_reset; |
b2cff0db | 691 | } fw_domain[FW_DOMAIN_ID_COUNT]; |
75714940 MK |
692 | |
693 | int unclaimed_mmio_check; | |
b2cff0db CW |
694 | }; |
695 | ||
696 | /* Iterate over initialised fw domains */ | |
33c582c1 TU |
697 | #define for_each_fw_domain_masked(domain__, mask__, dev_priv__) \ |
698 | for ((domain__) = &(dev_priv__)->uncore.fw_domain[0]; \ | |
699 | (domain__) < &(dev_priv__)->uncore.fw_domain[FW_DOMAIN_ID_COUNT]; \ | |
700 | (domain__)++) \ | |
701 | for_each_if ((mask__) & (domain__)->mask) | |
702 | ||
703 | #define for_each_fw_domain(domain__, dev_priv__) \ | |
704 | for_each_fw_domain_masked(domain__, FORCEWAKE_ALL, dev_priv__) | |
907b28c5 | 705 | |
b6e7d894 DL |
706 | #define CSR_VERSION(major, minor) ((major) << 16 | (minor)) |
707 | #define CSR_VERSION_MAJOR(version) ((version) >> 16) | |
708 | #define CSR_VERSION_MINOR(version) ((version) & 0xffff) | |
709 | ||
eb805623 | 710 | struct intel_csr { |
8144ac59 | 711 | struct work_struct work; |
eb805623 | 712 | const char *fw_path; |
a7f749f9 | 713 | uint32_t *dmc_payload; |
eb805623 | 714 | uint32_t dmc_fw_size; |
b6e7d894 | 715 | uint32_t version; |
eb805623 | 716 | uint32_t mmio_count; |
f0f59a00 | 717 | i915_reg_t mmioaddr[8]; |
eb805623 | 718 | uint32_t mmiodata[8]; |
832dba88 | 719 | uint32_t dc_state; |
a37baf3b | 720 | uint32_t allowed_dc_mask; |
eb805623 DV |
721 | }; |
722 | ||
79fc46df DL |
723 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
724 | func(is_mobile) sep \ | |
725 | func(is_i85x) sep \ | |
726 | func(is_i915g) sep \ | |
727 | func(is_i945gm) sep \ | |
728 | func(is_g33) sep \ | |
729 | func(need_gfx_hws) sep \ | |
730 | func(is_g4x) sep \ | |
731 | func(is_pineview) sep \ | |
732 | func(is_broadwater) sep \ | |
733 | func(is_crestline) sep \ | |
734 | func(is_ivybridge) sep \ | |
735 | func(is_valleyview) sep \ | |
666a4537 | 736 | func(is_cherryview) sep \ |
79fc46df | 737 | func(is_haswell) sep \ |
ab0d24ac | 738 | func(is_broadwell) sep \ |
7201c0b3 | 739 | func(is_skylake) sep \ |
7526ac19 | 740 | func(is_broxton) sep \ |
ef11bdb3 | 741 | func(is_kabylake) sep \ |
b833d685 | 742 | func(is_preliminary) sep \ |
79fc46df DL |
743 | func(has_fbc) sep \ |
744 | func(has_pipe_cxsr) sep \ | |
745 | func(has_hotplug) sep \ | |
746 | func(cursor_needs_physical) sep \ | |
747 | func(has_overlay) sep \ | |
748 | func(overlay_needs_physical) sep \ | |
749 | func(supports_tv) sep \ | |
dd93be58 | 750 | func(has_llc) sep \ |
ca377809 | 751 | func(has_snoop) sep \ |
30568c45 DL |
752 | func(has_ddi) sep \ |
753 | func(has_fpga_dbg) | |
c96ea64e | 754 | |
a587f779 DL |
755 | #define DEFINE_FLAG(name) u8 name:1 |
756 | #define SEP_SEMICOLON ; | |
c96ea64e | 757 | |
cfdf1fa2 | 758 | struct intel_device_info { |
10fce67a | 759 | u32 display_mmio_offset; |
87f1f465 | 760 | u16 device_id; |
7eb552ae | 761 | u8 num_pipes:3; |
d615a166 | 762 | u8 num_sprites[I915_MAX_PIPES]; |
c96c3a8c | 763 | u8 gen; |
ae5702d2 | 764 | u16 gen_mask; |
73ae478c | 765 | u8 ring_mask; /* Rings supported by the HW */ |
a587f779 | 766 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
a57c774a AK |
767 | /* Register offsets for the various display pipes and transcoders */ |
768 | int pipe_offsets[I915_MAX_TRANSCODERS]; | |
769 | int trans_offsets[I915_MAX_TRANSCODERS]; | |
a57c774a | 770 | int palette_offsets[I915_MAX_PIPES]; |
5efb3e28 | 771 | int cursor_offsets[I915_MAX_PIPES]; |
3873218f JM |
772 | |
773 | /* Slice/subslice/EU info */ | |
774 | u8 slice_total; | |
775 | u8 subslice_total; | |
776 | u8 subslice_per_slice; | |
777 | u8 eu_total; | |
778 | u8 eu_per_subslice; | |
b7668791 DL |
779 | /* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */ |
780 | u8 subslice_7eu[3]; | |
3873218f JM |
781 | u8 has_slice_pg:1; |
782 | u8 has_subslice_pg:1; | |
783 | u8 has_eu_pg:1; | |
82cf435b LL |
784 | |
785 | struct color_luts { | |
786 | u16 degamma_lut_size; | |
787 | u16 gamma_lut_size; | |
788 | } color; | |
cfdf1fa2 KH |
789 | }; |
790 | ||
a587f779 DL |
791 | #undef DEFINE_FLAG |
792 | #undef SEP_SEMICOLON | |
793 | ||
7faf1ab2 DV |
794 | enum i915_cache_level { |
795 | I915_CACHE_NONE = 0, | |
350ec881 CW |
796 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
797 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
798 | caches, eg sampler/render caches, and the | |
799 | large Last-Level-Cache. LLC is coherent with | |
800 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 801 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
802 | }; |
803 | ||
e59ec13d MK |
804 | struct i915_ctx_hang_stats { |
805 | /* This context had batch pending when hang was declared */ | |
806 | unsigned batch_pending; | |
807 | ||
808 | /* This context had batch active when hang was declared */ | |
809 | unsigned batch_active; | |
be62acb4 MK |
810 | |
811 | /* Time when this context was last blamed for a GPU reset */ | |
812 | unsigned long guilty_ts; | |
813 | ||
676fa572 CW |
814 | /* If the contexts causes a second GPU hang within this time, |
815 | * it is permanently banned from submitting any more work. | |
816 | */ | |
817 | unsigned long ban_period_seconds; | |
818 | ||
be62acb4 MK |
819 | /* This context is banned to submit more work */ |
820 | bool banned; | |
e59ec13d | 821 | }; |
40521054 BW |
822 | |
823 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
821d66dd | 824 | #define DEFAULT_CONTEXT_HANDLE 0 |
b1b38278 DW |
825 | |
826 | #define CONTEXT_NO_ZEROMAP (1<<0) | |
31b7a88d OM |
827 | /** |
828 | * struct intel_context - as the name implies, represents a context. | |
829 | * @ref: reference count. | |
830 | * @user_handle: userspace tracking identity for this context. | |
831 | * @remap_slice: l3 row remapping information. | |
b1b38278 DW |
832 | * @flags: context specific flags: |
833 | * CONTEXT_NO_ZEROMAP: do not allow mapping things to page 0. | |
31b7a88d OM |
834 | * @file_priv: filp associated with this context (NULL for global default |
835 | * context). | |
836 | * @hang_stats: information about the role of this context in possible GPU | |
837 | * hangs. | |
7df113e4 | 838 | * @ppgtt: virtual memory space used by this context. |
31b7a88d OM |
839 | * @legacy_hw_ctx: render context backing object and whether it is correctly |
840 | * initialized (legacy ring submission mechanism only). | |
841 | * @link: link in the global list of contexts. | |
842 | * | |
843 | * Contexts are memory images used by the hardware to store copies of their | |
844 | * internal state. | |
845 | */ | |
273497e5 | 846 | struct intel_context { |
dce3271b | 847 | struct kref ref; |
821d66dd | 848 | int user_handle; |
3ccfd19d | 849 | uint8_t remap_slice; |
9ea4feec | 850 | struct drm_i915_private *i915; |
b1b38278 | 851 | int flags; |
40521054 | 852 | struct drm_i915_file_private *file_priv; |
e59ec13d | 853 | struct i915_ctx_hang_stats hang_stats; |
ae6c4806 | 854 | struct i915_hw_ppgtt *ppgtt; |
a33afea5 | 855 | |
5d1808ec CW |
856 | /* Unique identifier for this context, used by the hw for tracking */ |
857 | unsigned hw_id; | |
858 | ||
c9e003af | 859 | /* Legacy ring buffer submission */ |
ea0c76f8 OM |
860 | struct { |
861 | struct drm_i915_gem_object *rcs_state; | |
862 | bool initialized; | |
863 | } legacy_hw_ctx; | |
864 | ||
c9e003af OM |
865 | /* Execlists */ |
866 | struct { | |
867 | struct drm_i915_gem_object *state; | |
84c2377f | 868 | struct intel_ringbuffer *ringbuf; |
a7cbedec | 869 | int pin_count; |
ca82580c TU |
870 | struct i915_vma *lrc_vma; |
871 | u64 lrc_desc; | |
82352e90 | 872 | uint32_t *lrc_reg_state; |
24f1d3cc | 873 | bool initialised; |
666796da | 874 | } engine[I915_NUM_ENGINES]; |
c9e003af | 875 | |
a33afea5 | 876 | struct list_head link; |
40521054 BW |
877 | }; |
878 | ||
a4001f1b PZ |
879 | enum fb_op_origin { |
880 | ORIGIN_GTT, | |
881 | ORIGIN_CPU, | |
882 | ORIGIN_CS, | |
883 | ORIGIN_FLIP, | |
74b4ea1e | 884 | ORIGIN_DIRTYFB, |
a4001f1b PZ |
885 | }; |
886 | ||
ab34a7e8 | 887 | struct intel_fbc { |
25ad93fd PZ |
888 | /* This is always the inner lock when overlapping with struct_mutex and |
889 | * it's the outer lock when overlapping with stolen_lock. */ | |
890 | struct mutex lock; | |
5e59f717 | 891 | unsigned threshold; |
dbef0f15 PZ |
892 | unsigned int possible_framebuffer_bits; |
893 | unsigned int busy_bits; | |
010cf73d | 894 | unsigned int visible_pipes_mask; |
e35fef21 | 895 | struct intel_crtc *crtc; |
5c3fe8b0 | 896 | |
c4213885 | 897 | struct drm_mm_node compressed_fb; |
5c3fe8b0 BW |
898 | struct drm_mm_node *compressed_llb; |
899 | ||
da46f936 RV |
900 | bool false_color; |
901 | ||
d029bcad | 902 | bool enabled; |
0e631adc | 903 | bool active; |
9adccc60 | 904 | |
aaf78d27 PZ |
905 | struct intel_fbc_state_cache { |
906 | struct { | |
907 | unsigned int mode_flags; | |
908 | uint32_t hsw_bdw_pixel_rate; | |
909 | } crtc; | |
910 | ||
911 | struct { | |
912 | unsigned int rotation; | |
913 | int src_w; | |
914 | int src_h; | |
915 | bool visible; | |
916 | } plane; | |
917 | ||
918 | struct { | |
919 | u64 ilk_ggtt_offset; | |
aaf78d27 PZ |
920 | uint32_t pixel_format; |
921 | unsigned int stride; | |
922 | int fence_reg; | |
923 | unsigned int tiling_mode; | |
924 | } fb; | |
925 | } state_cache; | |
926 | ||
b183b3f1 PZ |
927 | struct intel_fbc_reg_params { |
928 | struct { | |
929 | enum pipe pipe; | |
930 | enum plane plane; | |
931 | unsigned int fence_y_offset; | |
932 | } crtc; | |
933 | ||
934 | struct { | |
935 | u64 ggtt_offset; | |
b183b3f1 PZ |
936 | uint32_t pixel_format; |
937 | unsigned int stride; | |
938 | int fence_reg; | |
939 | } fb; | |
940 | ||
941 | int cfb_size; | |
942 | } params; | |
943 | ||
5c3fe8b0 | 944 | struct intel_fbc_work { |
128d7356 | 945 | bool scheduled; |
ca18d51d | 946 | u32 scheduled_vblank; |
128d7356 | 947 | struct work_struct work; |
128d7356 | 948 | } work; |
5c3fe8b0 | 949 | |
bf6189c6 | 950 | const char *no_fbc_reason; |
b5e50c3f JB |
951 | }; |
952 | ||
96178eeb VK |
953 | /** |
954 | * HIGH_RR is the highest eDP panel refresh rate read from EDID | |
955 | * LOW_RR is the lowest eDP panel refresh rate found from EDID | |
956 | * parsing for same resolution. | |
957 | */ | |
958 | enum drrs_refresh_rate_type { | |
959 | DRRS_HIGH_RR, | |
960 | DRRS_LOW_RR, | |
961 | DRRS_MAX_RR, /* RR count */ | |
962 | }; | |
963 | ||
964 | enum drrs_support_type { | |
965 | DRRS_NOT_SUPPORTED = 0, | |
966 | STATIC_DRRS_SUPPORT = 1, | |
967 | SEAMLESS_DRRS_SUPPORT = 2 | |
439d7ac0 PB |
968 | }; |
969 | ||
2807cf69 | 970 | struct intel_dp; |
96178eeb VK |
971 | struct i915_drrs { |
972 | struct mutex mutex; | |
973 | struct delayed_work work; | |
974 | struct intel_dp *dp; | |
975 | unsigned busy_frontbuffer_bits; | |
976 | enum drrs_refresh_rate_type refresh_rate_type; | |
977 | enum drrs_support_type type; | |
978 | }; | |
979 | ||
a031d709 | 980 | struct i915_psr { |
f0355c4a | 981 | struct mutex lock; |
a031d709 RV |
982 | bool sink_support; |
983 | bool source_ok; | |
2807cf69 | 984 | struct intel_dp *enabled; |
7c8f8a70 RV |
985 | bool active; |
986 | struct delayed_work work; | |
9ca15301 | 987 | unsigned busy_frontbuffer_bits; |
474d1ec4 SJ |
988 | bool psr2_support; |
989 | bool aux_frame_sync; | |
60e5ffe3 | 990 | bool link_standby; |
3f51e471 | 991 | }; |
5c3fe8b0 | 992 | |
3bad0781 | 993 | enum intel_pch { |
f0350830 | 994 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
995 | PCH_IBX, /* Ibexpeak PCH */ |
996 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 997 | PCH_LPT, /* Lynxpoint PCH */ |
e7e7ea20 | 998 | PCH_SPT, /* Sunrisepoint PCH */ |
40c7ead9 | 999 | PCH_NOP, |
3bad0781 ZW |
1000 | }; |
1001 | ||
988d6ee8 PZ |
1002 | enum intel_sbi_destination { |
1003 | SBI_ICLK, | |
1004 | SBI_MPHY, | |
1005 | }; | |
1006 | ||
b690e96c | 1007 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 1008 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 1009 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
9c72cc6f | 1010 | #define QUIRK_BACKLIGHT_PRESENT (1<<3) |
b6b5d049 | 1011 | #define QUIRK_PIPEB_FORCE (1<<4) |
656bfa3a | 1012 | #define QUIRK_PIN_SWIZZLED_PAGES (1<<5) |
b690e96c | 1013 | |
8be48d92 | 1014 | struct intel_fbdev; |
1630fe75 | 1015 | struct intel_fbc_work; |
38651674 | 1016 | |
c2b9152f DV |
1017 | struct intel_gmbus { |
1018 | struct i2c_adapter adapter; | |
3e4d44e0 | 1019 | #define GMBUS_FORCE_BIT_RETRY (1U << 31) |
f2ce9faf | 1020 | u32 force_bit; |
c2b9152f | 1021 | u32 reg0; |
f0f59a00 | 1022 | i915_reg_t gpio_reg; |
c167a6fc | 1023 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
1024 | struct drm_i915_private *dev_priv; |
1025 | }; | |
1026 | ||
f4c956ad | 1027 | struct i915_suspend_saved_registers { |
e948e994 | 1028 | u32 saveDSPARB; |
ba8bbcf6 | 1029 | u32 saveLVDS; |
585fb111 JB |
1030 | u32 savePP_ON_DELAYS; |
1031 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
1032 | u32 savePP_ON; |
1033 | u32 savePP_OFF; | |
1034 | u32 savePP_CONTROL; | |
585fb111 | 1035 | u32 savePP_DIVISOR; |
ba8bbcf6 | 1036 | u32 saveFBC_CONTROL; |
1f84e550 | 1037 | u32 saveCACHE_MODE_0; |
1f84e550 | 1038 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
1039 | u32 saveSWF0[16]; |
1040 | u32 saveSWF1[16]; | |
85fa792b | 1041 | u32 saveSWF3[3]; |
4b9de737 | 1042 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
cda2bb78 | 1043 | u32 savePCH_PORT_HOTPLUG; |
9f49c376 | 1044 | u16 saveGCDGMBUS; |
f4c956ad | 1045 | }; |
c85aa885 | 1046 | |
ddeea5b0 ID |
1047 | struct vlv_s0ix_state { |
1048 | /* GAM */ | |
1049 | u32 wr_watermark; | |
1050 | u32 gfx_prio_ctrl; | |
1051 | u32 arb_mode; | |
1052 | u32 gfx_pend_tlb0; | |
1053 | u32 gfx_pend_tlb1; | |
1054 | u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM]; | |
1055 | u32 media_max_req_count; | |
1056 | u32 gfx_max_req_count; | |
1057 | u32 render_hwsp; | |
1058 | u32 ecochk; | |
1059 | u32 bsd_hwsp; | |
1060 | u32 blt_hwsp; | |
1061 | u32 tlb_rd_addr; | |
1062 | ||
1063 | /* MBC */ | |
1064 | u32 g3dctl; | |
1065 | u32 gsckgctl; | |
1066 | u32 mbctl; | |
1067 | ||
1068 | /* GCP */ | |
1069 | u32 ucgctl1; | |
1070 | u32 ucgctl3; | |
1071 | u32 rcgctl1; | |
1072 | u32 rcgctl2; | |
1073 | u32 rstctl; | |
1074 | u32 misccpctl; | |
1075 | ||
1076 | /* GPM */ | |
1077 | u32 gfxpause; | |
1078 | u32 rpdeuhwtc; | |
1079 | u32 rpdeuc; | |
1080 | u32 ecobus; | |
1081 | u32 pwrdwnupctl; | |
1082 | u32 rp_down_timeout; | |
1083 | u32 rp_deucsw; | |
1084 | u32 rcubmabdtmr; | |
1085 | u32 rcedata; | |
1086 | u32 spare2gh; | |
1087 | ||
1088 | /* Display 1 CZ domain */ | |
1089 | u32 gt_imr; | |
1090 | u32 gt_ier; | |
1091 | u32 pm_imr; | |
1092 | u32 pm_ier; | |
1093 | u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM]; | |
1094 | ||
1095 | /* GT SA CZ domain */ | |
1096 | u32 tilectl; | |
1097 | u32 gt_fifoctl; | |
1098 | u32 gtlc_wake_ctrl; | |
1099 | u32 gtlc_survive; | |
1100 | u32 pmwgicz; | |
1101 | ||
1102 | /* Display 2 CZ domain */ | |
1103 | u32 gu_ctl0; | |
1104 | u32 gu_ctl1; | |
9c25210f | 1105 | u32 pcbr; |
ddeea5b0 ID |
1106 | u32 clock_gate_dis2; |
1107 | }; | |
1108 | ||
bf225f20 CW |
1109 | struct intel_rps_ei { |
1110 | u32 cz_clock; | |
1111 | u32 render_c0; | |
1112 | u32 media_c0; | |
31685c25 D |
1113 | }; |
1114 | ||
c85aa885 | 1115 | struct intel_gen6_power_mgmt { |
d4d70aa5 ID |
1116 | /* |
1117 | * work, interrupts_enabled and pm_iir are protected by | |
1118 | * dev_priv->irq_lock | |
1119 | */ | |
c85aa885 | 1120 | struct work_struct work; |
d4d70aa5 | 1121 | bool interrupts_enabled; |
c85aa885 | 1122 | u32 pm_iir; |
59cdb63d | 1123 | |
b39fb297 BW |
1124 | /* Frequencies are stored in potentially platform dependent multiples. |
1125 | * In other words, *_freq needs to be multiplied by X to be interesting. | |
1126 | * Soft limits are those which are used for the dynamic reclocking done | |
1127 | * by the driver (raise frequencies under heavy loads, and lower for | |
1128 | * lighter loads). Hard limits are those imposed by the hardware. | |
1129 | * | |
1130 | * A distinction is made for overclocking, which is never enabled by | |
1131 | * default, and is considered to be above the hard limit if it's | |
1132 | * possible at all. | |
1133 | */ | |
1134 | u8 cur_freq; /* Current frequency (cached, may not == HW) */ | |
1135 | u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */ | |
1136 | u8 max_freq_softlimit; /* Max frequency permitted by the driver */ | |
1137 | u8 max_freq; /* Maximum frequency, RP0 if not overclocking */ | |
1138 | u8 min_freq; /* AKA RPn. Minimum frequency */ | |
aed242ff | 1139 | u8 idle_freq; /* Frequency to request when we are idle */ |
b39fb297 BW |
1140 | u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */ |
1141 | u8 rp1_freq; /* "less than" RP0 power/freqency */ | |
1142 | u8 rp0_freq; /* Non-overclocked max frequency. */ | |
c30fec65 | 1143 | u16 gpll_ref_freq; /* vlv/chv GPLL reference frequency */ |
1a01ab3b | 1144 | |
8fb55197 CW |
1145 | u8 up_threshold; /* Current %busy required to uplock */ |
1146 | u8 down_threshold; /* Current %busy required to downclock */ | |
1147 | ||
dd75fdc8 CW |
1148 | int last_adj; |
1149 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
1150 | ||
8d3afd7d CW |
1151 | spinlock_t client_lock; |
1152 | struct list_head clients; | |
1153 | bool client_boost; | |
1154 | ||
c0951f0c | 1155 | bool enabled; |
1a01ab3b | 1156 | struct delayed_work delayed_resume_work; |
1854d5ca | 1157 | unsigned boosts; |
4fc688ce | 1158 | |
2e1b8730 | 1159 | struct intel_rps_client semaphores, mmioflips; |
a6f766f3 | 1160 | |
bf225f20 CW |
1161 | /* manual wa residency calculations */ |
1162 | struct intel_rps_ei up_ei, down_ei; | |
1163 | ||
4fc688ce JB |
1164 | /* |
1165 | * Protects RPS/RC6 register access and PCU communication. | |
8d3afd7d CW |
1166 | * Must be taken after struct_mutex if nested. Note that |
1167 | * this lock may be held for long periods of time when | |
1168 | * talking to hw - so only take it when talking to hw! | |
4fc688ce JB |
1169 | */ |
1170 | struct mutex hw_lock; | |
c85aa885 DV |
1171 | }; |
1172 | ||
1a240d4d DV |
1173 | /* defined intel_pm.c */ |
1174 | extern spinlock_t mchdev_lock; | |
1175 | ||
c85aa885 DV |
1176 | struct intel_ilk_power_mgmt { |
1177 | u8 cur_delay; | |
1178 | u8 min_delay; | |
1179 | u8 max_delay; | |
1180 | u8 fmax; | |
1181 | u8 fstart; | |
1182 | ||
1183 | u64 last_count1; | |
1184 | unsigned long last_time1; | |
1185 | unsigned long chipset_power; | |
1186 | u64 last_count2; | |
5ed0bdf2 | 1187 | u64 last_time2; |
c85aa885 DV |
1188 | unsigned long gfx_power; |
1189 | u8 corr; | |
1190 | ||
1191 | int c_m; | |
1192 | int r_t; | |
1193 | }; | |
1194 | ||
c6cb582e ID |
1195 | struct drm_i915_private; |
1196 | struct i915_power_well; | |
1197 | ||
1198 | struct i915_power_well_ops { | |
1199 | /* | |
1200 | * Synchronize the well's hw state to match the current sw state, for | |
1201 | * example enable/disable it based on the current refcount. Called | |
1202 | * during driver init and resume time, possibly after first calling | |
1203 | * the enable/disable handlers. | |
1204 | */ | |
1205 | void (*sync_hw)(struct drm_i915_private *dev_priv, | |
1206 | struct i915_power_well *power_well); | |
1207 | /* | |
1208 | * Enable the well and resources that depend on it (for example | |
1209 | * interrupts located on the well). Called after the 0->1 refcount | |
1210 | * transition. | |
1211 | */ | |
1212 | void (*enable)(struct drm_i915_private *dev_priv, | |
1213 | struct i915_power_well *power_well); | |
1214 | /* | |
1215 | * Disable the well and resources that depend on it. Called after | |
1216 | * the 1->0 refcount transition. | |
1217 | */ | |
1218 | void (*disable)(struct drm_i915_private *dev_priv, | |
1219 | struct i915_power_well *power_well); | |
1220 | /* Returns the hw enabled state. */ | |
1221 | bool (*is_enabled)(struct drm_i915_private *dev_priv, | |
1222 | struct i915_power_well *power_well); | |
1223 | }; | |
1224 | ||
a38911a3 WX |
1225 | /* Power well structure for haswell */ |
1226 | struct i915_power_well { | |
c1ca727f | 1227 | const char *name; |
6f3ef5dd | 1228 | bool always_on; |
a38911a3 WX |
1229 | /* power well enable/disable usage count */ |
1230 | int count; | |
bfafe93a ID |
1231 | /* cached hw enabled state */ |
1232 | bool hw_enabled; | |
c1ca727f | 1233 | unsigned long domains; |
77961eb9 | 1234 | unsigned long data; |
c6cb582e | 1235 | const struct i915_power_well_ops *ops; |
a38911a3 WX |
1236 | }; |
1237 | ||
83c00f55 | 1238 | struct i915_power_domains { |
baa70707 ID |
1239 | /* |
1240 | * Power wells needed for initialization at driver init and suspend | |
1241 | * time are on. They are kept on until after the first modeset. | |
1242 | */ | |
1243 | bool init_power_on; | |
0d116a29 | 1244 | bool initializing; |
c1ca727f | 1245 | int power_well_count; |
baa70707 | 1246 | |
83c00f55 | 1247 | struct mutex lock; |
1da51581 | 1248 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1249 | struct i915_power_well *power_wells; |
83c00f55 ID |
1250 | }; |
1251 | ||
35a85ac6 | 1252 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1253 | struct intel_l3_parity { |
35a85ac6 | 1254 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1255 | struct work_struct error_work; |
35a85ac6 | 1256 | int which_slice; |
a4da4fa4 DV |
1257 | }; |
1258 | ||
4b5aed62 | 1259 | struct i915_gem_mm { |
4b5aed62 DV |
1260 | /** Memory allocator for GTT stolen memory */ |
1261 | struct drm_mm stolen; | |
92e97d2f PZ |
1262 | /** Protects the usage of the GTT stolen memory allocator. This is |
1263 | * always the inner lock when overlapping with struct_mutex. */ | |
1264 | struct mutex stolen_lock; | |
1265 | ||
4b5aed62 DV |
1266 | /** List of all objects in gtt_space. Used to restore gtt |
1267 | * mappings on resume */ | |
1268 | struct list_head bound_list; | |
1269 | /** | |
1270 | * List of objects which are not bound to the GTT (thus | |
1271 | * are idle and not used by the GPU) but still have | |
1272 | * (presumably uncached) pages still attached. | |
1273 | */ | |
1274 | struct list_head unbound_list; | |
1275 | ||
1276 | /** Usable portion of the GTT for GEM */ | |
1277 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1278 | ||
4b5aed62 DV |
1279 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1280 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1281 | ||
2cfcd32a | 1282 | struct notifier_block oom_notifier; |
e87666b5 | 1283 | struct notifier_block vmap_notifier; |
ceabbba5 | 1284 | struct shrinker shrinker; |
4b5aed62 DV |
1285 | bool shrinker_no_lock_stealing; |
1286 | ||
4b5aed62 DV |
1287 | /** LRU list of objects with fence regs on them. */ |
1288 | struct list_head fence_list; | |
1289 | ||
1290 | /** | |
1291 | * We leave the user IRQ off as much as possible, | |
1292 | * but this means that requests will finish and never | |
1293 | * be retired once the system goes idle. Set a timer to | |
1294 | * fire periodically while the ring is running. When it | |
1295 | * fires, go retire requests. | |
1296 | */ | |
1297 | struct delayed_work retire_work; | |
1298 | ||
b29c19b6 CW |
1299 | /** |
1300 | * When we detect an idle GPU, we want to turn on | |
1301 | * powersaving features. So once we see that there | |
1302 | * are no more requests outstanding and no more | |
1303 | * arrive within a small period of time, we fire | |
1304 | * off the idle_work. | |
1305 | */ | |
1306 | struct delayed_work idle_work; | |
1307 | ||
4b5aed62 DV |
1308 | /** |
1309 | * Are we in a non-interruptible section of code like | |
1310 | * modesetting? | |
1311 | */ | |
1312 | bool interruptible; | |
1313 | ||
f62a0076 CW |
1314 | /** |
1315 | * Is the GPU currently considered idle, or busy executing userspace | |
1316 | * requests? Whilst idle, we attempt to power down the hardware and | |
1317 | * display clocks. In order to reduce the effect on performance, there | |
1318 | * is a slight delay before we do so. | |
1319 | */ | |
1320 | bool busy; | |
1321 | ||
bdf1e7e3 | 1322 | /* the indicator for dispatch video commands on two BSD rings */ |
de1add36 | 1323 | unsigned int bsd_ring_dispatch_index; |
bdf1e7e3 | 1324 | |
4b5aed62 DV |
1325 | /** Bit 6 swizzling required for X tiling */ |
1326 | uint32_t bit_6_swizzle_x; | |
1327 | /** Bit 6 swizzling required for Y tiling */ | |
1328 | uint32_t bit_6_swizzle_y; | |
1329 | ||
4b5aed62 | 1330 | /* accounting, useful for userland debugging */ |
c20e8355 | 1331 | spinlock_t object_stat_lock; |
4b5aed62 DV |
1332 | size_t object_memory; |
1333 | u32 object_count; | |
1334 | }; | |
1335 | ||
edc3d884 | 1336 | struct drm_i915_error_state_buf { |
0a4cd7c8 | 1337 | struct drm_i915_private *i915; |
edc3d884 MK |
1338 | unsigned bytes; |
1339 | unsigned size; | |
1340 | int err; | |
1341 | u8 *buf; | |
1342 | loff_t start; | |
1343 | loff_t pos; | |
1344 | }; | |
1345 | ||
fc16b48b MK |
1346 | struct i915_error_state_file_priv { |
1347 | struct drm_device *dev; | |
1348 | struct drm_i915_error_state *error; | |
1349 | }; | |
1350 | ||
99584db3 DV |
1351 | struct i915_gpu_error { |
1352 | /* For hangcheck timer */ | |
1353 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1354 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1355 | /* Hang gpu twice in this window and your context gets banned */ |
1356 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1357 | ||
737b1506 CW |
1358 | struct workqueue_struct *hangcheck_wq; |
1359 | struct delayed_work hangcheck_work; | |
99584db3 DV |
1360 | |
1361 | /* For reset and error_state handling. */ | |
1362 | spinlock_t lock; | |
1363 | /* Protected by the above dev->gpu_error.lock. */ | |
1364 | struct drm_i915_error_state *first_error; | |
094f9a54 CW |
1365 | |
1366 | unsigned long missed_irq_rings; | |
1367 | ||
1f83fee0 | 1368 | /** |
2ac0f450 | 1369 | * State variable controlling the reset flow and count |
1f83fee0 | 1370 | * |
2ac0f450 MK |
1371 | * This is a counter which gets incremented when reset is triggered, |
1372 | * and again when reset has been handled. So odd values (lowest bit set) | |
1373 | * means that reset is in progress and even values that | |
1374 | * (reset_counter >> 1):th reset was successfully completed. | |
1375 | * | |
1376 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1377 | * set meaning that hardware is terminally sour and there is no | |
1378 | * recovery. All waiters on the reset_queue will be woken when | |
1379 | * that happens. | |
1380 | * | |
1381 | * This counter is used by the wait_seqno code to notice that reset | |
1382 | * event happened and it needs to restart the entire ioctl (since most | |
1383 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1384 | * |
1385 | * This is important for lock-free wait paths, where no contended lock | |
1386 | * naturally enforces the correct ordering between the bail-out of the | |
1387 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
1388 | */ |
1389 | atomic_t reset_counter; | |
1390 | ||
1f83fee0 | 1391 | #define I915_RESET_IN_PROGRESS_FLAG 1 |
2ac0f450 | 1392 | #define I915_WEDGED (1 << 31) |
1f83fee0 DV |
1393 | |
1394 | /** | |
1395 | * Waitqueue to signal when the reset has completed. Used by clients | |
1396 | * that wait for dev_priv->mm.wedged to settle. | |
1397 | */ | |
1398 | wait_queue_head_t reset_queue; | |
33196ded | 1399 | |
88b4aa87 MK |
1400 | /* Userspace knobs for gpu hang simulation; |
1401 | * combines both a ring mask, and extra flags | |
1402 | */ | |
1403 | u32 stop_rings; | |
1404 | #define I915_STOP_RING_ALLOW_BAN (1 << 31) | |
1405 | #define I915_STOP_RING_ALLOW_WARN (1 << 30) | |
094f9a54 CW |
1406 | |
1407 | /* For missed irq/seqno simulation. */ | |
1408 | unsigned int test_irq_rings; | |
99584db3 DV |
1409 | }; |
1410 | ||
b8efb17b ZR |
1411 | enum modeset_restore { |
1412 | MODESET_ON_LID_OPEN, | |
1413 | MODESET_DONE, | |
1414 | MODESET_SUSPENDED, | |
1415 | }; | |
1416 | ||
500ea70d RV |
1417 | #define DP_AUX_A 0x40 |
1418 | #define DP_AUX_B 0x10 | |
1419 | #define DP_AUX_C 0x20 | |
1420 | #define DP_AUX_D 0x30 | |
1421 | ||
11c1b657 XZ |
1422 | #define DDC_PIN_B 0x05 |
1423 | #define DDC_PIN_C 0x04 | |
1424 | #define DDC_PIN_D 0x06 | |
1425 | ||
6acab15a | 1426 | struct ddi_vbt_port_info { |
ce4dd49e DL |
1427 | /* |
1428 | * This is an index in the HDMI/DVI DDI buffer translation table. | |
1429 | * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't | |
1430 | * populate this field. | |
1431 | */ | |
1432 | #define HDMI_LEVEL_SHIFT_UNKNOWN 0xff | |
6acab15a | 1433 | uint8_t hdmi_level_shift; |
311a2094 PZ |
1434 | |
1435 | uint8_t supports_dvi:1; | |
1436 | uint8_t supports_hdmi:1; | |
1437 | uint8_t supports_dp:1; | |
500ea70d RV |
1438 | |
1439 | uint8_t alternate_aux_channel; | |
11c1b657 | 1440 | uint8_t alternate_ddc_pin; |
75067dde AK |
1441 | |
1442 | uint8_t dp_boost_level; | |
1443 | uint8_t hdmi_boost_level; | |
6acab15a PZ |
1444 | }; |
1445 | ||
bfd7ebda RV |
1446 | enum psr_lines_to_wait { |
1447 | PSR_0_LINES_TO_WAIT = 0, | |
1448 | PSR_1_LINE_TO_WAIT, | |
1449 | PSR_4_LINES_TO_WAIT, | |
1450 | PSR_8_LINES_TO_WAIT | |
83a7280e PB |
1451 | }; |
1452 | ||
41aa3448 RV |
1453 | struct intel_vbt_data { |
1454 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1455 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1456 | ||
1457 | /* Feature bits */ | |
1458 | unsigned int int_tv_support:1; | |
1459 | unsigned int lvds_dither:1; | |
1460 | unsigned int lvds_vbt:1; | |
1461 | unsigned int int_crt_support:1; | |
1462 | unsigned int lvds_use_ssc:1; | |
1463 | unsigned int display_clock_mode:1; | |
1464 | unsigned int fdi_rx_polarity_inverted:1; | |
3e845c7a | 1465 | unsigned int panel_type:4; |
41aa3448 RV |
1466 | int lvds_ssc_freq; |
1467 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1468 | ||
83a7280e PB |
1469 | enum drrs_support_type drrs_type; |
1470 | ||
6aa23e65 JN |
1471 | struct { |
1472 | int rate; | |
1473 | int lanes; | |
1474 | int preemphasis; | |
1475 | int vswing; | |
06411f08 | 1476 | bool low_vswing; |
6aa23e65 JN |
1477 | bool initialized; |
1478 | bool support; | |
1479 | int bpp; | |
1480 | struct edp_power_seq pps; | |
1481 | } edp; | |
41aa3448 | 1482 | |
bfd7ebda RV |
1483 | struct { |
1484 | bool full_link; | |
1485 | bool require_aux_wakeup; | |
1486 | int idle_frames; | |
1487 | enum psr_lines_to_wait lines_to_wait; | |
1488 | int tp1_wakeup_time; | |
1489 | int tp2_tp3_wakeup_time; | |
1490 | } psr; | |
1491 | ||
f00076d2 JN |
1492 | struct { |
1493 | u16 pwm_freq_hz; | |
39fbc9c8 | 1494 | bool present; |
f00076d2 | 1495 | bool active_low_pwm; |
1de6068e | 1496 | u8 min_brightness; /* min_brightness/255 of max */ |
9a41e17d | 1497 | enum intel_backlight_type type; |
f00076d2 JN |
1498 | } backlight; |
1499 | ||
d17c5443 SK |
1500 | /* MIPI DSI */ |
1501 | struct { | |
1502 | u16 panel_id; | |
d3b542fc SK |
1503 | struct mipi_config *config; |
1504 | struct mipi_pps_data *pps; | |
1505 | u8 seq_version; | |
1506 | u32 size; | |
1507 | u8 *data; | |
8d3ed2f3 | 1508 | const u8 *sequence[MIPI_SEQ_MAX]; |
d17c5443 SK |
1509 | } dsi; |
1510 | ||
41aa3448 RV |
1511 | int crt_ddc_pin; |
1512 | ||
1513 | int child_dev_num; | |
768f69c9 | 1514 | union child_device_config *child_dev; |
6acab15a PZ |
1515 | |
1516 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
9d6c875d | 1517 | struct sdvo_device_mapping sdvo_mappings[2]; |
41aa3448 RV |
1518 | }; |
1519 | ||
77c122bc VS |
1520 | enum intel_ddb_partitioning { |
1521 | INTEL_DDB_PART_1_2, | |
1522 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1523 | }; | |
1524 | ||
1fd527cc VS |
1525 | struct intel_wm_level { |
1526 | bool enable; | |
1527 | uint32_t pri_val; | |
1528 | uint32_t spr_val; | |
1529 | uint32_t cur_val; | |
1530 | uint32_t fbc_val; | |
1531 | }; | |
1532 | ||
820c1980 | 1533 | struct ilk_wm_values { |
609cedef VS |
1534 | uint32_t wm_pipe[3]; |
1535 | uint32_t wm_lp[3]; | |
1536 | uint32_t wm_lp_spr[3]; | |
1537 | uint32_t wm_linetime[3]; | |
1538 | bool enable_fbc_wm; | |
1539 | enum intel_ddb_partitioning partitioning; | |
1540 | }; | |
1541 | ||
262cd2e1 VS |
1542 | struct vlv_pipe_wm { |
1543 | uint16_t primary; | |
1544 | uint16_t sprite[2]; | |
1545 | uint8_t cursor; | |
1546 | }; | |
ae80152d | 1547 | |
262cd2e1 VS |
1548 | struct vlv_sr_wm { |
1549 | uint16_t plane; | |
1550 | uint8_t cursor; | |
1551 | }; | |
ae80152d | 1552 | |
262cd2e1 VS |
1553 | struct vlv_wm_values { |
1554 | struct vlv_pipe_wm pipe[3]; | |
1555 | struct vlv_sr_wm sr; | |
0018fda1 VS |
1556 | struct { |
1557 | uint8_t cursor; | |
1558 | uint8_t sprite[2]; | |
1559 | uint8_t primary; | |
1560 | } ddl[3]; | |
6eb1a681 VS |
1561 | uint8_t level; |
1562 | bool cxsr; | |
0018fda1 VS |
1563 | }; |
1564 | ||
c193924e | 1565 | struct skl_ddb_entry { |
16160e3d | 1566 | uint16_t start, end; /* in number of blocks, 'end' is exclusive */ |
c193924e DL |
1567 | }; |
1568 | ||
1569 | static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry) | |
1570 | { | |
16160e3d | 1571 | return entry->end - entry->start; |
c193924e DL |
1572 | } |
1573 | ||
08db6652 DL |
1574 | static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1, |
1575 | const struct skl_ddb_entry *e2) | |
1576 | { | |
1577 | if (e1->start == e2->start && e1->end == e2->end) | |
1578 | return true; | |
1579 | ||
1580 | return false; | |
1581 | } | |
1582 | ||
c193924e | 1583 | struct skl_ddb_allocation { |
34bb56af | 1584 | struct skl_ddb_entry pipe[I915_MAX_PIPES]; |
2cd601c6 | 1585 | struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* packed/uv */ |
4969d33e | 1586 | struct skl_ddb_entry y_plane[I915_MAX_PIPES][I915_MAX_PLANES]; |
c193924e DL |
1587 | }; |
1588 | ||
2ac96d2a PB |
1589 | struct skl_wm_values { |
1590 | bool dirty[I915_MAX_PIPES]; | |
c193924e | 1591 | struct skl_ddb_allocation ddb; |
2ac96d2a PB |
1592 | uint32_t wm_linetime[I915_MAX_PIPES]; |
1593 | uint32_t plane[I915_MAX_PIPES][I915_MAX_PLANES][8]; | |
2ac96d2a | 1594 | uint32_t plane_trans[I915_MAX_PIPES][I915_MAX_PLANES]; |
2ac96d2a PB |
1595 | }; |
1596 | ||
1597 | struct skl_wm_level { | |
1598 | bool plane_en[I915_MAX_PLANES]; | |
1599 | uint16_t plane_res_b[I915_MAX_PLANES]; | |
1600 | uint8_t plane_res_l[I915_MAX_PLANES]; | |
2ac96d2a PB |
1601 | }; |
1602 | ||
c67a470b | 1603 | /* |
765dab67 PZ |
1604 | * This struct helps tracking the state needed for runtime PM, which puts the |
1605 | * device in PCI D3 state. Notice that when this happens, nothing on the | |
1606 | * graphics device works, even register access, so we don't get interrupts nor | |
1607 | * anything else. | |
c67a470b | 1608 | * |
765dab67 PZ |
1609 | * Every piece of our code that needs to actually touch the hardware needs to |
1610 | * either call intel_runtime_pm_get or call intel_display_power_get with the | |
1611 | * appropriate power domain. | |
a8a8bd54 | 1612 | * |
765dab67 PZ |
1613 | * Our driver uses the autosuspend delay feature, which means we'll only really |
1614 | * suspend if we stay with zero refcount for a certain amount of time. The | |
f458ebbc | 1615 | * default value is currently very conservative (see intel_runtime_pm_enable), but |
765dab67 | 1616 | * it can be changed with the standard runtime PM files from sysfs. |
c67a470b PZ |
1617 | * |
1618 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1619 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1620 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1621 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
730488b2 | 1622 | * case it happens. |
c67a470b | 1623 | * |
765dab67 | 1624 | * For more, read the Documentation/power/runtime_pm.txt. |
c67a470b | 1625 | */ |
5d584b2e | 1626 | struct i915_runtime_pm { |
1f814dac | 1627 | atomic_t wakeref_count; |
2b19efeb | 1628 | atomic_t atomic_seq; |
5d584b2e | 1629 | bool suspended; |
2aeb7d3a | 1630 | bool irqs_enabled; |
c67a470b PZ |
1631 | }; |
1632 | ||
926321d5 DV |
1633 | enum intel_pipe_crc_source { |
1634 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1635 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1636 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1637 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1638 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1639 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1640 | INTEL_PIPE_CRC_SOURCE_TV, | |
1641 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1642 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1643 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1644 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1645 | INTEL_PIPE_CRC_SOURCE_MAX, |
1646 | }; | |
1647 | ||
8bf1e9f1 | 1648 | struct intel_pipe_crc_entry { |
ac2300d4 | 1649 | uint32_t frame; |
8bf1e9f1 SH |
1650 | uint32_t crc[5]; |
1651 | }; | |
1652 | ||
b2c88f5b | 1653 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1654 | struct intel_pipe_crc { |
d538bbdf DL |
1655 | spinlock_t lock; |
1656 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1657 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1658 | enum intel_pipe_crc_source source; |
d538bbdf | 1659 | int head, tail; |
07144428 | 1660 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1661 | }; |
1662 | ||
f99d7069 DV |
1663 | struct i915_frontbuffer_tracking { |
1664 | struct mutex lock; | |
1665 | ||
1666 | /* | |
1667 | * Tracking bits for delayed frontbuffer flushing du to gpu activity or | |
1668 | * scheduled flips. | |
1669 | */ | |
1670 | unsigned busy_bits; | |
1671 | unsigned flip_bits; | |
1672 | }; | |
1673 | ||
7225342a | 1674 | struct i915_wa_reg { |
f0f59a00 | 1675 | i915_reg_t addr; |
7225342a MK |
1676 | u32 value; |
1677 | /* bitmask representing WA bits */ | |
1678 | u32 mask; | |
1679 | }; | |
1680 | ||
33136b06 AS |
1681 | /* |
1682 | * RING_MAX_NONPRIV_SLOTS is per-engine but at this point we are only | |
1683 | * allowing it for RCS as we don't foresee any requirement of having | |
1684 | * a whitelist for other engines. When it is really required for | |
1685 | * other engines then the limit need to be increased. | |
1686 | */ | |
1687 | #define I915_MAX_WA_REGS (16 + RING_MAX_NONPRIV_SLOTS) | |
7225342a MK |
1688 | |
1689 | struct i915_workarounds { | |
1690 | struct i915_wa_reg reg[I915_MAX_WA_REGS]; | |
1691 | u32 count; | |
666796da | 1692 | u32 hw_whitelist_count[I915_NUM_ENGINES]; |
7225342a MK |
1693 | }; |
1694 | ||
cf9d2890 YZ |
1695 | struct i915_virtual_gpu { |
1696 | bool active; | |
1697 | }; | |
1698 | ||
5f19e2bf JH |
1699 | struct i915_execbuffer_params { |
1700 | struct drm_device *dev; | |
1701 | struct drm_file *file; | |
1702 | uint32_t dispatch_flags; | |
1703 | uint32_t args_batch_start_offset; | |
af98714e | 1704 | uint64_t batch_obj_vm_offset; |
4a570db5 | 1705 | struct intel_engine_cs *engine; |
5f19e2bf JH |
1706 | struct drm_i915_gem_object *batch_obj; |
1707 | struct intel_context *ctx; | |
6a6ae79a | 1708 | struct drm_i915_gem_request *request; |
5f19e2bf JH |
1709 | }; |
1710 | ||
aa363136 MR |
1711 | /* used in computing the new watermarks state */ |
1712 | struct intel_wm_config { | |
1713 | unsigned int num_pipes_active; | |
1714 | bool sprites_enabled; | |
1715 | bool sprites_scaled; | |
1716 | }; | |
1717 | ||
77fec556 | 1718 | struct drm_i915_private { |
f4c956ad | 1719 | struct drm_device *dev; |
efab6d8d | 1720 | struct kmem_cache *objects; |
e20d2ab7 | 1721 | struct kmem_cache *vmas; |
efab6d8d | 1722 | struct kmem_cache *requests; |
f4c956ad | 1723 | |
5c969aa7 | 1724 | const struct intel_device_info info; |
f4c956ad DV |
1725 | |
1726 | int relative_constants_mode; | |
1727 | ||
1728 | void __iomem *regs; | |
1729 | ||
907b28c5 | 1730 | struct intel_uncore uncore; |
f4c956ad | 1731 | |
cf9d2890 YZ |
1732 | struct i915_virtual_gpu vgpu; |
1733 | ||
33a732f4 AD |
1734 | struct intel_guc guc; |
1735 | ||
eb805623 DV |
1736 | struct intel_csr csr; |
1737 | ||
5ea6e5e3 | 1738 | struct intel_gmbus gmbus[GMBUS_NUM_PINS]; |
28c70f16 | 1739 | |
f4c956ad DV |
1740 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1741 | * controller on different i2c buses. */ | |
1742 | struct mutex gmbus_mutex; | |
1743 | ||
1744 | /** | |
1745 | * Base address of the gmbus and gpio block. | |
1746 | */ | |
1747 | uint32_t gpio_mmio_base; | |
1748 | ||
b6fdd0f2 SS |
1749 | /* MMIO base address for MIPI regs */ |
1750 | uint32_t mipi_mmio_base; | |
1751 | ||
443a389f VS |
1752 | uint32_t psr_mmio_base; |
1753 | ||
28c70f16 DV |
1754 | wait_queue_head_t gmbus_wait_queue; |
1755 | ||
f4c956ad | 1756 | struct pci_dev *bridge_dev; |
666796da | 1757 | struct intel_engine_cs engine[I915_NUM_ENGINES]; |
3e78998a | 1758 | struct drm_i915_gem_object *semaphore_obj; |
f72b3435 | 1759 | uint32_t last_seqno, next_seqno; |
f4c956ad | 1760 | |
ba8286fa | 1761 | struct drm_dma_handle *status_page_dmah; |
f4c956ad DV |
1762 | struct resource mch_res; |
1763 | ||
f4c956ad DV |
1764 | /* protects the irq masks */ |
1765 | spinlock_t irq_lock; | |
1766 | ||
84c33a64 SG |
1767 | /* protects the mmio flip data */ |
1768 | spinlock_t mmio_flip_lock; | |
1769 | ||
f8b79e58 ID |
1770 | bool display_irqs_enabled; |
1771 | ||
9ee32fea DV |
1772 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1773 | struct pm_qos_request pm_qos; | |
1774 | ||
a580516d VS |
1775 | /* Sideband mailbox protection */ |
1776 | struct mutex sb_lock; | |
f4c956ad DV |
1777 | |
1778 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1779 | union { |
1780 | u32 irq_mask; | |
1781 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1782 | }; | |
f4c956ad | 1783 | u32 gt_irq_mask; |
605cd25b | 1784 | u32 pm_irq_mask; |
a6706b45 | 1785 | u32 pm_rps_events; |
91d181dd | 1786 | u32 pipestat_irq_mask[I915_MAX_PIPES]; |
f4c956ad | 1787 | |
5fcece80 | 1788 | struct i915_hotplug hotplug; |
ab34a7e8 | 1789 | struct intel_fbc fbc; |
439d7ac0 | 1790 | struct i915_drrs drrs; |
f4c956ad | 1791 | struct intel_opregion opregion; |
41aa3448 | 1792 | struct intel_vbt_data vbt; |
f4c956ad | 1793 | |
d9ceb816 JB |
1794 | bool preserve_bios_swizzle; |
1795 | ||
f4c956ad DV |
1796 | /* overlay */ |
1797 | struct intel_overlay *overlay; | |
f4c956ad | 1798 | |
58c68779 | 1799 | /* backlight registers and fields in struct intel_panel */ |
07f11d49 | 1800 | struct mutex backlight_lock; |
31ad8ec6 | 1801 | |
f4c956ad | 1802 | /* LVDS info */ |
f4c956ad DV |
1803 | bool no_aux_handshake; |
1804 | ||
e39b999a VS |
1805 | /* protects panel power sequencer state */ |
1806 | struct mutex pps_mutex; | |
1807 | ||
f4c956ad | 1808 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
f4c956ad DV |
1809 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ |
1810 | ||
1811 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
5d96d8af | 1812 | unsigned int skl_boot_cdclk; |
1a617b77 | 1813 | unsigned int cdclk_freq, max_cdclk_freq, atomic_cdclk_freq; |
adafdc6f | 1814 | unsigned int max_dotclk_freq; |
e7dc33f3 | 1815 | unsigned int rawclk_freq; |
6bcda4f0 | 1816 | unsigned int hpll_freq; |
bfa7df01 | 1817 | unsigned int czclk_freq; |
f4c956ad | 1818 | |
645416f5 DV |
1819 | /** |
1820 | * wq - Driver workqueue for GEM. | |
1821 | * | |
1822 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1823 | * locks, for otherwise the flushing done in the pageflip code will | |
1824 | * result in deadlocks. | |
1825 | */ | |
f4c956ad DV |
1826 | struct workqueue_struct *wq; |
1827 | ||
1828 | /* Display functions */ | |
1829 | struct drm_i915_display_funcs display; | |
1830 | ||
1831 | /* PCH chipset type */ | |
1832 | enum intel_pch pch_type; | |
17a303ec | 1833 | unsigned short pch_id; |
f4c956ad DV |
1834 | |
1835 | unsigned long quirks; | |
1836 | ||
b8efb17b ZR |
1837 | enum modeset_restore modeset_restore; |
1838 | struct mutex modeset_restore_lock; | |
e2c8b870 | 1839 | struct drm_atomic_state *modeset_restore_state; |
673a394b | 1840 | |
a7bbbd63 | 1841 | struct list_head vm_list; /* Global list of all address spaces */ |
62106b4f | 1842 | struct i915_ggtt ggtt; /* VM representing the global address space */ |
5d4545ae | 1843 | |
4b5aed62 | 1844 | struct i915_gem_mm mm; |
ad46cb53 CW |
1845 | DECLARE_HASHTABLE(mm_structs, 7); |
1846 | struct mutex mm_lock; | |
8781342d | 1847 | |
5d1808ec CW |
1848 | /* The hw wants to have a stable context identifier for the lifetime |
1849 | * of the context (for OA, PASID, faults, etc). This is limited | |
1850 | * in execlists to 21 bits. | |
1851 | */ | |
1852 | struct ida context_hw_ida; | |
1853 | #define MAX_CONTEXT_HW_ID (1<<21) /* exclusive */ | |
1854 | ||
8781342d DV |
1855 | /* Kernel Modesetting */ |
1856 | ||
76c4ac04 DL |
1857 | struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES]; |
1858 | struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES]; | |
6b95a207 KH |
1859 | wait_queue_head_t pending_flip_queue; |
1860 | ||
c4597872 DV |
1861 | #ifdef CONFIG_DEBUG_FS |
1862 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1863 | #endif | |
1864 | ||
565602d7 | 1865 | /* dpll and cdclk state is protected by connection_mutex */ |
e72f9fbf DV |
1866 | int num_shared_dpll; |
1867 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
f9476a6c | 1868 | const struct intel_dpll_mgr *dpll_mgr; |
565602d7 | 1869 | |
fbf6d879 ML |
1870 | /* |
1871 | * dpll_lock serializes intel_{prepare,enable,disable}_shared_dpll. | |
1872 | * Must be global rather than per dpll, because on some platforms | |
1873 | * plls share registers. | |
1874 | */ | |
1875 | struct mutex dpll_lock; | |
1876 | ||
565602d7 ML |
1877 | unsigned int active_crtcs; |
1878 | unsigned int min_pixclk[I915_MAX_PIPES]; | |
1879 | ||
e4607fcf | 1880 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1881 | |
7225342a | 1882 | struct i915_workarounds workarounds; |
888b5995 | 1883 | |
f99d7069 DV |
1884 | struct i915_frontbuffer_tracking fb_tracking; |
1885 | ||
652c393a | 1886 | u16 orig_clock; |
f97108d1 | 1887 | |
c4804411 | 1888 | bool mchbar_need_disable; |
f97108d1 | 1889 | |
a4da4fa4 DV |
1890 | struct intel_l3_parity l3_parity; |
1891 | ||
59124506 | 1892 | /* Cannot be determined by PCIID. You must always read a register. */ |
3accaf7e | 1893 | u32 edram_cap; |
59124506 | 1894 | |
c6a828d3 | 1895 | /* gen6+ rps state */ |
c85aa885 | 1896 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1897 | |
20e4d407 DV |
1898 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1899 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1900 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1901 | |
83c00f55 | 1902 | struct i915_power_domains power_domains; |
a38911a3 | 1903 | |
a031d709 | 1904 | struct i915_psr psr; |
3f51e471 | 1905 | |
99584db3 | 1906 | struct i915_gpu_error gpu_error; |
ae681d96 | 1907 | |
c9cddffc JB |
1908 | struct drm_i915_gem_object *vlv_pctx; |
1909 | ||
0695726e | 1910 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
8be48d92 DA |
1911 | /* list of fbdev register on this device */ |
1912 | struct intel_fbdev *fbdev; | |
82e3b8c1 | 1913 | struct work_struct fbdev_suspend_work; |
4520f53a | 1914 | #endif |
e953fd7b CW |
1915 | |
1916 | struct drm_property *broadcast_rgb_property; | |
3f43c48d | 1917 | struct drm_property *force_audio_property; |
e3689190 | 1918 | |
58fddc28 | 1919 | /* hda/i915 audio component */ |
51e1d83c | 1920 | struct i915_audio_component *audio_component; |
58fddc28 | 1921 | bool audio_component_registered; |
4a21ef7d LY |
1922 | /** |
1923 | * av_mutex - mutex for audio/video sync | |
1924 | * | |
1925 | */ | |
1926 | struct mutex av_mutex; | |
58fddc28 | 1927 | |
254f965c | 1928 | uint32_t hw_context_size; |
a33afea5 | 1929 | struct list_head context_list; |
f4c956ad | 1930 | |
3e68320e | 1931 | u32 fdi_rx_config; |
68d18ad7 | 1932 | |
c231775c | 1933 | /* Shadow for DISPLAY_PHY_CONTROL which can't be safely read */ |
70722468 | 1934 | u32 chv_phy_control; |
c231775c VS |
1935 | /* |
1936 | * Shadows for CHV DPLL_MD regs to keep the state | |
1937 | * checker somewhat working in the presence hardware | |
1938 | * crappiness (can't read out DPLL_MD for pipes B & C). | |
1939 | */ | |
1940 | u32 chv_dpll_md[I915_MAX_PIPES]; | |
adc7f04b | 1941 | u32 bxt_phy_grc; |
70722468 | 1942 | |
842f1c8b | 1943 | u32 suspend_count; |
bc87229f | 1944 | bool suspended_to_idle; |
f4c956ad | 1945 | struct i915_suspend_saved_registers regfile; |
ddeea5b0 | 1946 | struct vlv_s0ix_state vlv_s0ix_state; |
231f42a4 | 1947 | |
53615a5e VS |
1948 | struct { |
1949 | /* | |
1950 | * Raw watermark latency values: | |
1951 | * in 0.1us units for WM0, | |
1952 | * in 0.5us units for WM1+. | |
1953 | */ | |
1954 | /* primary */ | |
1955 | uint16_t pri_latency[5]; | |
1956 | /* sprite */ | |
1957 | uint16_t spr_latency[5]; | |
1958 | /* cursor */ | |
1959 | uint16_t cur_latency[5]; | |
2af30a5c PB |
1960 | /* |
1961 | * Raw watermark memory latency values | |
1962 | * for SKL for all 8 levels | |
1963 | * in 1us units. | |
1964 | */ | |
1965 | uint16_t skl_latency[8]; | |
609cedef | 1966 | |
aa363136 MR |
1967 | /* Committed wm config */ |
1968 | struct intel_wm_config config; | |
1969 | ||
2d41c0b5 PB |
1970 | /* |
1971 | * The skl_wm_values structure is a bit too big for stack | |
1972 | * allocation, so we keep the staging struct where we store | |
1973 | * intermediate results here instead. | |
1974 | */ | |
1975 | struct skl_wm_values skl_results; | |
1976 | ||
609cedef | 1977 | /* current hardware state */ |
2d41c0b5 PB |
1978 | union { |
1979 | struct ilk_wm_values hw; | |
1980 | struct skl_wm_values skl_hw; | |
0018fda1 | 1981 | struct vlv_wm_values vlv; |
2d41c0b5 | 1982 | }; |
58590c14 VS |
1983 | |
1984 | uint8_t max_level; | |
ed4a6a7c MR |
1985 | |
1986 | /* | |
1987 | * Should be held around atomic WM register writing; also | |
1988 | * protects * intel_crtc->wm.active and | |
1989 | * cstate->wm.need_postvbl_update. | |
1990 | */ | |
1991 | struct mutex wm_mutex; | |
53615a5e VS |
1992 | } wm; |
1993 | ||
8a187455 PZ |
1994 | struct i915_runtime_pm pm; |
1995 | ||
a83014d3 OM |
1996 | /* Abstract the submission mechanism (legacy ringbuffer or execlists) away */ |
1997 | struct { | |
5f19e2bf | 1998 | int (*execbuf_submit)(struct i915_execbuffer_params *params, |
f3dc74c0 | 1999 | struct drm_i915_gem_execbuffer2 *args, |
5f19e2bf | 2000 | struct list_head *vmas); |
117897f4 TU |
2001 | int (*init_engines)(struct drm_device *dev); |
2002 | void (*cleanup_engine)(struct intel_engine_cs *engine); | |
2003 | void (*stop_engine)(struct intel_engine_cs *engine); | |
a83014d3 OM |
2004 | } gt; |
2005 | ||
ed54c1a1 DG |
2006 | struct intel_context *kernel_context; |
2007 | ||
3be60de9 VS |
2008 | /* perform PHY state sanity checks? */ |
2009 | bool chv_phy_assert[2]; | |
2010 | ||
0bdf5a05 TI |
2011 | struct intel_encoder *dig_port_map[I915_MAX_PORTS]; |
2012 | ||
bdf1e7e3 DV |
2013 | /* |
2014 | * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch | |
2015 | * will be rejected. Instead look for a better place. | |
2016 | */ | |
77fec556 | 2017 | }; |
1da177e4 | 2018 | |
2c1792a1 CW |
2019 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
2020 | { | |
2021 | return dev->dev_private; | |
2022 | } | |
2023 | ||
888d0d42 ID |
2024 | static inline struct drm_i915_private *dev_to_i915(struct device *dev) |
2025 | { | |
2026 | return to_i915(dev_get_drvdata(dev)); | |
2027 | } | |
2028 | ||
33a732f4 AD |
2029 | static inline struct drm_i915_private *guc_to_i915(struct intel_guc *guc) |
2030 | { | |
2031 | return container_of(guc, struct drm_i915_private, guc); | |
2032 | } | |
2033 | ||
b4ac5afc DG |
2034 | /* Simple iterator over all initialised engines */ |
2035 | #define for_each_engine(engine__, dev_priv__) \ | |
2036 | for ((engine__) = &(dev_priv__)->engine[0]; \ | |
2037 | (engine__) < &(dev_priv__)->engine[I915_NUM_ENGINES]; \ | |
2038 | (engine__)++) \ | |
2039 | for_each_if (intel_engine_initialized(engine__)) | |
b4519513 | 2040 | |
c3232b18 DG |
2041 | /* Iterator with engine_id */ |
2042 | #define for_each_engine_id(engine__, dev_priv__, id__) \ | |
2043 | for ((engine__) = &(dev_priv__)->engine[0], (id__) = 0; \ | |
2044 | (engine__) < &(dev_priv__)->engine[I915_NUM_ENGINES]; \ | |
2045 | (engine__)++) \ | |
2046 | for_each_if (((id__) = (engine__)->id, \ | |
2047 | intel_engine_initialized(engine__))) | |
2048 | ||
2049 | /* Iterator over subset of engines selected by mask */ | |
ee4b6faf | 2050 | #define for_each_engine_masked(engine__, dev_priv__, mask__) \ |
b4ac5afc DG |
2051 | for ((engine__) = &(dev_priv__)->engine[0]; \ |
2052 | (engine__) < &(dev_priv__)->engine[I915_NUM_ENGINES]; \ | |
2053 | (engine__)++) \ | |
2054 | for_each_if (((mask__) & intel_engine_flag(engine__)) && \ | |
2055 | intel_engine_initialized(engine__)) | |
ee4b6faf | 2056 | |
b1d7e4b4 WF |
2057 | enum hdmi_force_audio { |
2058 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
2059 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
2060 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
2061 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
2062 | }; | |
2063 | ||
190d6cd5 | 2064 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 2065 | |
37e680a1 | 2066 | struct drm_i915_gem_object_ops { |
de472664 CW |
2067 | unsigned int flags; |
2068 | #define I915_GEM_OBJECT_HAS_STRUCT_PAGE 0x1 | |
2069 | ||
37e680a1 CW |
2070 | /* Interface between the GEM object and its backing storage. |
2071 | * get_pages() is called once prior to the use of the associated set | |
2072 | * of pages before to binding them into the GTT, and put_pages() is | |
2073 | * called after we no longer need them. As we expect there to be | |
2074 | * associated cost with migrating pages between the backing storage | |
2075 | * and making them available for the GPU (e.g. clflush), we may hold | |
2076 | * onto the pages after they are no longer referenced by the GPU | |
2077 | * in case they may be used again shortly (for example migrating the | |
2078 | * pages to a different memory domain within the GTT). put_pages() | |
2079 | * will therefore most likely be called when the object itself is | |
2080 | * being released or under memory pressure (where we attempt to | |
2081 | * reap pages for the shrinker). | |
2082 | */ | |
2083 | int (*get_pages)(struct drm_i915_gem_object *); | |
2084 | void (*put_pages)(struct drm_i915_gem_object *); | |
de472664 | 2085 | |
5cc9ed4b CW |
2086 | int (*dmabuf_export)(struct drm_i915_gem_object *); |
2087 | void (*release)(struct drm_i915_gem_object *); | |
37e680a1 CW |
2088 | }; |
2089 | ||
a071fa00 DV |
2090 | /* |
2091 | * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is | |
d1b9d039 | 2092 | * considered to be the frontbuffer for the given plane interface-wise. This |
a071fa00 DV |
2093 | * doesn't mean that the hw necessarily already scans it out, but that any |
2094 | * rendering (by the cpu or gpu) will land in the frontbuffer eventually. | |
2095 | * | |
2096 | * We have one bit per pipe and per scanout plane type. | |
2097 | */ | |
d1b9d039 SAK |
2098 | #define INTEL_MAX_SPRITE_BITS_PER_PIPE 5 |
2099 | #define INTEL_FRONTBUFFER_BITS_PER_PIPE 8 | |
a071fa00 DV |
2100 | #define INTEL_FRONTBUFFER_BITS \ |
2101 | (INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES) | |
2102 | #define INTEL_FRONTBUFFER_PRIMARY(pipe) \ | |
2103 | (1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
2104 | #define INTEL_FRONTBUFFER_CURSOR(pipe) \ | |
d1b9d039 SAK |
2105 | (1 << (1 + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) |
2106 | #define INTEL_FRONTBUFFER_SPRITE(pipe, plane) \ | |
2107 | (1 << (2 + plane + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
a071fa00 | 2108 | #define INTEL_FRONTBUFFER_OVERLAY(pipe) \ |
d1b9d039 | 2109 | (1 << (2 + INTEL_MAX_SPRITE_BITS_PER_PIPE + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) |
cc36513c | 2110 | #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \ |
d1b9d039 | 2111 | (0xff << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) |
a071fa00 | 2112 | |
673a394b | 2113 | struct drm_i915_gem_object { |
c397b908 | 2114 | struct drm_gem_object base; |
673a394b | 2115 | |
37e680a1 CW |
2116 | const struct drm_i915_gem_object_ops *ops; |
2117 | ||
2f633156 BW |
2118 | /** List of VMAs backed by this object */ |
2119 | struct list_head vma_list; | |
2120 | ||
c1ad11fc CW |
2121 | /** Stolen memory for this object, instead of being backed by shmem. */ |
2122 | struct drm_mm_node *stolen; | |
35c20a60 | 2123 | struct list_head global_list; |
673a394b | 2124 | |
117897f4 | 2125 | struct list_head engine_list[I915_NUM_ENGINES]; |
b25cb2f8 BW |
2126 | /** Used in execbuf to temporarily hold a ref */ |
2127 | struct list_head obj_exec_link; | |
673a394b | 2128 | |
8d9d5744 | 2129 | struct list_head batch_pool_link; |
493018dc | 2130 | |
673a394b | 2131 | /** |
65ce3027 CW |
2132 | * This is set if the object is on the active lists (has pending |
2133 | * rendering and so a non-zero seqno), and is not set if it i s on | |
2134 | * inactive (ready to be unbound) list. | |
673a394b | 2135 | */ |
666796da | 2136 | unsigned int active:I915_NUM_ENGINES; |
673a394b EA |
2137 | |
2138 | /** | |
2139 | * This is set if the object has been written to since last bound | |
2140 | * to the GTT | |
2141 | */ | |
0206e353 | 2142 | unsigned int dirty:1; |
778c3544 DV |
2143 | |
2144 | /** | |
2145 | * Fence register bits (if any) for this object. Will be set | |
2146 | * as needed when mapped into the GTT. | |
2147 | * Protected by dev->struct_mutex. | |
778c3544 | 2148 | */ |
4b9de737 | 2149 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 2150 | |
778c3544 DV |
2151 | /** |
2152 | * Advice: are the backing pages purgeable? | |
2153 | */ | |
0206e353 | 2154 | unsigned int madv:2; |
778c3544 | 2155 | |
778c3544 DV |
2156 | /** |
2157 | * Current tiling mode for the object. | |
2158 | */ | |
0206e353 | 2159 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
2160 | /** |
2161 | * Whether the tiling parameters for the currently associated fence | |
2162 | * register have changed. Note that for the purposes of tracking | |
2163 | * tiling changes we also treat the unfenced register, the register | |
2164 | * slot that the object occupies whilst it executes a fenced | |
2165 | * command (such as BLT on gen2/3), as a "fence". | |
2166 | */ | |
2167 | unsigned int fence_dirty:1; | |
778c3544 | 2168 | |
75e9e915 DV |
2169 | /** |
2170 | * Is the object at the current location in the gtt mappable and | |
2171 | * fenceable? Used to avoid costly recalculations. | |
2172 | */ | |
0206e353 | 2173 | unsigned int map_and_fenceable:1; |
75e9e915 | 2174 | |
fb7d516a DV |
2175 | /** |
2176 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
2177 | * mappable by accident). Track pin and fault separate for a more | |
2178 | * accurate mappable working set. | |
2179 | */ | |
0206e353 | 2180 | unsigned int fault_mappable:1; |
fb7d516a | 2181 | |
24f3a8cf AG |
2182 | /* |
2183 | * Is the object to be mapped as read-only to the GPU | |
2184 | * Only honoured if hardware has relevant pte bit | |
2185 | */ | |
2186 | unsigned long gt_ro:1; | |
651d794f | 2187 | unsigned int cache_level:3; |
0f71979a | 2188 | unsigned int cache_dirty:1; |
93dfb40c | 2189 | |
a071fa00 DV |
2190 | unsigned int frontbuffer_bits:INTEL_FRONTBUFFER_BITS; |
2191 | ||
8a0c39b1 TU |
2192 | unsigned int pin_display; |
2193 | ||
9da3da66 | 2194 | struct sg_table *pages; |
a5570178 | 2195 | int pages_pin_count; |
ee286370 CW |
2196 | struct get_page { |
2197 | struct scatterlist *sg; | |
2198 | int last; | |
2199 | } get_page; | |
0a798eb9 | 2200 | void *mapping; |
9a70cc2a | 2201 | |
b4716185 CW |
2202 | /** Breadcrumb of last rendering to the buffer. |
2203 | * There can only be one writer, but we allow for multiple readers. | |
2204 | * If there is a writer that necessarily implies that all other | |
2205 | * read requests are complete - but we may only be lazily clearing | |
2206 | * the read requests. A read request is naturally the most recent | |
2207 | * request on a ring, so we may have two different write and read | |
2208 | * requests on one ring where the write request is older than the | |
2209 | * read request. This allows for the CPU to read from an active | |
2210 | * buffer by only waiting for the write to complete. | |
2211 | * */ | |
666796da | 2212 | struct drm_i915_gem_request *last_read_req[I915_NUM_ENGINES]; |
97b2a6a1 | 2213 | struct drm_i915_gem_request *last_write_req; |
caea7476 | 2214 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
97b2a6a1 | 2215 | struct drm_i915_gem_request *last_fenced_req; |
673a394b | 2216 | |
778c3544 | 2217 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 2218 | uint32_t stride; |
673a394b | 2219 | |
80075d49 DV |
2220 | /** References from framebuffers, locks out tiling changes. */ |
2221 | unsigned long framebuffer_references; | |
2222 | ||
280b713b | 2223 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 2224 | unsigned long *bit_17; |
280b713b | 2225 | |
5cc9ed4b | 2226 | union { |
6a2c4232 CW |
2227 | /** for phy allocated objects */ |
2228 | struct drm_dma_handle *phys_handle; | |
2229 | ||
5cc9ed4b CW |
2230 | struct i915_gem_userptr { |
2231 | uintptr_t ptr; | |
2232 | unsigned read_only :1; | |
2233 | unsigned workers :4; | |
2234 | #define I915_GEM_USERPTR_MAX_WORKERS 15 | |
2235 | ||
ad46cb53 CW |
2236 | struct i915_mm_struct *mm; |
2237 | struct i915_mmu_object *mmu_object; | |
5cc9ed4b CW |
2238 | struct work_struct *work; |
2239 | } userptr; | |
2240 | }; | |
2241 | }; | |
62b8b215 | 2242 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 2243 | |
a071fa00 DV |
2244 | void i915_gem_track_fb(struct drm_i915_gem_object *old, |
2245 | struct drm_i915_gem_object *new, | |
2246 | unsigned frontbuffer_bits); | |
2247 | ||
673a394b EA |
2248 | /** |
2249 | * Request queue structure. | |
2250 | * | |
2251 | * The request queue allows us to note sequence numbers that have been emitted | |
2252 | * and may be associated with active buffers to be retired. | |
2253 | * | |
97b2a6a1 JH |
2254 | * By keeping this list, we can avoid having to do questionable sequence |
2255 | * number comparisons on buffer last_read|write_seqno. It also allows an | |
2256 | * emission time to be associated with the request for tracking how far ahead | |
2257 | * of the GPU the submission is. | |
b3a38998 NH |
2258 | * |
2259 | * The requests are reference counted, so upon creation they should have an | |
2260 | * initial reference taken using kref_init | |
673a394b EA |
2261 | */ |
2262 | struct drm_i915_gem_request { | |
abfe262a JH |
2263 | struct kref ref; |
2264 | ||
852835f3 | 2265 | /** On Which ring this request was generated */ |
efab6d8d | 2266 | struct drm_i915_private *i915; |
4a570db5 | 2267 | struct intel_engine_cs *engine; |
299259a3 | 2268 | unsigned reset_counter; |
852835f3 | 2269 | |
821485dc CW |
2270 | /** GEM sequence number associated with the previous request, |
2271 | * when the HWS breadcrumb is equal to this the GPU is processing | |
2272 | * this request. | |
2273 | */ | |
2274 | u32 previous_seqno; | |
2275 | ||
2276 | /** GEM sequence number associated with this request, | |
2277 | * when the HWS breadcrumb is equal or greater than this the GPU | |
2278 | * has finished processing this request. | |
2279 | */ | |
2280 | u32 seqno; | |
673a394b | 2281 | |
7d736f4f MK |
2282 | /** Position in the ringbuffer of the start of the request */ |
2283 | u32 head; | |
2284 | ||
72f95afa NH |
2285 | /** |
2286 | * Position in the ringbuffer of the start of the postfix. | |
2287 | * This is required to calculate the maximum available ringbuffer | |
2288 | * space without overwriting the postfix. | |
2289 | */ | |
2290 | u32 postfix; | |
2291 | ||
2292 | /** Position in the ringbuffer of the end of the whole request */ | |
a71d8d94 CW |
2293 | u32 tail; |
2294 | ||
0251a963 CW |
2295 | /** Preallocate space in the ringbuffer for the emitting the request */ |
2296 | u32 reserved_space; | |
2297 | ||
b3a38998 | 2298 | /** |
a8c6ecb3 | 2299 | * Context and ring buffer related to this request |
b3a38998 NH |
2300 | * Contexts are refcounted, so when this request is associated with a |
2301 | * context, we must increment the context's refcount, to guarantee that | |
2302 | * it persists while any request is linked to it. Requests themselves | |
2303 | * are also refcounted, so the request will only be freed when the last | |
2304 | * reference to it is dismissed, and the code in | |
2305 | * i915_gem_request_free() will then decrement the refcount on the | |
2306 | * context. | |
2307 | */ | |
273497e5 | 2308 | struct intel_context *ctx; |
98e1bd4a | 2309 | struct intel_ringbuffer *ringbuf; |
0e50e96b | 2310 | |
a16a4052 CW |
2311 | /** |
2312 | * Context related to the previous request. | |
2313 | * As the contexts are accessed by the hardware until the switch is | |
2314 | * completed to a new context, the hardware may still be writing | |
2315 | * to the context object after the breadcrumb is visible. We must | |
2316 | * not unpin/unbind/prune that object whilst still active and so | |
2317 | * we keep the previous context pinned until the following (this) | |
2318 | * request is retired. | |
2319 | */ | |
2320 | struct intel_context *previous_context; | |
2321 | ||
dc4be607 JH |
2322 | /** Batch buffer related to this request if any (used for |
2323 | error state dump only) */ | |
7d736f4f MK |
2324 | struct drm_i915_gem_object *batch_obj; |
2325 | ||
673a394b EA |
2326 | /** Time at which this request was emitted, in jiffies. */ |
2327 | unsigned long emitted_jiffies; | |
2328 | ||
b962442e | 2329 | /** global list entry for this request */ |
673a394b | 2330 | struct list_head list; |
b962442e | 2331 | |
f787a5f5 | 2332 | struct drm_i915_file_private *file_priv; |
b962442e EA |
2333 | /** file_priv list entry for this request */ |
2334 | struct list_head client_list; | |
67e2937b | 2335 | |
071c92de MK |
2336 | /** process identifier submitting this request */ |
2337 | struct pid *pid; | |
2338 | ||
6d3d8274 NH |
2339 | /** |
2340 | * The ELSP only accepts two elements at a time, so we queue | |
2341 | * context/tail pairs on a given queue (ring->execlist_queue) until the | |
2342 | * hardware is available. The queue serves a double purpose: we also use | |
2343 | * it to keep track of the up to 2 contexts currently in the hardware | |
2344 | * (usually one in execution and the other queued up by the GPU): We | |
2345 | * only remove elements from the head of the queue when the hardware | |
2346 | * informs us that an element has been completed. | |
2347 | * | |
2348 | * All accesses to the queue are mediated by a spinlock | |
2349 | * (ring->execlist_lock). | |
2350 | */ | |
2351 | ||
2352 | /** Execlist link in the submission queue.*/ | |
2353 | struct list_head execlist_link; | |
2354 | ||
2355 | /** Execlists no. of times this request has been sent to the ELSP */ | |
2356 | int elsp_submitted; | |
2357 | ||
a3d12761 TU |
2358 | /** Execlists context hardware id. */ |
2359 | unsigned ctx_hw_id; | |
673a394b EA |
2360 | }; |
2361 | ||
26827088 DG |
2362 | struct drm_i915_gem_request * __must_check |
2363 | i915_gem_request_alloc(struct intel_engine_cs *engine, | |
2364 | struct intel_context *ctx); | |
abfe262a | 2365 | void i915_gem_request_free(struct kref *req_ref); |
fcfa423c JH |
2366 | int i915_gem_request_add_to_client(struct drm_i915_gem_request *req, |
2367 | struct drm_file *file); | |
abfe262a | 2368 | |
b793a00a JH |
2369 | static inline uint32_t |
2370 | i915_gem_request_get_seqno(struct drm_i915_gem_request *req) | |
2371 | { | |
2372 | return req ? req->seqno : 0; | |
2373 | } | |
2374 | ||
2375 | static inline struct intel_engine_cs * | |
666796da | 2376 | i915_gem_request_get_engine(struct drm_i915_gem_request *req) |
b793a00a | 2377 | { |
4a570db5 | 2378 | return req ? req->engine : NULL; |
b793a00a JH |
2379 | } |
2380 | ||
b2cfe0ab | 2381 | static inline struct drm_i915_gem_request * |
abfe262a JH |
2382 | i915_gem_request_reference(struct drm_i915_gem_request *req) |
2383 | { | |
b2cfe0ab CW |
2384 | if (req) |
2385 | kref_get(&req->ref); | |
2386 | return req; | |
abfe262a JH |
2387 | } |
2388 | ||
2389 | static inline void | |
2390 | i915_gem_request_unreference(struct drm_i915_gem_request *req) | |
2391 | { | |
2392 | kref_put(&req->ref, i915_gem_request_free); | |
2393 | } | |
2394 | ||
2395 | static inline void i915_gem_request_assign(struct drm_i915_gem_request **pdst, | |
2396 | struct drm_i915_gem_request *src) | |
2397 | { | |
2398 | if (src) | |
2399 | i915_gem_request_reference(src); | |
2400 | ||
2401 | if (*pdst) | |
2402 | i915_gem_request_unreference(*pdst); | |
2403 | ||
2404 | *pdst = src; | |
2405 | } | |
2406 | ||
1b5a433a JH |
2407 | /* |
2408 | * XXX: i915_gem_request_completed should be here but currently needs the | |
2409 | * definition of i915_seqno_passed() which is below. It will be moved in | |
2410 | * a later patch when the call to i915_seqno_passed() is obsoleted... | |
2411 | */ | |
2412 | ||
351e3db2 BV |
2413 | /* |
2414 | * A command that requires special handling by the command parser. | |
2415 | */ | |
2416 | struct drm_i915_cmd_descriptor { | |
2417 | /* | |
2418 | * Flags describing how the command parser processes the command. | |
2419 | * | |
2420 | * CMD_DESC_FIXED: The command has a fixed length if this is set, | |
2421 | * a length mask if not set | |
2422 | * CMD_DESC_SKIP: The command is allowed but does not follow the | |
2423 | * standard length encoding for the opcode range in | |
2424 | * which it falls | |
2425 | * CMD_DESC_REJECT: The command is never allowed | |
2426 | * CMD_DESC_REGISTER: The command should be checked against the | |
2427 | * register whitelist for the appropriate ring | |
2428 | * CMD_DESC_MASTER: The command is allowed if the submitting process | |
2429 | * is the DRM master | |
2430 | */ | |
2431 | u32 flags; | |
2432 | #define CMD_DESC_FIXED (1<<0) | |
2433 | #define CMD_DESC_SKIP (1<<1) | |
2434 | #define CMD_DESC_REJECT (1<<2) | |
2435 | #define CMD_DESC_REGISTER (1<<3) | |
2436 | #define CMD_DESC_BITMASK (1<<4) | |
2437 | #define CMD_DESC_MASTER (1<<5) | |
2438 | ||
2439 | /* | |
2440 | * The command's unique identification bits and the bitmask to get them. | |
2441 | * This isn't strictly the opcode field as defined in the spec and may | |
2442 | * also include type, subtype, and/or subop fields. | |
2443 | */ | |
2444 | struct { | |
2445 | u32 value; | |
2446 | u32 mask; | |
2447 | } cmd; | |
2448 | ||
2449 | /* | |
2450 | * The command's length. The command is either fixed length (i.e. does | |
2451 | * not include a length field) or has a length field mask. The flag | |
2452 | * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has | |
2453 | * a length mask. All command entries in a command table must include | |
2454 | * length information. | |
2455 | */ | |
2456 | union { | |
2457 | u32 fixed; | |
2458 | u32 mask; | |
2459 | } length; | |
2460 | ||
2461 | /* | |
2462 | * Describes where to find a register address in the command to check | |
2463 | * against the ring's register whitelist. Only valid if flags has the | |
2464 | * CMD_DESC_REGISTER bit set. | |
6a65c5b9 FJ |
2465 | * |
2466 | * A non-zero step value implies that the command may access multiple | |
2467 | * registers in sequence (e.g. LRI), in that case step gives the | |
2468 | * distance in dwords between individual offset fields. | |
351e3db2 BV |
2469 | */ |
2470 | struct { | |
2471 | u32 offset; | |
2472 | u32 mask; | |
6a65c5b9 | 2473 | u32 step; |
351e3db2 BV |
2474 | } reg; |
2475 | ||
2476 | #define MAX_CMD_DESC_BITMASKS 3 | |
2477 | /* | |
2478 | * Describes command checks where a particular dword is masked and | |
2479 | * compared against an expected value. If the command does not match | |
2480 | * the expected value, the parser rejects it. Only valid if flags has | |
2481 | * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero | |
2482 | * are valid. | |
d4d48035 BV |
2483 | * |
2484 | * If the check specifies a non-zero condition_mask then the parser | |
2485 | * only performs the check when the bits specified by condition_mask | |
2486 | * are non-zero. | |
351e3db2 BV |
2487 | */ |
2488 | struct { | |
2489 | u32 offset; | |
2490 | u32 mask; | |
2491 | u32 expected; | |
d4d48035 BV |
2492 | u32 condition_offset; |
2493 | u32 condition_mask; | |
351e3db2 BV |
2494 | } bits[MAX_CMD_DESC_BITMASKS]; |
2495 | }; | |
2496 | ||
2497 | /* | |
2498 | * A table of commands requiring special handling by the command parser. | |
2499 | * | |
2500 | * Each ring has an array of tables. Each table consists of an array of command | |
2501 | * descriptors, which must be sorted with command opcodes in ascending order. | |
2502 | */ | |
2503 | struct drm_i915_cmd_table { | |
2504 | const struct drm_i915_cmd_descriptor *table; | |
2505 | int count; | |
2506 | }; | |
2507 | ||
dbbe9127 | 2508 | /* Note that the (struct drm_i915_private *) cast is just to shut up gcc. */ |
7312e2dd CW |
2509 | #define __I915__(p) ({ \ |
2510 | struct drm_i915_private *__p; \ | |
2511 | if (__builtin_types_compatible_p(typeof(*p), struct drm_i915_private)) \ | |
2512 | __p = (struct drm_i915_private *)p; \ | |
2513 | else if (__builtin_types_compatible_p(typeof(*p), struct drm_device)) \ | |
2514 | __p = to_i915((struct drm_device *)p); \ | |
2515 | else \ | |
2516 | BUILD_BUG(); \ | |
2517 | __p; \ | |
2518 | }) | |
dbbe9127 | 2519 | #define INTEL_INFO(p) (&__I915__(p)->info) |
3f10e82f | 2520 | #define INTEL_GEN(p) (INTEL_INFO(p)->gen) |
87f1f465 | 2521 | #define INTEL_DEVID(p) (INTEL_INFO(p)->device_id) |
e90a21d4 | 2522 | #define INTEL_REVID(p) (__I915__(p)->dev->pdev->revision) |
cae5852d | 2523 | |
e87a005d JN |
2524 | #define REVID_FOREVER 0xff |
2525 | /* | |
2526 | * Return true if revision is in range [since,until] inclusive. | |
2527 | * | |
2528 | * Use 0 for open-ended since, and REVID_FOREVER for open-ended until. | |
2529 | */ | |
2530 | #define IS_REVID(p, since, until) \ | |
2531 | (INTEL_REVID(p) >= (since) && INTEL_REVID(p) <= (until)) | |
2532 | ||
87f1f465 CW |
2533 | #define IS_I830(dev) (INTEL_DEVID(dev) == 0x3577) |
2534 | #define IS_845G(dev) (INTEL_DEVID(dev) == 0x2562) | |
cae5852d | 2535 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
87f1f465 | 2536 | #define IS_I865G(dev) (INTEL_DEVID(dev) == 0x2572) |
cae5852d | 2537 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
87f1f465 CW |
2538 | #define IS_I915GM(dev) (INTEL_DEVID(dev) == 0x2592) |
2539 | #define IS_I945G(dev) (INTEL_DEVID(dev) == 0x2772) | |
cae5852d ZN |
2540 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
2541 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
2542 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
87f1f465 | 2543 | #define IS_GM45(dev) (INTEL_DEVID(dev) == 0x2A42) |
cae5852d | 2544 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
87f1f465 CW |
2545 | #define IS_PINEVIEW_G(dev) (INTEL_DEVID(dev) == 0xa001) |
2546 | #define IS_PINEVIEW_M(dev) (INTEL_DEVID(dev) == 0xa011) | |
cae5852d ZN |
2547 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
2548 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
87f1f465 | 2549 | #define IS_IRONLAKE_M(dev) (INTEL_DEVID(dev) == 0x0046) |
4b65177b | 2550 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
87f1f465 CW |
2551 | #define IS_IVB_GT1(dev) (INTEL_DEVID(dev) == 0x0156 || \ |
2552 | INTEL_DEVID(dev) == 0x0152 || \ | |
2553 | INTEL_DEVID(dev) == 0x015a) | |
70a3eb7a | 2554 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
666a4537 | 2555 | #define IS_CHERRYVIEW(dev) (INTEL_INFO(dev)->is_cherryview) |
4cae9ae0 | 2556 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
ab0d24ac | 2557 | #define IS_BROADWELL(dev) (INTEL_INFO(dev)->is_broadwell) |
7201c0b3 | 2558 | #define IS_SKYLAKE(dev) (INTEL_INFO(dev)->is_skylake) |
7526ac19 | 2559 | #define IS_BROXTON(dev) (INTEL_INFO(dev)->is_broxton) |
ef11bdb3 | 2560 | #define IS_KABYLAKE(dev) (INTEL_INFO(dev)->is_kabylake) |
cae5852d | 2561 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ed1c9e2c | 2562 | #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2563 | (INTEL_DEVID(dev) & 0xFF00) == 0x0C00) |
5dd8c4c3 | 2564 | #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \ |
6b96d705 | 2565 | ((INTEL_DEVID(dev) & 0xf) == 0x6 || \ |
0dc6f20b | 2566 | (INTEL_DEVID(dev) & 0xf) == 0xb || \ |
87f1f465 | 2567 | (INTEL_DEVID(dev) & 0xf) == 0xe)) |
ebb72aad VS |
2568 | /* ULX machines are also considered ULT. */ |
2569 | #define IS_BDW_ULX(dev) (IS_BROADWELL(dev) && \ | |
2570 | (INTEL_DEVID(dev) & 0xf) == 0xe) | |
a0fcbd95 RV |
2571 | #define IS_BDW_GT3(dev) (IS_BROADWELL(dev) && \ |
2572 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) | |
5dd8c4c3 | 2573 | #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2574 | (INTEL_DEVID(dev) & 0xFF00) == 0x0A00) |
9435373e | 2575 | #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2576 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) |
9bbfd20a | 2577 | /* ULX machines are also considered ULT. */ |
87f1f465 CW |
2578 | #define IS_HSW_ULX(dev) (INTEL_DEVID(dev) == 0x0A0E || \ |
2579 | INTEL_DEVID(dev) == 0x0A1E) | |
f8896f5d DW |
2580 | #define IS_SKL_ULT(dev) (INTEL_DEVID(dev) == 0x1906 || \ |
2581 | INTEL_DEVID(dev) == 0x1913 || \ | |
2582 | INTEL_DEVID(dev) == 0x1916 || \ | |
2583 | INTEL_DEVID(dev) == 0x1921 || \ | |
2584 | INTEL_DEVID(dev) == 0x1926) | |
2585 | #define IS_SKL_ULX(dev) (INTEL_DEVID(dev) == 0x190E || \ | |
2586 | INTEL_DEVID(dev) == 0x1915 || \ | |
2587 | INTEL_DEVID(dev) == 0x191E) | |
a5b7991c RV |
2588 | #define IS_KBL_ULT(dev) (INTEL_DEVID(dev) == 0x5906 || \ |
2589 | INTEL_DEVID(dev) == 0x5913 || \ | |
2590 | INTEL_DEVID(dev) == 0x5916 || \ | |
2591 | INTEL_DEVID(dev) == 0x5921 || \ | |
2592 | INTEL_DEVID(dev) == 0x5926) | |
2593 | #define IS_KBL_ULX(dev) (INTEL_DEVID(dev) == 0x590E || \ | |
2594 | INTEL_DEVID(dev) == 0x5915 || \ | |
2595 | INTEL_DEVID(dev) == 0x591E) | |
7a58bad0 SAK |
2596 | #define IS_SKL_GT3(dev) (IS_SKYLAKE(dev) && \ |
2597 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) | |
2598 | #define IS_SKL_GT4(dev) (IS_SKYLAKE(dev) && \ | |
2599 | (INTEL_DEVID(dev) & 0x00F0) == 0x0030) | |
2600 | ||
b833d685 | 2601 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 2602 | |
ef712bb4 JN |
2603 | #define SKL_REVID_A0 0x0 |
2604 | #define SKL_REVID_B0 0x1 | |
2605 | #define SKL_REVID_C0 0x2 | |
2606 | #define SKL_REVID_D0 0x3 | |
2607 | #define SKL_REVID_E0 0x4 | |
2608 | #define SKL_REVID_F0 0x5 | |
2609 | ||
e87a005d JN |
2610 | #define IS_SKL_REVID(p, since, until) (IS_SKYLAKE(p) && IS_REVID(p, since, until)) |
2611 | ||
ef712bb4 | 2612 | #define BXT_REVID_A0 0x0 |
fffda3f4 | 2613 | #define BXT_REVID_A1 0x1 |
ef712bb4 JN |
2614 | #define BXT_REVID_B0 0x3 |
2615 | #define BXT_REVID_C0 0x9 | |
6c74c87f | 2616 | |
e87a005d JN |
2617 | #define IS_BXT_REVID(p, since, until) (IS_BROXTON(p) && IS_REVID(p, since, until)) |
2618 | ||
85436696 JB |
2619 | /* |
2620 | * The genX designation typically refers to the render engine, so render | |
2621 | * capability related checks should use IS_GEN, while display and other checks | |
2622 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
2623 | * chips, etc.). | |
2624 | */ | |
ae5702d2 TU |
2625 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen_mask & BIT(1)) |
2626 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen_mask & BIT(2)) | |
2627 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen_mask & BIT(3)) | |
2628 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen_mask & BIT(4)) | |
2629 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen_mask & BIT(5)) | |
2630 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen_mask & BIT(6)) | |
2631 | #define IS_GEN8(dev) (INTEL_INFO(dev)->gen_mask & BIT(7)) | |
2632 | #define IS_GEN9(dev) (INTEL_INFO(dev)->gen_mask & BIT(8)) | |
cae5852d | 2633 | |
73ae478c BW |
2634 | #define RENDER_RING (1<<RCS) |
2635 | #define BSD_RING (1<<VCS) | |
2636 | #define BLT_RING (1<<BCS) | |
2637 | #define VEBOX_RING (1<<VECS) | |
845f74a7 | 2638 | #define BSD2_RING (1<<VCS2) |
ee4b6faf MK |
2639 | #define ALL_ENGINES (~0) |
2640 | ||
63c42e56 | 2641 | #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING) |
845f74a7 | 2642 | #define HAS_BSD2(dev) (INTEL_INFO(dev)->ring_mask & BSD2_RING) |
63c42e56 BW |
2643 | #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING) |
2644 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING) | |
2645 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) | |
ca377809 | 2646 | #define HAS_SNOOP(dev) (INTEL_INFO(dev)->has_snoop) |
3accaf7e | 2647 | #define HAS_EDRAM(dev) (__I915__(dev)->edram_cap & EDRAM_ENABLED) |
63c42e56 | 2648 | #define HAS_WT(dev) ((IS_HASWELL(dev) || IS_BROADWELL(dev)) && \ |
3accaf7e | 2649 | HAS_EDRAM(dev)) |
cae5852d ZN |
2650 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
2651 | ||
254f965c | 2652 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
d7f621e5 | 2653 | #define HAS_LOGICAL_RING_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 8) |
692ef70c | 2654 | #define USES_PPGTT(dev) (i915.enable_ppgtt) |
81ba8aef MT |
2655 | #define USES_FULL_PPGTT(dev) (i915.enable_ppgtt >= 2) |
2656 | #define USES_FULL_48BIT_PPGTT(dev) (i915.enable_ppgtt == 3) | |
1d2a314c | 2657 | |
05394f39 | 2658 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
2659 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
2660 | ||
b45305fc DV |
2661 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
2662 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
06e668ac MK |
2663 | |
2664 | /* WaRsDisableCoarsePowerGating:skl,bxt */ | |
2665 | #define NEEDS_WaRsDisableCoarsePowerGating(dev) (IS_BXT_REVID(dev, 0, BXT_REVID_A1) || \ | |
185c66e5 MK |
2666 | IS_SKL_GT3(dev) || \ |
2667 | IS_SKL_GT4(dev)) | |
2668 | ||
4e6b788c DV |
2669 | /* |
2670 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts | |
2671 | * even when in MSI mode. This results in spurious interrupt warnings if the | |
2672 | * legacy irq no. is shared with another device. The kernel then disables that | |
2673 | * interrupt source and so prevents the other device from working properly. | |
2674 | */ | |
2675 | #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
2676 | #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
b45305fc | 2677 | |
cae5852d ZN |
2678 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
2679 | * rows, which changed the alignment requirements and fence programming. | |
2680 | */ | |
2681 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
2682 | IS_I915GM(dev))) | |
cae5852d ZN |
2683 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
2684 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
2685 | |
2686 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
2687 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
3a77c4c4 | 2688 | #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
cae5852d | 2689 | |
dbf7786e | 2690 | #define HAS_IPS(dev) (IS_HSW_ULT(dev) || IS_BROADWELL(dev)) |
f5adf94e | 2691 | |
0c9b3715 JN |
2692 | #define HAS_DP_MST(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \ |
2693 | INTEL_INFO(dev)->gen >= 9) | |
2694 | ||
dd93be58 | 2695 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
30568c45 | 2696 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
b32c6f48 | 2697 | #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \ |
e3d99845 | 2698 | IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev) || \ |
ef11bdb3 | 2699 | IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
6157d3c8 | 2700 | #define HAS_RUNTIME_PM(dev) (IS_GEN6(dev) || IS_HASWELL(dev) || \ |
00776511 | 2701 | IS_BROADWELL(dev) || IS_VALLEYVIEW(dev) || \ |
666a4537 | 2702 | IS_CHERRYVIEW(dev) || IS_SKYLAKE(dev) || \ |
8f6d855c | 2703 | IS_KABYLAKE(dev) || IS_BROXTON(dev)) |
58abf1da | 2704 | #define HAS_RC6(dev) (INTEL_INFO(dev)->gen >= 6) |
7e22dbbb | 2705 | #define HAS_RC6p(dev) (IS_GEN6(dev) || IS_IVYBRIDGE(dev)) |
affa9354 | 2706 | |
7b403ffb | 2707 | #define HAS_CSR(dev) (IS_GEN9(dev)) |
eb805623 | 2708 | |
2b81b844 RV |
2709 | #define HAS_GUC_UCODE(dev) (IS_GEN9(dev) && !IS_KABYLAKE(dev)) |
2710 | #define HAS_GUC_SCHED(dev) (IS_GEN9(dev) && !IS_KABYLAKE(dev)) | |
33a732f4 | 2711 | |
a9ed33ca AJ |
2712 | #define HAS_RESOURCE_STREAMER(dev) (IS_HASWELL(dev) || \ |
2713 | INTEL_INFO(dev)->gen >= 8) | |
2714 | ||
97d3308a | 2715 | #define HAS_CORE_RING_FREQ(dev) (INTEL_INFO(dev)->gen >= 6 && \ |
666a4537 WB |
2716 | !IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev) && \ |
2717 | !IS_BROXTON(dev)) | |
97d3308a | 2718 | |
17a303ec PZ |
2719 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
2720 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
2721 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
2722 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
2723 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
2724 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
e7e7ea20 S |
2725 | #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100 |
2726 | #define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE 0x9D00 | |
30c964a6 | 2727 | #define INTEL_PCH_P2X_DEVICE_ID_TYPE 0x7100 |
1844a66b | 2728 | #define INTEL_PCH_P3X_DEVICE_ID_TYPE 0x7000 |
39bfcd52 | 2729 | #define INTEL_PCH_QEMU_DEVICE_ID_TYPE 0x2900 /* qemu q35 has 2918 */ |
17a303ec | 2730 | |
f2fbc690 | 2731 | #define INTEL_PCH_TYPE(dev) (__I915__(dev)->pch_type) |
e7e7ea20 | 2732 | #define HAS_PCH_SPT(dev) (INTEL_PCH_TYPE(dev) == PCH_SPT) |
eb877ebf | 2733 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
c2699524 | 2734 | #define HAS_PCH_LPT_LP(dev) (__I915__(dev)->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) |
56f5f700 | 2735 | #define HAS_PCH_LPT_H(dev) (__I915__(dev)->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) |
cae5852d ZN |
2736 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
2737 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 2738 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 2739 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 2740 | |
666a4537 WB |
2741 | #define HAS_GMCH_DISPLAY(dev) (INTEL_INFO(dev)->gen < 5 || \ |
2742 | IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) | |
5fafe292 | 2743 | |
040d2baa BW |
2744 | /* DPF == dynamic parity feature */ |
2745 | #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
2746 | #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev)) | |
e1ef7cc2 | 2747 | |
c8735b0c | 2748 | #define GT_FREQUENCY_MULTIPLIER 50 |
de43ae9d | 2749 | #define GEN9_FREQ_SCALER 3 |
c8735b0c | 2750 | |
05394f39 CW |
2751 | #include "i915_trace.h" |
2752 | ||
baa70943 | 2753 | extern const struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 DA |
2754 | extern int i915_max_ioctl; |
2755 | ||
1751fcf9 ML |
2756 | extern int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); |
2757 | extern int i915_resume_switcheroo(struct drm_device *dev); | |
7c1c2871 | 2758 | |
c033666a CW |
2759 | int intel_sanitize_enable_ppgtt(struct drm_i915_private *dev_priv, |
2760 | int enable_ppgtt); | |
0e4ca100 | 2761 | |
c838d719 | 2762 | /* i915_dma.c */ |
d15d7538 ID |
2763 | void __printf(3, 4) |
2764 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
2765 | const char *fmt, ...); | |
2766 | ||
2767 | #define i915_report_error(dev_priv, fmt, ...) \ | |
2768 | __i915_printk(dev_priv, KERN_ERR, fmt, ##__VA_ARGS__) | |
2769 | ||
22eae947 | 2770 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 2771 | extern int i915_driver_unload(struct drm_device *); |
2885f6ac | 2772 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file); |
84b1fd10 | 2773 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac | 2774 | extern void i915_driver_preclose(struct drm_device *dev, |
2885f6ac | 2775 | struct drm_file *file); |
673a394b | 2776 | extern void i915_driver_postclose(struct drm_device *dev, |
2885f6ac | 2777 | struct drm_file *file); |
c43b5634 | 2778 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
2779 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
2780 | unsigned long arg); | |
c43b5634 | 2781 | #endif |
dc97997a CW |
2782 | extern int intel_gpu_reset(struct drm_i915_private *dev_priv, u32 engine_mask); |
2783 | extern bool intel_has_gpu_reset(struct drm_i915_private *dev_priv); | |
c033666a | 2784 | extern int i915_reset(struct drm_i915_private *dev_priv); |
6b332fa2 | 2785 | extern int intel_guc_reset(struct drm_i915_private *dev_priv); |
fc0768ce | 2786 | extern void intel_engine_init_hangcheck(struct intel_engine_cs *engine); |
7648fa99 JB |
2787 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
2788 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
2789 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
2790 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
650ad970 | 2791 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on); |
7648fa99 | 2792 | |
77913b39 | 2793 | /* intel_hotplug.c */ |
91d14251 TU |
2794 | void intel_hpd_irq_handler(struct drm_i915_private *dev_priv, |
2795 | u32 pin_mask, u32 long_mask); | |
77913b39 JN |
2796 | void intel_hpd_init(struct drm_i915_private *dev_priv); |
2797 | void intel_hpd_init_work(struct drm_i915_private *dev_priv); | |
2798 | void intel_hpd_cancel_work(struct drm_i915_private *dev_priv); | |
cc24fcdc | 2799 | bool intel_hpd_pin_to_port(enum hpd_pin pin, enum port *port); |
77913b39 | 2800 | |
1da177e4 | 2801 | /* i915_irq.c */ |
c033666a | 2802 | void i915_queue_hangcheck(struct drm_i915_private *dev_priv); |
58174462 | 2803 | __printf(3, 4) |
c033666a CW |
2804 | void i915_handle_error(struct drm_i915_private *dev_priv, |
2805 | u32 engine_mask, | |
58174462 | 2806 | const char *fmt, ...); |
1da177e4 | 2807 | |
b963291c | 2808 | extern void intel_irq_init(struct drm_i915_private *dev_priv); |
2aeb7d3a DV |
2809 | int intel_irq_install(struct drm_i915_private *dev_priv); |
2810 | void intel_irq_uninstall(struct drm_i915_private *dev_priv); | |
907b28c5 | 2811 | |
dc97997a CW |
2812 | extern void intel_uncore_sanitize(struct drm_i915_private *dev_priv); |
2813 | extern void intel_uncore_early_sanitize(struct drm_i915_private *dev_priv, | |
10018603 | 2814 | bool restore_forcewake); |
dc97997a | 2815 | extern void intel_uncore_init(struct drm_i915_private *dev_priv); |
fc97618b | 2816 | extern bool intel_uncore_unclaimed_mmio(struct drm_i915_private *dev_priv); |
bc3b9346 | 2817 | extern bool intel_uncore_arm_unclaimed_mmio_detection(struct drm_i915_private *dev_priv); |
dc97997a CW |
2818 | extern void intel_uncore_fini(struct drm_i915_private *dev_priv); |
2819 | extern void intel_uncore_forcewake_reset(struct drm_i915_private *dev_priv, | |
2820 | bool restore); | |
48c1026a | 2821 | const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id); |
59bad947 | 2822 | void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv, |
48c1026a | 2823 | enum forcewake_domains domains); |
59bad947 | 2824 | void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv, |
48c1026a | 2825 | enum forcewake_domains domains); |
a6111f7b CW |
2826 | /* Like above but the caller must manage the uncore.lock itself. |
2827 | * Must be used with I915_READ_FW and friends. | |
2828 | */ | |
2829 | void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv, | |
2830 | enum forcewake_domains domains); | |
2831 | void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv, | |
2832 | enum forcewake_domains domains); | |
3accaf7e MK |
2833 | u64 intel_uncore_edram_size(struct drm_i915_private *dev_priv); |
2834 | ||
59bad947 | 2835 | void assert_forcewakes_inactive(struct drm_i915_private *dev_priv); |
c033666a | 2836 | static inline bool intel_vgpu_active(struct drm_i915_private *dev_priv) |
cf9d2890 | 2837 | { |
c033666a | 2838 | return dev_priv->vgpu.active; |
cf9d2890 | 2839 | } |
b1f14ad0 | 2840 | |
7c463586 | 2841 | void |
50227e1c | 2842 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2843 | u32 status_mask); |
7c463586 KP |
2844 | |
2845 | void | |
50227e1c | 2846 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2847 | u32 status_mask); |
7c463586 | 2848 | |
f8b79e58 ID |
2849 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv); |
2850 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv); | |
0706f17c EE |
2851 | void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv, |
2852 | uint32_t mask, | |
2853 | uint32_t bits); | |
fbdedaea VS |
2854 | void ilk_update_display_irq(struct drm_i915_private *dev_priv, |
2855 | uint32_t interrupt_mask, | |
2856 | uint32_t enabled_irq_mask); | |
2857 | static inline void | |
2858 | ilk_enable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits) | |
2859 | { | |
2860 | ilk_update_display_irq(dev_priv, bits, bits); | |
2861 | } | |
2862 | static inline void | |
2863 | ilk_disable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits) | |
2864 | { | |
2865 | ilk_update_display_irq(dev_priv, bits, 0); | |
2866 | } | |
013d3752 VS |
2867 | void bdw_update_pipe_irq(struct drm_i915_private *dev_priv, |
2868 | enum pipe pipe, | |
2869 | uint32_t interrupt_mask, | |
2870 | uint32_t enabled_irq_mask); | |
2871 | static inline void bdw_enable_pipe_irq(struct drm_i915_private *dev_priv, | |
2872 | enum pipe pipe, uint32_t bits) | |
2873 | { | |
2874 | bdw_update_pipe_irq(dev_priv, pipe, bits, bits); | |
2875 | } | |
2876 | static inline void bdw_disable_pipe_irq(struct drm_i915_private *dev_priv, | |
2877 | enum pipe pipe, uint32_t bits) | |
2878 | { | |
2879 | bdw_update_pipe_irq(dev_priv, pipe, bits, 0); | |
2880 | } | |
47339cd9 DV |
2881 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, |
2882 | uint32_t interrupt_mask, | |
2883 | uint32_t enabled_irq_mask); | |
14443261 VS |
2884 | static inline void |
2885 | ibx_enable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits) | |
2886 | { | |
2887 | ibx_display_interrupt_update(dev_priv, bits, bits); | |
2888 | } | |
2889 | static inline void | |
2890 | ibx_disable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits) | |
2891 | { | |
2892 | ibx_display_interrupt_update(dev_priv, bits, 0); | |
2893 | } | |
2894 | ||
f8b79e58 | 2895 | |
673a394b | 2896 | /* i915_gem.c */ |
673a394b EA |
2897 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, |
2898 | struct drm_file *file_priv); | |
2899 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
2900 | struct drm_file *file_priv); | |
2901 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
2902 | struct drm_file *file_priv); | |
2903 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
2904 | struct drm_file *file_priv); | |
de151cf6 JB |
2905 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
2906 | struct drm_file *file_priv); | |
673a394b EA |
2907 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
2908 | struct drm_file *file_priv); | |
2909 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
2910 | struct drm_file *file_priv); | |
ba8b7ccb | 2911 | void i915_gem_execbuffer_move_to_active(struct list_head *vmas, |
8a8edb59 | 2912 | struct drm_i915_gem_request *req); |
5f19e2bf | 2913 | int i915_gem_ringbuffer_submission(struct i915_execbuffer_params *params, |
a83014d3 | 2914 | struct drm_i915_gem_execbuffer2 *args, |
5f19e2bf | 2915 | struct list_head *vmas); |
673a394b EA |
2916 | int i915_gem_execbuffer(struct drm_device *dev, void *data, |
2917 | struct drm_file *file_priv); | |
76446cac JB |
2918 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
2919 | struct drm_file *file_priv); | |
673a394b EA |
2920 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, |
2921 | struct drm_file *file_priv); | |
199adf40 BW |
2922 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
2923 | struct drm_file *file); | |
2924 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
2925 | struct drm_file *file); | |
673a394b EA |
2926 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
2927 | struct drm_file *file_priv); | |
3ef94daa CW |
2928 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
2929 | struct drm_file *file_priv); | |
673a394b EA |
2930 | int i915_gem_set_tiling(struct drm_device *dev, void *data, |
2931 | struct drm_file *file_priv); | |
2932 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
2933 | struct drm_file *file_priv); | |
5cc9ed4b CW |
2934 | int i915_gem_init_userptr(struct drm_device *dev); |
2935 | int i915_gem_userptr_ioctl(struct drm_device *dev, void *data, | |
2936 | struct drm_file *file); | |
5a125c3c EA |
2937 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
2938 | struct drm_file *file_priv); | |
23ba4fd0 BW |
2939 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
2940 | struct drm_file *file_priv); | |
d64aa096 ID |
2941 | void i915_gem_load_init(struct drm_device *dev); |
2942 | void i915_gem_load_cleanup(struct drm_device *dev); | |
40ae4e16 | 2943 | void i915_gem_load_init_fences(struct drm_i915_private *dev_priv); |
42dcedd4 CW |
2944 | void *i915_gem_object_alloc(struct drm_device *dev); |
2945 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
2946 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
2947 | const struct drm_i915_gem_object_ops *ops); | |
d37cd8a8 | 2948 | struct drm_i915_gem_object *i915_gem_object_create(struct drm_device *dev, |
05394f39 | 2949 | size_t size); |
ea70299d DG |
2950 | struct drm_i915_gem_object *i915_gem_object_create_from_data( |
2951 | struct drm_device *dev, const void *data, size_t size); | |
673a394b | 2952 | void i915_gem_free_object(struct drm_gem_object *obj); |
2f633156 | 2953 | void i915_gem_vma_destroy(struct i915_vma *vma); |
42dcedd4 | 2954 | |
0875546c DV |
2955 | /* Flags used by pin/bind&friends. */ |
2956 | #define PIN_MAPPABLE (1<<0) | |
2957 | #define PIN_NONBLOCK (1<<1) | |
2958 | #define PIN_GLOBAL (1<<2) | |
2959 | #define PIN_OFFSET_BIAS (1<<3) | |
2960 | #define PIN_USER (1<<4) | |
2961 | #define PIN_UPDATE (1<<5) | |
101b506a MT |
2962 | #define PIN_ZONE_4G (1<<6) |
2963 | #define PIN_HIGH (1<<7) | |
506a8e87 | 2964 | #define PIN_OFFSET_FIXED (1<<8) |
d23db88c | 2965 | #define PIN_OFFSET_MASK (~4095) |
ec7adb6e JL |
2966 | int __must_check |
2967 | i915_gem_object_pin(struct drm_i915_gem_object *obj, | |
2968 | struct i915_address_space *vm, | |
2969 | uint32_t alignment, | |
2970 | uint64_t flags); | |
2971 | int __must_check | |
2972 | i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj, | |
2973 | const struct i915_ggtt_view *view, | |
2974 | uint32_t alignment, | |
2975 | uint64_t flags); | |
fe14d5f4 TU |
2976 | |
2977 | int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level, | |
2978 | u32 flags); | |
d0710abb | 2979 | void __i915_vma_set_map_and_fenceable(struct i915_vma *vma); |
07fe0b12 | 2980 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
e9f24d5f TU |
2981 | /* |
2982 | * BEWARE: Do not use the function below unless you can _absolutely_ | |
2983 | * _guarantee_ VMA in question is _not in use_ anywhere. | |
2984 | */ | |
2985 | int __must_check __i915_vma_unbind_no_wait(struct i915_vma *vma); | |
dd624afd | 2986 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
48018a57 | 2987 | void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv); |
05394f39 | 2988 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
f787a5f5 | 2989 | |
4c914c0c BV |
2990 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, |
2991 | int *needs_clflush); | |
2992 | ||
37e680a1 | 2993 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
ee286370 CW |
2994 | |
2995 | static inline int __sg_page_count(struct scatterlist *sg) | |
9da3da66 | 2996 | { |
ee286370 CW |
2997 | return sg->length >> PAGE_SHIFT; |
2998 | } | |
67d5a50c | 2999 | |
033908ae DG |
3000 | struct page * |
3001 | i915_gem_object_get_dirty_page(struct drm_i915_gem_object *obj, int n); | |
3002 | ||
ee286370 CW |
3003 | static inline struct page * |
3004 | i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) | |
9da3da66 | 3005 | { |
ee286370 CW |
3006 | if (WARN_ON(n >= obj->base.size >> PAGE_SHIFT)) |
3007 | return NULL; | |
67d5a50c | 3008 | |
ee286370 CW |
3009 | if (n < obj->get_page.last) { |
3010 | obj->get_page.sg = obj->pages->sgl; | |
3011 | obj->get_page.last = 0; | |
3012 | } | |
67d5a50c | 3013 | |
ee286370 CW |
3014 | while (obj->get_page.last + __sg_page_count(obj->get_page.sg) <= n) { |
3015 | obj->get_page.last += __sg_page_count(obj->get_page.sg++); | |
3016 | if (unlikely(sg_is_chain(obj->get_page.sg))) | |
3017 | obj->get_page.sg = sg_chain_ptr(obj->get_page.sg); | |
3018 | } | |
67d5a50c | 3019 | |
ee286370 | 3020 | return nth_page(sg_page(obj->get_page.sg), n - obj->get_page.last); |
9da3da66 | 3021 | } |
ee286370 | 3022 | |
a5570178 CW |
3023 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
3024 | { | |
3025 | BUG_ON(obj->pages == NULL); | |
3026 | obj->pages_pin_count++; | |
3027 | } | |
0a798eb9 | 3028 | |
a5570178 CW |
3029 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) |
3030 | { | |
3031 | BUG_ON(obj->pages_pin_count == 0); | |
3032 | obj->pages_pin_count--; | |
3033 | } | |
3034 | ||
0a798eb9 CW |
3035 | /** |
3036 | * i915_gem_object_pin_map - return a contiguous mapping of the entire object | |
3037 | * @obj - the object to map into kernel address space | |
3038 | * | |
3039 | * Calls i915_gem_object_pin_pages() to prevent reaping of the object's | |
3040 | * pages and then returns a contiguous mapping of the backing storage into | |
3041 | * the kernel address space. | |
3042 | * | |
8305216f DG |
3043 | * The caller must hold the struct_mutex, and is responsible for calling |
3044 | * i915_gem_object_unpin_map() when the mapping is no longer required. | |
0a798eb9 | 3045 | * |
8305216f DG |
3046 | * Returns the pointer through which to access the mapped object, or an |
3047 | * ERR_PTR() on error. | |
0a798eb9 CW |
3048 | */ |
3049 | void *__must_check i915_gem_object_pin_map(struct drm_i915_gem_object *obj); | |
3050 | ||
3051 | /** | |
3052 | * i915_gem_object_unpin_map - releases an earlier mapping | |
3053 | * @obj - the object to unmap | |
3054 | * | |
3055 | * After pinning the object and mapping its pages, once you are finished | |
3056 | * with your access, call i915_gem_object_unpin_map() to release the pin | |
3057 | * upon the mapping. Once the pin count reaches zero, that mapping may be | |
3058 | * removed. | |
3059 | * | |
3060 | * The caller must hold the struct_mutex. | |
3061 | */ | |
3062 | static inline void i915_gem_object_unpin_map(struct drm_i915_gem_object *obj) | |
3063 | { | |
3064 | lockdep_assert_held(&obj->base.dev->struct_mutex); | |
3065 | i915_gem_object_unpin_pages(obj); | |
3066 | } | |
3067 | ||
54cf91dc | 3068 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b | 3069 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
91af127f JH |
3070 | struct intel_engine_cs *to, |
3071 | struct drm_i915_gem_request **to_req); | |
e2d05a8b | 3072 | void i915_vma_move_to_active(struct i915_vma *vma, |
b2af0376 | 3073 | struct drm_i915_gem_request *req); |
ff72145b DA |
3074 | int i915_gem_dumb_create(struct drm_file *file_priv, |
3075 | struct drm_device *dev, | |
3076 | struct drm_mode_create_dumb *args); | |
da6b51d0 DA |
3077 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, |
3078 | uint32_t handle, uint64_t *offset); | |
f787a5f5 CW |
3079 | /** |
3080 | * Returns true if seq1 is later than seq2. | |
3081 | */ | |
3082 | static inline bool | |
3083 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
3084 | { | |
3085 | return (int32_t)(seq1 - seq2) >= 0; | |
3086 | } | |
3087 | ||
821485dc CW |
3088 | static inline bool i915_gem_request_started(struct drm_i915_gem_request *req, |
3089 | bool lazy_coherency) | |
3090 | { | |
c04e0f3b CW |
3091 | if (!lazy_coherency && req->engine->irq_seqno_barrier) |
3092 | req->engine->irq_seqno_barrier(req->engine); | |
3093 | return i915_seqno_passed(req->engine->get_seqno(req->engine), | |
3094 | req->previous_seqno); | |
821485dc CW |
3095 | } |
3096 | ||
1b5a433a JH |
3097 | static inline bool i915_gem_request_completed(struct drm_i915_gem_request *req, |
3098 | bool lazy_coherency) | |
3099 | { | |
c04e0f3b CW |
3100 | if (!lazy_coherency && req->engine->irq_seqno_barrier) |
3101 | req->engine->irq_seqno_barrier(req->engine); | |
3102 | return i915_seqno_passed(req->engine->get_seqno(req->engine), | |
3103 | req->seqno); | |
1b5a433a JH |
3104 | } |
3105 | ||
c033666a | 3106 | int __must_check i915_gem_get_seqno(struct drm_i915_private *dev_priv, u32 *seqno); |
fca26bb4 | 3107 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); |
1690e1eb | 3108 | |
8d9fc7fd | 3109 | struct drm_i915_gem_request * |
0bc40be8 | 3110 | i915_gem_find_active_request(struct intel_engine_cs *engine); |
8d9fc7fd | 3111 | |
c033666a | 3112 | bool i915_gem_retire_requests(struct drm_i915_private *dev_priv); |
0bc40be8 | 3113 | void i915_gem_retire_requests_ring(struct intel_engine_cs *engine); |
84c33a64 | 3114 | |
c19ae989 CW |
3115 | static inline u32 i915_reset_counter(struct i915_gpu_error *error) |
3116 | { | |
3117 | return atomic_read(&error->reset_counter); | |
3118 | } | |
3119 | ||
3120 | static inline bool __i915_reset_in_progress(u32 reset) | |
3121 | { | |
3122 | return unlikely(reset & I915_RESET_IN_PROGRESS_FLAG); | |
3123 | } | |
3124 | ||
3125 | static inline bool __i915_reset_in_progress_or_wedged(u32 reset) | |
3126 | { | |
3127 | return unlikely(reset & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED)); | |
3128 | } | |
3129 | ||
3130 | static inline bool __i915_terminally_wedged(u32 reset) | |
3131 | { | |
3132 | return unlikely(reset & I915_WEDGED); | |
3133 | } | |
3134 | ||
1f83fee0 DV |
3135 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
3136 | { | |
c19ae989 CW |
3137 | return __i915_reset_in_progress(i915_reset_counter(error)); |
3138 | } | |
3139 | ||
3140 | static inline bool i915_reset_in_progress_or_wedged(struct i915_gpu_error *error) | |
3141 | { | |
3142 | return __i915_reset_in_progress_or_wedged(i915_reset_counter(error)); | |
1f83fee0 DV |
3143 | } |
3144 | ||
3145 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
3146 | { | |
c19ae989 | 3147 | return __i915_terminally_wedged(i915_reset_counter(error)); |
2ac0f450 MK |
3148 | } |
3149 | ||
3150 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
3151 | { | |
c19ae989 | 3152 | return ((i915_reset_counter(error) & ~I915_WEDGED) + 1) / 2; |
1f83fee0 | 3153 | } |
a71d8d94 | 3154 | |
88b4aa87 MK |
3155 | static inline bool i915_stop_ring_allow_ban(struct drm_i915_private *dev_priv) |
3156 | { | |
3157 | return dev_priv->gpu_error.stop_rings == 0 || | |
3158 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_BAN; | |
3159 | } | |
3160 | ||
3161 | static inline bool i915_stop_ring_allow_warn(struct drm_i915_private *dev_priv) | |
3162 | { | |
3163 | return dev_priv->gpu_error.stop_rings == 0 || | |
3164 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_WARN; | |
3165 | } | |
3166 | ||
069efc1d | 3167 | void i915_gem_reset(struct drm_device *dev); |
000433b6 | 3168 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
1070a42b | 3169 | int __must_check i915_gem_init(struct drm_device *dev); |
117897f4 | 3170 | int i915_gem_init_engines(struct drm_device *dev); |
f691e2f4 DV |
3171 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
3172 | void i915_gem_init_swizzling(struct drm_device *dev); | |
117897f4 | 3173 | void i915_gem_cleanup_engines(struct drm_device *dev); |
b2da9fe5 | 3174 | int __must_check i915_gpu_idle(struct drm_device *dev); |
45c5f202 | 3175 | int __must_check i915_gem_suspend(struct drm_device *dev); |
75289874 | 3176 | void __i915_add_request(struct drm_i915_gem_request *req, |
5b4a60c2 JH |
3177 | struct drm_i915_gem_object *batch_obj, |
3178 | bool flush_caches); | |
75289874 | 3179 | #define i915_add_request(req) \ |
fcfa423c | 3180 | __i915_add_request(req, NULL, true) |
75289874 | 3181 | #define i915_add_request_no_flush(req) \ |
fcfa423c | 3182 | __i915_add_request(req, NULL, false) |
9c654818 | 3183 | int __i915_wait_request(struct drm_i915_gem_request *req, |
16e9a21f ACO |
3184 | bool interruptible, |
3185 | s64 *timeout, | |
2e1b8730 | 3186 | struct intel_rps_client *rps); |
a4b3a571 | 3187 | int __must_check i915_wait_request(struct drm_i915_gem_request *req); |
de151cf6 | 3188 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e | 3189 | int __must_check |
2e2f351d CW |
3190 | i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj, |
3191 | bool readonly); | |
3192 | int __must_check | |
2021746e CW |
3193 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, |
3194 | bool write); | |
3195 | int __must_check | |
dabdfe02 CW |
3196 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
3197 | int __must_check | |
2da3b9b9 CW |
3198 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
3199 | u32 alignment, | |
e6617330 TU |
3200 | const struct i915_ggtt_view *view); |
3201 | void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj, | |
3202 | const struct i915_ggtt_view *view); | |
00731155 | 3203 | int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, |
6eeefaf3 | 3204 | int align); |
b29c19b6 | 3205 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 3206 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 3207 | |
0fa87796 ID |
3208 | uint32_t |
3209 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 3210 | uint32_t |
d865110c ID |
3211 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
3212 | int tiling_mode, bool fenced); | |
467cffba | 3213 | |
e4ffd173 CW |
3214 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
3215 | enum i915_cache_level cache_level); | |
3216 | ||
1286ff73 DV |
3217 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
3218 | struct dma_buf *dma_buf); | |
3219 | ||
3220 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
3221 | struct drm_gem_object *gem_obj, int flags); | |
3222 | ||
088e0df4 MT |
3223 | u64 i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object *o, |
3224 | const struct i915_ggtt_view *view); | |
3225 | u64 i915_gem_obj_offset(struct drm_i915_gem_object *o, | |
3226 | struct i915_address_space *vm); | |
3227 | static inline u64 | |
ec7adb6e | 3228 | i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *o) |
fe14d5f4 | 3229 | { |
9abc4648 | 3230 | return i915_gem_obj_ggtt_offset_view(o, &i915_ggtt_view_normal); |
fe14d5f4 | 3231 | } |
ec7adb6e | 3232 | |
a70a3148 | 3233 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o); |
ec7adb6e | 3234 | bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object *o, |
9abc4648 | 3235 | const struct i915_ggtt_view *view); |
a70a3148 | 3236 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, |
ec7adb6e | 3237 | struct i915_address_space *vm); |
fe14d5f4 | 3238 | |
fe14d5f4 | 3239 | struct i915_vma * |
ec7adb6e JL |
3240 | i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, |
3241 | struct i915_address_space *vm); | |
3242 | struct i915_vma * | |
3243 | i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object *obj, | |
3244 | const struct i915_ggtt_view *view); | |
fe14d5f4 | 3245 | |
accfef2e BW |
3246 | struct i915_vma * |
3247 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
ec7adb6e JL |
3248 | struct i915_address_space *vm); |
3249 | struct i915_vma * | |
3250 | i915_gem_obj_lookup_or_create_ggtt_vma(struct drm_i915_gem_object *obj, | |
3251 | const struct i915_ggtt_view *view); | |
5c2abbea | 3252 | |
ec7adb6e JL |
3253 | static inline struct i915_vma * |
3254 | i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj) | |
3255 | { | |
3256 | return i915_gem_obj_to_ggtt_view(obj, &i915_ggtt_view_normal); | |
d7f46fc4 | 3257 | } |
ec7adb6e | 3258 | bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj); |
5c2abbea | 3259 | |
a70a3148 | 3260 | /* Some GGTT VM helpers */ |
841cd773 DV |
3261 | static inline struct i915_hw_ppgtt * |
3262 | i915_vm_to_ppgtt(struct i915_address_space *vm) | |
3263 | { | |
841cd773 DV |
3264 | return container_of(vm, struct i915_hw_ppgtt, base); |
3265 | } | |
3266 | ||
3267 | ||
a70a3148 BW |
3268 | static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj) |
3269 | { | |
9abc4648 | 3270 | return i915_gem_obj_ggtt_bound_view(obj, &i915_ggtt_view_normal); |
a70a3148 BW |
3271 | } |
3272 | ||
8da32727 TU |
3273 | unsigned long |
3274 | i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj); | |
c37e2204 BW |
3275 | |
3276 | static inline int __must_check | |
3277 | i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj, | |
3278 | uint32_t alignment, | |
1ec9e26d | 3279 | unsigned flags) |
c37e2204 | 3280 | { |
72e96d64 JL |
3281 | struct drm_i915_private *dev_priv = to_i915(obj->base.dev); |
3282 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
3283 | ||
3284 | return i915_gem_object_pin(obj, &ggtt->base, | |
5dc383b0 | 3285 | alignment, flags | PIN_GLOBAL); |
c37e2204 | 3286 | } |
a70a3148 | 3287 | |
e6617330 TU |
3288 | void i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object *obj, |
3289 | const struct i915_ggtt_view *view); | |
3290 | static inline void | |
3291 | i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj) | |
3292 | { | |
3293 | i915_gem_object_ggtt_unpin_view(obj, &i915_ggtt_view_normal); | |
3294 | } | |
b287110e | 3295 | |
41a36b73 DV |
3296 | /* i915_gem_fence.c */ |
3297 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); | |
3298 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); | |
3299 | ||
3300 | bool i915_gem_object_pin_fence(struct drm_i915_gem_object *obj); | |
3301 | void i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj); | |
3302 | ||
3303 | void i915_gem_restore_fences(struct drm_device *dev); | |
3304 | ||
7f96ecaf DV |
3305 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
3306 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
3307 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
3308 | ||
254f965c | 3309 | /* i915_gem_context.c */ |
8245be31 | 3310 | int __must_check i915_gem_context_init(struct drm_device *dev); |
b2e862d0 | 3311 | void i915_gem_context_lost(struct drm_i915_private *dev_priv); |
254f965c | 3312 | void i915_gem_context_fini(struct drm_device *dev); |
acce9ffa | 3313 | void i915_gem_context_reset(struct drm_device *dev); |
e422b888 | 3314 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
254f965c | 3315 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
ba01cc93 | 3316 | int i915_switch_context(struct drm_i915_gem_request *req); |
273497e5 | 3317 | struct intel_context * |
41bde553 | 3318 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id); |
dce3271b | 3319 | void i915_gem_context_free(struct kref *ctx_ref); |
8c857917 OM |
3320 | struct drm_i915_gem_object * |
3321 | i915_gem_alloc_context_obj(struct drm_device *dev, size_t size); | |
273497e5 | 3322 | static inline void i915_gem_context_reference(struct intel_context *ctx) |
dce3271b | 3323 | { |
691e6415 | 3324 | kref_get(&ctx->ref); |
dce3271b MK |
3325 | } |
3326 | ||
273497e5 | 3327 | static inline void i915_gem_context_unreference(struct intel_context *ctx) |
dce3271b | 3328 | { |
691e6415 | 3329 | kref_put(&ctx->ref, i915_gem_context_free); |
dce3271b MK |
3330 | } |
3331 | ||
273497e5 | 3332 | static inline bool i915_gem_context_is_default(const struct intel_context *c) |
3fac8978 | 3333 | { |
821d66dd | 3334 | return c->user_handle == DEFAULT_CONTEXT_HANDLE; |
3fac8978 MK |
3335 | } |
3336 | ||
84624813 BW |
3337 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
3338 | struct drm_file *file); | |
3339 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
3340 | struct drm_file *file); | |
c9dc0f35 CW |
3341 | int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data, |
3342 | struct drm_file *file_priv); | |
3343 | int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data, | |
3344 | struct drm_file *file_priv); | |
1286ff73 | 3345 | |
679845ed BW |
3346 | /* i915_gem_evict.c */ |
3347 | int __must_check i915_gem_evict_something(struct drm_device *dev, | |
3348 | struct i915_address_space *vm, | |
3349 | int min_size, | |
3350 | unsigned alignment, | |
3351 | unsigned cache_level, | |
d23db88c CW |
3352 | unsigned long start, |
3353 | unsigned long end, | |
1ec9e26d | 3354 | unsigned flags); |
506a8e87 | 3355 | int __must_check i915_gem_evict_for_vma(struct i915_vma *target); |
679845ed | 3356 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
1d2a314c | 3357 | |
0260c420 | 3358 | /* belongs in i915_gem_gtt.h */ |
c033666a | 3359 | static inline void i915_gem_chipset_flush(struct drm_i915_private *dev_priv) |
e76e9aeb | 3360 | { |
c033666a | 3361 | if (INTEL_GEN(dev_priv) < 6) |
e76e9aeb BW |
3362 | intel_gtt_chipset_flush(); |
3363 | } | |
246cbfb5 | 3364 | |
9797fbfb | 3365 | /* i915_gem_stolen.c */ |
d713fd49 PZ |
3366 | int i915_gem_stolen_insert_node(struct drm_i915_private *dev_priv, |
3367 | struct drm_mm_node *node, u64 size, | |
3368 | unsigned alignment); | |
a9da512b PZ |
3369 | int i915_gem_stolen_insert_node_in_range(struct drm_i915_private *dev_priv, |
3370 | struct drm_mm_node *node, u64 size, | |
3371 | unsigned alignment, u64 start, | |
3372 | u64 end); | |
d713fd49 PZ |
3373 | void i915_gem_stolen_remove_node(struct drm_i915_private *dev_priv, |
3374 | struct drm_mm_node *node); | |
9797fbfb CW |
3375 | int i915_gem_init_stolen(struct drm_device *dev); |
3376 | void i915_gem_cleanup_stolen(struct drm_device *dev); | |
0104fdbb CW |
3377 | struct drm_i915_gem_object * |
3378 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
3379 | struct drm_i915_gem_object * |
3380 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
3381 | u32 stolen_offset, | |
3382 | u32 gtt_offset, | |
3383 | u32 size); | |
9797fbfb | 3384 | |
be6a0376 DV |
3385 | /* i915_gem_shrinker.c */ |
3386 | unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv, | |
14387540 | 3387 | unsigned long target, |
be6a0376 DV |
3388 | unsigned flags); |
3389 | #define I915_SHRINK_PURGEABLE 0x1 | |
3390 | #define I915_SHRINK_UNBOUND 0x2 | |
3391 | #define I915_SHRINK_BOUND 0x4 | |
5763ff04 | 3392 | #define I915_SHRINK_ACTIVE 0x8 |
eae2c43b | 3393 | #define I915_SHRINK_VMAPS 0x10 |
be6a0376 DV |
3394 | unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv); |
3395 | void i915_gem_shrinker_init(struct drm_i915_private *dev_priv); | |
a8a40589 | 3396 | void i915_gem_shrinker_cleanup(struct drm_i915_private *dev_priv); |
be6a0376 DV |
3397 | |
3398 | ||
673a394b | 3399 | /* i915_gem_tiling.c */ |
2c1792a1 | 3400 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 | 3401 | { |
50227e1c | 3402 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
e9b73c67 CW |
3403 | |
3404 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
3405 | obj->tiling_mode != I915_TILING_NONE; | |
3406 | } | |
3407 | ||
673a394b | 3408 | /* i915_gem_debug.c */ |
23bc5982 CW |
3409 | #if WATCH_LISTS |
3410 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 3411 | #else |
23bc5982 | 3412 | #define i915_verify_lists(dev) 0 |
673a394b | 3413 | #endif |
1da177e4 | 3414 | |
2017263e | 3415 | /* i915_debugfs.c */ |
27c202ad BG |
3416 | int i915_debugfs_init(struct drm_minor *minor); |
3417 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
f8c168fa | 3418 | #ifdef CONFIG_DEBUG_FS |
249e87de | 3419 | int i915_debugfs_connector_add(struct drm_connector *connector); |
07144428 DL |
3420 | void intel_display_crc_init(struct drm_device *dev); |
3421 | #else | |
101057fa DV |
3422 | static inline int i915_debugfs_connector_add(struct drm_connector *connector) |
3423 | { return 0; } | |
f8c168fa | 3424 | static inline void intel_display_crc_init(struct drm_device *dev) {} |
07144428 | 3425 | #endif |
84734a04 MK |
3426 | |
3427 | /* i915_gpu_error.c */ | |
edc3d884 MK |
3428 | __printf(2, 3) |
3429 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
3430 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
3431 | const struct i915_error_state_file_priv *error); | |
4dc955f7 | 3432 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
0a4cd7c8 | 3433 | struct drm_i915_private *i915, |
4dc955f7 MK |
3434 | size_t count, loff_t pos); |
3435 | static inline void i915_error_state_buf_release( | |
3436 | struct drm_i915_error_state_buf *eb) | |
3437 | { | |
3438 | kfree(eb->buf); | |
3439 | } | |
c033666a CW |
3440 | void i915_capture_error_state(struct drm_i915_private *dev_priv, |
3441 | u32 engine_mask, | |
58174462 | 3442 | const char *error_msg); |
84734a04 MK |
3443 | void i915_error_state_get(struct drm_device *dev, |
3444 | struct i915_error_state_file_priv *error_priv); | |
3445 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
3446 | void i915_destroy_error_state(struct drm_device *dev); | |
3447 | ||
c033666a | 3448 | void i915_get_extra_instdone(struct drm_i915_private *dev_priv, uint32_t *instdone); |
0a4cd7c8 | 3449 | const char *i915_cache_level_str(struct drm_i915_private *i915, int type); |
2017263e | 3450 | |
351e3db2 | 3451 | /* i915_cmd_parser.c */ |
1ca3712c | 3452 | int i915_cmd_parser_get_version(struct drm_i915_private *dev_priv); |
0bc40be8 TU |
3453 | int i915_cmd_parser_init_ring(struct intel_engine_cs *engine); |
3454 | void i915_cmd_parser_fini_ring(struct intel_engine_cs *engine); | |
3455 | bool i915_needs_cmd_parser(struct intel_engine_cs *engine); | |
3456 | int i915_parse_cmds(struct intel_engine_cs *engine, | |
351e3db2 | 3457 | struct drm_i915_gem_object *batch_obj, |
78a42377 | 3458 | struct drm_i915_gem_object *shadow_batch_obj, |
351e3db2 | 3459 | u32 batch_start_offset, |
b9ffd80e | 3460 | u32 batch_len, |
351e3db2 BV |
3461 | bool is_master); |
3462 | ||
317c35d1 JB |
3463 | /* i915_suspend.c */ |
3464 | extern int i915_save_state(struct drm_device *dev); | |
3465 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 3466 | |
0136db58 BW |
3467 | /* i915_sysfs.c */ |
3468 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
3469 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
3470 | ||
f899fc64 CW |
3471 | /* intel_i2c.c */ |
3472 | extern int intel_setup_gmbus(struct drm_device *dev); | |
3473 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
88ac7939 JN |
3474 | extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv, |
3475 | unsigned int pin); | |
3bd7d909 | 3476 | |
0184df46 JN |
3477 | extern struct i2c_adapter * |
3478 | intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin); | |
e957d772 CW |
3479 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
3480 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 3481 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
3482 | { |
3483 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
3484 | } | |
f899fc64 CW |
3485 | extern void intel_i2c_reset(struct drm_device *dev); |
3486 | ||
8b8e1a89 | 3487 | /* intel_bios.c */ |
98f3a1dc | 3488 | int intel_bios_init(struct drm_i915_private *dev_priv); |
f0067a31 | 3489 | bool intel_bios_is_valid_vbt(const void *buf, size_t size); |
3bdd14d5 | 3490 | bool intel_bios_is_tv_present(struct drm_i915_private *dev_priv); |
5a69d13d | 3491 | bool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin); |
951d9efe | 3492 | bool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port); |
d6199256 | 3493 | bool intel_bios_is_port_dp_dual_mode(struct drm_i915_private *dev_priv, enum port port); |
7137aec1 | 3494 | bool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv, enum port *port); |
d252bf68 SS |
3495 | bool intel_bios_is_port_hpd_inverted(struct drm_i915_private *dev_priv, |
3496 | enum port port); | |
8b8e1a89 | 3497 | |
3b617967 | 3498 | /* intel_opregion.c */ |
44834a67 | 3499 | #ifdef CONFIG_ACPI |
27d50c82 | 3500 | extern int intel_opregion_setup(struct drm_device *dev); |
44834a67 CW |
3501 | extern void intel_opregion_init(struct drm_device *dev); |
3502 | extern void intel_opregion_fini(struct drm_device *dev); | |
91d14251 | 3503 | extern void intel_opregion_asle_intr(struct drm_i915_private *dev_priv); |
9c4b0a68 JN |
3504 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
3505 | bool enable); | |
ecbc5cf3 JN |
3506 | extern int intel_opregion_notify_adapter(struct drm_device *dev, |
3507 | pci_power_t state); | |
a0562819 | 3508 | extern int intel_opregion_get_panel_type(struct drm_device *dev); |
65e082c9 | 3509 | #else |
27d50c82 | 3510 | static inline int intel_opregion_setup(struct drm_device *dev) { return 0; } |
44834a67 CW |
3511 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
3512 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
91d14251 TU |
3513 | static inline void intel_opregion_asle_intr(struct drm_i915_private *dev_priv) |
3514 | { | |
3515 | } | |
9c4b0a68 JN |
3516 | static inline int |
3517 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
3518 | { | |
3519 | return 0; | |
3520 | } | |
ecbc5cf3 JN |
3521 | static inline int |
3522 | intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
3523 | { | |
3524 | return 0; | |
3525 | } | |
a0562819 VS |
3526 | static inline int intel_opregion_get_panel_type(struct drm_device *dev) |
3527 | { | |
3528 | return -ENODEV; | |
3529 | } | |
65e082c9 | 3530 | #endif |
8ee1c3db | 3531 | |
723bfd70 JB |
3532 | /* intel_acpi.c */ |
3533 | #ifdef CONFIG_ACPI | |
3534 | extern void intel_register_dsm_handler(void); | |
3535 | extern void intel_unregister_dsm_handler(void); | |
3536 | #else | |
3537 | static inline void intel_register_dsm_handler(void) { return; } | |
3538 | static inline void intel_unregister_dsm_handler(void) { return; } | |
3539 | #endif /* CONFIG_ACPI */ | |
3540 | ||
79e53945 | 3541 | /* modesetting */ |
f817586c | 3542 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 3543 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 3544 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 3545 | extern void intel_modeset_cleanup(struct drm_device *dev); |
4932e2c3 | 3546 | extern void intel_connector_unregister(struct intel_connector *); |
28d52043 | 3547 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
043e9bda | 3548 | extern void intel_display_resume(struct drm_device *dev); |
44cec740 | 3549 | extern void i915_redisable_vga(struct drm_device *dev); |
04098753 | 3550 | extern void i915_redisable_vga_power_on(struct drm_device *dev); |
91d14251 | 3551 | extern bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val); |
dde86e2d | 3552 | extern void intel_init_pch_refclk(struct drm_device *dev); |
dc97997a | 3553 | extern void intel_set_rps(struct drm_i915_private *dev_priv, u8 val); |
5209b1f4 ID |
3554 | extern void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, |
3555 | bool enable); | |
0206e353 | 3556 | extern void intel_detect_pch(struct drm_device *dev); |
3bad0781 | 3557 | |
c033666a | 3558 | extern bool i915_semaphore_is_enabled(struct drm_i915_private *dev_priv); |
c0c7babc BW |
3559 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
3560 | struct drm_file *file); | |
b6359918 MK |
3561 | int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data, |
3562 | struct drm_file *file); | |
575155a9 | 3563 | |
6ef3d427 | 3564 | /* overlay */ |
c033666a CW |
3565 | extern struct intel_overlay_error_state * |
3566 | intel_overlay_capture_error_state(struct drm_i915_private *dev_priv); | |
edc3d884 MK |
3567 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
3568 | struct intel_overlay_error_state *error); | |
c4a1d9e4 | 3569 | |
c033666a CW |
3570 | extern struct intel_display_error_state * |
3571 | intel_display_capture_error_state(struct drm_i915_private *dev_priv); | |
edc3d884 | 3572 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
3573 | struct drm_device *dev, |
3574 | struct intel_display_error_state *error); | |
6ef3d427 | 3575 | |
151a49d0 TR |
3576 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val); |
3577 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val); | |
59de0813 JN |
3578 | |
3579 | /* intel_sideband.c */ | |
707b6e3d D |
3580 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr); |
3581 | void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val); | |
64936258 | 3582 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); |
dfb19ed2 D |
3583 | u32 vlv_iosf_sb_read(struct drm_i915_private *dev_priv, u8 port, u32 reg); |
3584 | void vlv_iosf_sb_write(struct drm_i915_private *dev_priv, u8 port, u32 reg, u32 val); | |
e9f882a3 JN |
3585 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); |
3586 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3587 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
3588 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
3589 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
3590 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
3591 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
3592 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
3593 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
3594 | enum intel_sbi_destination destination); | |
3595 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
3596 | enum intel_sbi_destination destination); | |
e9fe51c6 SK |
3597 | u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg); |
3598 | void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
0a073b84 | 3599 | |
b7fa22d8 ACO |
3600 | /* intel_dpio_phy.c */ |
3601 | void chv_set_phy_signal_level(struct intel_encoder *encoder, | |
3602 | u32 deemph_reg_value, u32 margin_reg_value, | |
3603 | bool uniq_trans_scale); | |
844b2f9a ACO |
3604 | void chv_data_lane_soft_reset(struct intel_encoder *encoder, |
3605 | bool reset); | |
419b1b7a | 3606 | void chv_phy_pre_pll_enable(struct intel_encoder *encoder); |
e7d2a717 ACO |
3607 | void chv_phy_pre_encoder_enable(struct intel_encoder *encoder); |
3608 | void chv_phy_release_cl2_override(struct intel_encoder *encoder); | |
204970b5 | 3609 | void chv_phy_post_pll_disable(struct intel_encoder *encoder); |
b7fa22d8 | 3610 | |
53d98725 ACO |
3611 | void vlv_set_phy_signal_level(struct intel_encoder *encoder, |
3612 | u32 demph_reg_value, u32 preemph_reg_value, | |
3613 | u32 uniqtranscale_reg_value, u32 tx3_demph); | |
6da2e616 | 3614 | void vlv_phy_pre_pll_enable(struct intel_encoder *encoder); |
5f68c275 | 3615 | void vlv_phy_pre_encoder_enable(struct intel_encoder *encoder); |
0f572ebe | 3616 | void vlv_phy_reset_lanes(struct intel_encoder *encoder); |
53d98725 | 3617 | |
616bc820 VS |
3618 | int intel_gpu_freq(struct drm_i915_private *dev_priv, int val); |
3619 | int intel_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
c8d9a590 | 3620 | |
0b274481 BW |
3621 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
3622 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
3623 | ||
3624 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
3625 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
3626 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
3627 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
3628 | ||
3629 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
3630 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
3631 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
3632 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
3633 | ||
698b3135 CW |
3634 | /* Be very careful with read/write 64-bit values. On 32-bit machines, they |
3635 | * will be implemented using 2 32-bit writes in an arbitrary order with | |
3636 | * an arbitrary delay between them. This can cause the hardware to | |
3637 | * act upon the intermediate value, possibly leading to corruption and | |
3638 | * machine death. You have been warned. | |
3639 | */ | |
0b274481 BW |
3640 | #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true) |
3641 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) | |
cae5852d | 3642 | |
50877445 | 3643 | #define I915_READ64_2x32(lower_reg, upper_reg) ({ \ |
acd29f7b CW |
3644 | u32 upper, lower, old_upper, loop = 0; \ |
3645 | upper = I915_READ(upper_reg); \ | |
ee0a227b | 3646 | do { \ |
acd29f7b | 3647 | old_upper = upper; \ |
ee0a227b | 3648 | lower = I915_READ(lower_reg); \ |
acd29f7b CW |
3649 | upper = I915_READ(upper_reg); \ |
3650 | } while (upper != old_upper && loop++ < 2); \ | |
ee0a227b | 3651 | (u64)upper << 32 | lower; }) |
50877445 | 3652 | |
cae5852d ZN |
3653 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
3654 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
3655 | ||
75aa3f63 VS |
3656 | #define __raw_read(x, s) \ |
3657 | static inline uint##x##_t __raw_i915_read##x(struct drm_i915_private *dev_priv, \ | |
f0f59a00 | 3658 | i915_reg_t reg) \ |
75aa3f63 | 3659 | { \ |
f0f59a00 | 3660 | return read##s(dev_priv->regs + i915_mmio_reg_offset(reg)); \ |
75aa3f63 VS |
3661 | } |
3662 | ||
3663 | #define __raw_write(x, s) \ | |
3664 | static inline void __raw_i915_write##x(struct drm_i915_private *dev_priv, \ | |
f0f59a00 | 3665 | i915_reg_t reg, uint##x##_t val) \ |
75aa3f63 | 3666 | { \ |
f0f59a00 | 3667 | write##s(val, dev_priv->regs + i915_mmio_reg_offset(reg)); \ |
75aa3f63 VS |
3668 | } |
3669 | __raw_read(8, b) | |
3670 | __raw_read(16, w) | |
3671 | __raw_read(32, l) | |
3672 | __raw_read(64, q) | |
3673 | ||
3674 | __raw_write(8, b) | |
3675 | __raw_write(16, w) | |
3676 | __raw_write(32, l) | |
3677 | __raw_write(64, q) | |
3678 | ||
3679 | #undef __raw_read | |
3680 | #undef __raw_write | |
3681 | ||
a6111f7b CW |
3682 | /* These are untraced mmio-accessors that are only valid to be used inside |
3683 | * criticial sections inside IRQ handlers where forcewake is explicitly | |
3684 | * controlled. | |
3685 | * Think twice, and think again, before using these. | |
3686 | * Note: Should only be used between intel_uncore_forcewake_irqlock() and | |
3687 | * intel_uncore_forcewake_irqunlock(). | |
3688 | */ | |
75aa3f63 VS |
3689 | #define I915_READ_FW(reg__) __raw_i915_read32(dev_priv, (reg__)) |
3690 | #define I915_WRITE_FW(reg__, val__) __raw_i915_write32(dev_priv, (reg__), (val__)) | |
a6111f7b CW |
3691 | #define POSTING_READ_FW(reg__) (void)I915_READ_FW(reg__) |
3692 | ||
55bc60db VS |
3693 | /* "Broadcast RGB" property */ |
3694 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
3695 | #define INTEL_BROADCAST_RGB_FULL 1 | |
3696 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 3697 | |
f0f59a00 | 3698 | static inline i915_reg_t i915_vgacntrl_reg(struct drm_device *dev) |
766aa1c4 | 3699 | { |
666a4537 | 3700 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
766aa1c4 | 3701 | return VLV_VGACNTRL; |
92e23b99 SJ |
3702 | else if (INTEL_INFO(dev)->gen >= 5) |
3703 | return CPU_VGACNTRL; | |
766aa1c4 VS |
3704 | else |
3705 | return VGACNTRL; | |
3706 | } | |
3707 | ||
2bb4629a VS |
3708 | static inline void __user *to_user_ptr(u64 address) |
3709 | { | |
3710 | return (void __user *)(uintptr_t)address; | |
3711 | } | |
3712 | ||
df97729f ID |
3713 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
3714 | { | |
3715 | unsigned long j = msecs_to_jiffies(m); | |
3716 | ||
3717 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3718 | } | |
3719 | ||
7bd0e226 DV |
3720 | static inline unsigned long nsecs_to_jiffies_timeout(const u64 n) |
3721 | { | |
3722 | return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1); | |
3723 | } | |
3724 | ||
df97729f ID |
3725 | static inline unsigned long |
3726 | timespec_to_jiffies_timeout(const struct timespec *value) | |
3727 | { | |
3728 | unsigned long j = timespec_to_jiffies(value); | |
3729 | ||
3730 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3731 | } | |
3732 | ||
dce56b3c PZ |
3733 | /* |
3734 | * If you need to wait X milliseconds between events A and B, but event B | |
3735 | * doesn't happen exactly after event A, you record the timestamp (jiffies) of | |
3736 | * when event A happened, then just before event B you call this function and | |
3737 | * pass the timestamp as the first argument, and X as the second argument. | |
3738 | */ | |
3739 | static inline void | |
3740 | wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms) | |
3741 | { | |
ec5e0cfb | 3742 | unsigned long target_jiffies, tmp_jiffies, remaining_jiffies; |
dce56b3c PZ |
3743 | |
3744 | /* | |
3745 | * Don't re-read the value of "jiffies" every time since it may change | |
3746 | * behind our back and break the math. | |
3747 | */ | |
3748 | tmp_jiffies = jiffies; | |
3749 | target_jiffies = timestamp_jiffies + | |
3750 | msecs_to_jiffies_timeout(to_wait_ms); | |
3751 | ||
3752 | if (time_after(target_jiffies, tmp_jiffies)) { | |
ec5e0cfb ID |
3753 | remaining_jiffies = target_jiffies - tmp_jiffies; |
3754 | while (remaining_jiffies) | |
3755 | remaining_jiffies = | |
3756 | schedule_timeout_uninterruptible(remaining_jiffies); | |
dce56b3c PZ |
3757 | } |
3758 | } | |
3759 | ||
0bc40be8 | 3760 | static inline void i915_trace_irq_get(struct intel_engine_cs *engine, |
581c26e8 JH |
3761 | struct drm_i915_gem_request *req) |
3762 | { | |
0bc40be8 TU |
3763 | if (engine->trace_irq_req == NULL && engine->irq_get(engine)) |
3764 | i915_gem_request_assign(&engine->trace_irq_req, req); | |
581c26e8 JH |
3765 | } |
3766 | ||
1da177e4 | 3767 | #endif |