Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
0839ccb8 | 35 | #include <linux/io-mapping.h> |
585fb111 | 36 | |
1da177e4 LT |
37 | /* General customization: |
38 | */ | |
39 | ||
40 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
41 | ||
42 | #define DRIVER_NAME "i915" | |
43 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 44 | #define DRIVER_DATE "20080730" |
1da177e4 | 45 | |
317c35d1 JB |
46 | enum pipe { |
47 | PIPE_A = 0, | |
48 | PIPE_B, | |
49 | }; | |
50 | ||
52440211 KP |
51 | #define I915_NUM_PIPE 2 |
52 | ||
1da177e4 LT |
53 | /* Interface history: |
54 | * | |
55 | * 1.1: Original. | |
0d6aa60b DA |
56 | * 1.2: Add Power Management |
57 | * 1.3: Add vblank support | |
de227f5f | 58 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 59 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
60 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
61 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
62 | */ |
63 | #define DRIVER_MAJOR 1 | |
2228ed67 | 64 | #define DRIVER_MINOR 6 |
1da177e4 LT |
65 | #define DRIVER_PATCHLEVEL 0 |
66 | ||
673a394b EA |
67 | #define WATCH_COHERENCY 0 |
68 | #define WATCH_BUF 0 | |
69 | #define WATCH_EXEC 0 | |
70 | #define WATCH_LRU 0 | |
71 | #define WATCH_RELOC 0 | |
72 | #define WATCH_INACTIVE 0 | |
73 | #define WATCH_PWRITE 0 | |
74 | ||
71acb5eb DA |
75 | #define I915_GEM_PHYS_CURSOR_0 1 |
76 | #define I915_GEM_PHYS_CURSOR_1 2 | |
77 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
78 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
79 | ||
80 | struct drm_i915_gem_phys_object { | |
81 | int id; | |
82 | struct page **page_list; | |
83 | drm_dma_handle_t *handle; | |
84 | struct drm_gem_object *cur_obj; | |
85 | }; | |
86 | ||
1da177e4 LT |
87 | typedef struct _drm_i915_ring_buffer { |
88 | int tail_mask; | |
1da177e4 LT |
89 | unsigned long Size; |
90 | u8 *virtual_start; | |
91 | int head; | |
92 | int tail; | |
93 | int space; | |
94 | drm_local_map_t map; | |
673a394b | 95 | struct drm_gem_object *ring_obj; |
1da177e4 LT |
96 | } drm_i915_ring_buffer_t; |
97 | ||
98 | struct mem_block { | |
99 | struct mem_block *next; | |
100 | struct mem_block *prev; | |
101 | int start; | |
102 | int size; | |
6c340eac | 103 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
104 | }; |
105 | ||
0a3e67a4 JB |
106 | struct opregion_header; |
107 | struct opregion_acpi; | |
108 | struct opregion_swsci; | |
109 | struct opregion_asle; | |
110 | ||
8ee1c3db MG |
111 | struct intel_opregion { |
112 | struct opregion_header *header; | |
113 | struct opregion_acpi *acpi; | |
114 | struct opregion_swsci *swsci; | |
115 | struct opregion_asle *asle; | |
116 | int enabled; | |
117 | }; | |
118 | ||
7c1c2871 DA |
119 | struct drm_i915_master_private { |
120 | drm_local_map_t *sarea; | |
121 | struct _drm_i915_sarea *sarea_priv; | |
122 | }; | |
de151cf6 JB |
123 | #define I915_FENCE_REG_NONE -1 |
124 | ||
125 | struct drm_i915_fence_reg { | |
126 | struct drm_gem_object *obj; | |
127 | }; | |
7c1c2871 | 128 | |
9b9d172d | 129 | struct sdvo_device_mapping { |
130 | u8 dvo_port; | |
131 | u8 slave_addr; | |
132 | u8 dvo_wiring; | |
133 | u8 initialized; | |
134 | }; | |
135 | ||
63eeaf38 JB |
136 | struct drm_i915_error_state { |
137 | u32 eir; | |
138 | u32 pgtbl_er; | |
139 | u32 pipeastat; | |
140 | u32 pipebstat; | |
141 | u32 ipeir; | |
142 | u32 ipehr; | |
143 | u32 instdone; | |
144 | u32 acthd; | |
145 | u32 instpm; | |
146 | u32 instps; | |
147 | u32 instdone1; | |
148 | u32 seqno; | |
149 | struct timeval time; | |
150 | }; | |
151 | ||
1da177e4 | 152 | typedef struct drm_i915_private { |
673a394b EA |
153 | struct drm_device *dev; |
154 | ||
ac5c4e76 DA |
155 | int has_gem; |
156 | ||
3043c60c | 157 | void __iomem *regs; |
1da177e4 | 158 | |
1da177e4 LT |
159 | drm_i915_ring_buffer_t ring; |
160 | ||
9c8da5eb | 161 | drm_dma_handle_t *status_page_dmah; |
1da177e4 | 162 | void *hw_status_page; |
1da177e4 | 163 | dma_addr_t dma_status_page; |
0a3e67a4 | 164 | uint32_t counter; |
dc7a9319 WZ |
165 | unsigned int status_gfx_addr; |
166 | drm_local_map_t hws_map; | |
673a394b | 167 | struct drm_gem_object *hws_obj; |
1da177e4 | 168 | |
d7658989 JB |
169 | struct resource mch_res; |
170 | ||
a6b54f3f | 171 | unsigned int cpp; |
1da177e4 LT |
172 | int back_offset; |
173 | int front_offset; | |
174 | int current_page; | |
175 | int page_flipping; | |
1da177e4 LT |
176 | |
177 | wait_queue_head_t irq_queue; | |
178 | atomic_t irq_received; | |
ed4cb414 EA |
179 | /** Protects user_irq_refcount and irq_mask_reg */ |
180 | spinlock_t user_irq_lock; | |
181 | /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */ | |
182 | int user_irq_refcount; | |
183 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
184 | u32 irq_mask_reg; | |
7c463586 | 185 | u32 pipestat[2]; |
036a4a7d ZW |
186 | /** splitted irq regs for graphics and display engine on IGDNG, |
187 | irq_mask_reg is still used for display irq. */ | |
188 | u32 gt_irq_mask_reg; | |
189 | u32 gt_irq_enable_reg; | |
190 | u32 de_irq_enable_reg; | |
1da177e4 | 191 | |
5ca58282 JB |
192 | u32 hotplug_supported_mask; |
193 | struct work_struct hotplug_work; | |
194 | ||
1da177e4 LT |
195 | int tex_lru_log_granularity; |
196 | int allow_batchbuffer; | |
197 | struct mem_block *agp_heap; | |
0d6aa60b | 198 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
702880f2 | 199 | int vblank_pipe; |
a6b54f3f | 200 | |
79e53945 JB |
201 | bool cursor_needs_physical; |
202 | ||
203 | struct drm_mm vram; | |
204 | ||
205 | int irq_enabled; | |
206 | ||
8ee1c3db MG |
207 | struct intel_opregion opregion; |
208 | ||
79e53945 JB |
209 | /* LVDS info */ |
210 | int backlight_duty_cycle; /* restore backlight to this value */ | |
211 | bool panel_wants_dither; | |
212 | struct drm_display_mode *panel_fixed_mode; | |
88631706 ML |
213 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
214 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
215 | |
216 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
217 | unsigned int int_tv_support:1; |
218 | unsigned int lvds_dither:1; | |
219 | unsigned int lvds_vbt:1; | |
220 | unsigned int int_crt_support:1; | |
43565a06 | 221 | unsigned int lvds_use_ssc:1; |
32f9d658 | 222 | unsigned int edp_support:1; |
43565a06 | 223 | int lvds_ssc_freq; |
79e53945 | 224 | |
de151cf6 JB |
225 | struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */ |
226 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
227 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
228 | ||
7662c8bd SL |
229 | unsigned int fsb_freq, mem_freq; |
230 | ||
63eeaf38 JB |
231 | spinlock_t error_lock; |
232 | struct drm_i915_error_state *first_error; | |
8a905236 | 233 | struct work_struct error_work; |
9c9fe1f8 | 234 | struct workqueue_struct *wq; |
63eeaf38 | 235 | |
ba8bbcf6 JB |
236 | /* Register state */ |
237 | u8 saveLBB; | |
238 | u32 saveDSPACNTR; | |
239 | u32 saveDSPBCNTR; | |
e948e994 | 240 | u32 saveDSPARB; |
881ee988 | 241 | u32 saveRENDERSTANDBY; |
461cba2d | 242 | u32 saveHWS; |
ba8bbcf6 JB |
243 | u32 savePIPEACONF; |
244 | u32 savePIPEBCONF; | |
245 | u32 savePIPEASRC; | |
246 | u32 savePIPEBSRC; | |
247 | u32 saveFPA0; | |
248 | u32 saveFPA1; | |
249 | u32 saveDPLL_A; | |
250 | u32 saveDPLL_A_MD; | |
251 | u32 saveHTOTAL_A; | |
252 | u32 saveHBLANK_A; | |
253 | u32 saveHSYNC_A; | |
254 | u32 saveVTOTAL_A; | |
255 | u32 saveVBLANK_A; | |
256 | u32 saveVSYNC_A; | |
257 | u32 saveBCLRPAT_A; | |
0da3ea12 | 258 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
259 | u32 saveDSPASTRIDE; |
260 | u32 saveDSPASIZE; | |
261 | u32 saveDSPAPOS; | |
585fb111 | 262 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
263 | u32 saveDSPASURF; |
264 | u32 saveDSPATILEOFF; | |
265 | u32 savePFIT_PGM_RATIOS; | |
266 | u32 saveBLC_PWM_CTL; | |
267 | u32 saveBLC_PWM_CTL2; | |
268 | u32 saveFPB0; | |
269 | u32 saveFPB1; | |
270 | u32 saveDPLL_B; | |
271 | u32 saveDPLL_B_MD; | |
272 | u32 saveHTOTAL_B; | |
273 | u32 saveHBLANK_B; | |
274 | u32 saveHSYNC_B; | |
275 | u32 saveVTOTAL_B; | |
276 | u32 saveVBLANK_B; | |
277 | u32 saveVSYNC_B; | |
278 | u32 saveBCLRPAT_B; | |
0da3ea12 | 279 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
280 | u32 saveDSPBSTRIDE; |
281 | u32 saveDSPBSIZE; | |
282 | u32 saveDSPBPOS; | |
585fb111 | 283 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
284 | u32 saveDSPBSURF; |
285 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
286 | u32 saveVGA0; |
287 | u32 saveVGA1; | |
288 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
289 | u32 saveVGACNTRL; |
290 | u32 saveADPA; | |
291 | u32 saveLVDS; | |
585fb111 JB |
292 | u32 savePP_ON_DELAYS; |
293 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
294 | u32 saveDVOA; |
295 | u32 saveDVOB; | |
296 | u32 saveDVOC; | |
297 | u32 savePP_ON; | |
298 | u32 savePP_OFF; | |
299 | u32 savePP_CONTROL; | |
585fb111 | 300 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
301 | u32 savePFIT_CONTROL; |
302 | u32 save_palette_a[256]; | |
303 | u32 save_palette_b[256]; | |
304 | u32 saveFBC_CFB_BASE; | |
305 | u32 saveFBC_LL_BASE; | |
306 | u32 saveFBC_CONTROL; | |
307 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
308 | u32 saveIER; |
309 | u32 saveIIR; | |
310 | u32 saveIMR; | |
1f84e550 | 311 | u32 saveCACHE_MODE_0; |
e948e994 | 312 | u32 saveD_STATE; |
585fb111 | 313 | u32 saveCG_2D_DIS; |
1f84e550 | 314 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
315 | u32 saveSWF0[16]; |
316 | u32 saveSWF1[16]; | |
317 | u32 saveSWF2[3]; | |
318 | u8 saveMSR; | |
319 | u8 saveSR[8]; | |
123f794f | 320 | u8 saveGR[25]; |
ba8bbcf6 | 321 | u8 saveAR_INDEX; |
a59e122a | 322 | u8 saveAR[21]; |
ba8bbcf6 | 323 | u8 saveDACMASK; |
a59e122a | 324 | u8 saveCR[37]; |
79f11c19 | 325 | uint64_t saveFENCE[16]; |
1fd1c624 EA |
326 | u32 saveCURACNTR; |
327 | u32 saveCURAPOS; | |
328 | u32 saveCURABASE; | |
329 | u32 saveCURBCNTR; | |
330 | u32 saveCURBPOS; | |
331 | u32 saveCURBBASE; | |
332 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
333 | u32 saveDP_B; |
334 | u32 saveDP_C; | |
335 | u32 saveDP_D; | |
336 | u32 savePIPEA_GMCH_DATA_M; | |
337 | u32 savePIPEB_GMCH_DATA_M; | |
338 | u32 savePIPEA_GMCH_DATA_N; | |
339 | u32 savePIPEB_GMCH_DATA_N; | |
340 | u32 savePIPEA_DP_LINK_M; | |
341 | u32 savePIPEB_DP_LINK_M; | |
342 | u32 savePIPEA_DP_LINK_N; | |
343 | u32 savePIPEB_DP_LINK_N; | |
673a394b EA |
344 | |
345 | struct { | |
346 | struct drm_mm gtt_space; | |
347 | ||
0839ccb8 | 348 | struct io_mapping *gtt_mapping; |
ab657db1 | 349 | int gtt_mtrr; |
0839ccb8 | 350 | |
673a394b EA |
351 | /** |
352 | * List of objects currently involved in rendering from the | |
353 | * ringbuffer. | |
354 | * | |
ce44b0ea EA |
355 | * Includes buffers having the contents of their GPU caches |
356 | * flushed, not necessarily primitives. last_rendering_seqno | |
357 | * represents when the rendering involved will be completed. | |
358 | * | |
673a394b EA |
359 | * A reference is held on the buffer while on this list. |
360 | */ | |
5e118f41 | 361 | spinlock_t active_list_lock; |
673a394b EA |
362 | struct list_head active_list; |
363 | ||
364 | /** | |
365 | * List of objects which are not in the ringbuffer but which | |
366 | * still have a write_domain which needs to be flushed before | |
367 | * unbinding. | |
368 | * | |
ce44b0ea EA |
369 | * last_rendering_seqno is 0 while an object is in this list. |
370 | * | |
673a394b EA |
371 | * A reference is held on the buffer while on this list. |
372 | */ | |
373 | struct list_head flushing_list; | |
374 | ||
375 | /** | |
376 | * LRU list of objects which are not in the ringbuffer and | |
377 | * are ready to unbind, but are still in the GTT. | |
378 | * | |
ce44b0ea EA |
379 | * last_rendering_seqno is 0 while an object is in this list. |
380 | * | |
673a394b EA |
381 | * A reference is not held on the buffer while on this list, |
382 | * as merely being GTT-bound shouldn't prevent its being | |
383 | * freed, and we'll pull it off the list in the free path. | |
384 | */ | |
385 | struct list_head inactive_list; | |
386 | ||
387 | /** | |
388 | * List of breadcrumbs associated with GPU requests currently | |
389 | * outstanding. | |
390 | */ | |
391 | struct list_head request_list; | |
392 | ||
393 | /** | |
394 | * We leave the user IRQ off as much as possible, | |
395 | * but this means that requests will finish and never | |
396 | * be retired once the system goes idle. Set a timer to | |
397 | * fire periodically while the ring is running. When it | |
398 | * fires, go retire requests. | |
399 | */ | |
400 | struct delayed_work retire_work; | |
401 | ||
402 | uint32_t next_gem_seqno; | |
403 | ||
404 | /** | |
405 | * Waiting sequence number, if any | |
406 | */ | |
407 | uint32_t waiting_gem_seqno; | |
408 | ||
409 | /** | |
410 | * Last seq seen at irq time | |
411 | */ | |
412 | uint32_t irq_gem_seqno; | |
413 | ||
414 | /** | |
415 | * Flag if the X Server, and thus DRM, is not currently in | |
416 | * control of the device. | |
417 | * | |
418 | * This is set between LeaveVT and EnterVT. It needs to be | |
419 | * replaced with a semaphore. It also needs to be | |
420 | * transitioned away from for kernel modesetting. | |
421 | */ | |
422 | int suspended; | |
423 | ||
424 | /** | |
425 | * Flag if the hardware appears to be wedged. | |
426 | * | |
427 | * This is set when attempts to idle the device timeout. | |
428 | * It prevents command submission from occuring and makes | |
429 | * every pending request fail | |
430 | */ | |
431 | int wedged; | |
432 | ||
433 | /** Bit 6 swizzling required for X tiling */ | |
434 | uint32_t bit_6_swizzle_x; | |
435 | /** Bit 6 swizzling required for Y tiling */ | |
436 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
437 | |
438 | /* storage for physical objects */ | |
439 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
673a394b | 440 | } mm; |
9b9d172d | 441 | struct sdvo_device_mapping sdvo_mappings[2]; |
1da177e4 LT |
442 | } drm_i915_private_t; |
443 | ||
673a394b EA |
444 | /** driver private structure attached to each drm_gem_object */ |
445 | struct drm_i915_gem_object { | |
446 | struct drm_gem_object *obj; | |
447 | ||
448 | /** Current space allocated to this object in the GTT, if any. */ | |
449 | struct drm_mm_node *gtt_space; | |
450 | ||
451 | /** This object's place on the active/flushing/inactive lists */ | |
452 | struct list_head list; | |
453 | ||
454 | /** | |
455 | * This is set if the object is on the active or flushing lists | |
456 | * (has pending rendering), and is not set if it's on inactive (ready | |
457 | * to be unbound). | |
458 | */ | |
459 | int active; | |
460 | ||
461 | /** | |
462 | * This is set if the object has been written to since last bound | |
463 | * to the GTT | |
464 | */ | |
465 | int dirty; | |
466 | ||
467 | /** AGP memory structure for our GTT binding. */ | |
468 | DRM_AGP_MEM *agp_mem; | |
469 | ||
856fa198 EA |
470 | struct page **pages; |
471 | int pages_refcount; | |
673a394b EA |
472 | |
473 | /** | |
474 | * Current offset of the object in GTT space. | |
475 | * | |
476 | * This is the same as gtt_space->start | |
477 | */ | |
478 | uint32_t gtt_offset; | |
de151cf6 JB |
479 | /** |
480 | * Required alignment for the object | |
481 | */ | |
482 | uint32_t gtt_alignment; | |
483 | /** | |
484 | * Fake offset for use by mmap(2) | |
485 | */ | |
486 | uint64_t mmap_offset; | |
487 | ||
488 | /** | |
489 | * Fence register bits (if any) for this object. Will be set | |
490 | * as needed when mapped into the GTT. | |
491 | * Protected by dev->struct_mutex. | |
492 | */ | |
493 | int fence_reg; | |
673a394b | 494 | |
673a394b EA |
495 | /** How many users have pinned this object in GTT space */ |
496 | int pin_count; | |
497 | ||
498 | /** Breadcrumb of last rendering to the buffer. */ | |
499 | uint32_t last_rendering_seqno; | |
500 | ||
501 | /** Current tiling mode for the object. */ | |
502 | uint32_t tiling_mode; | |
de151cf6 | 503 | uint32_t stride; |
673a394b | 504 | |
280b713b EA |
505 | /** Record of address bit 17 of each page at last unbind. */ |
506 | long *bit_17; | |
507 | ||
ba1eb1d8 KP |
508 | /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */ |
509 | uint32_t agp_type; | |
510 | ||
673a394b | 511 | /** |
e47c68e9 EA |
512 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
513 | * flags which individual pages are valid. | |
673a394b EA |
514 | */ |
515 | uint8_t *page_cpu_valid; | |
79e53945 JB |
516 | |
517 | /** User space pin count and filp owning the pin */ | |
518 | uint32_t user_pin_count; | |
519 | struct drm_file *pin_filp; | |
71acb5eb DA |
520 | |
521 | /** for phy allocated objects */ | |
522 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da KH |
523 | |
524 | /** | |
525 | * Used for checking the object doesn't appear more than once | |
526 | * in an execbuffer object list. | |
527 | */ | |
528 | int in_execbuffer; | |
673a394b EA |
529 | }; |
530 | ||
531 | /** | |
532 | * Request queue structure. | |
533 | * | |
534 | * The request queue allows us to note sequence numbers that have been emitted | |
535 | * and may be associated with active buffers to be retired. | |
536 | * | |
537 | * By keeping this list, we can avoid having to do questionable | |
538 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
539 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
540 | */ | |
541 | struct drm_i915_gem_request { | |
542 | /** GEM sequence number associated with this request. */ | |
543 | uint32_t seqno; | |
544 | ||
545 | /** Time at which this request was emitted, in jiffies. */ | |
546 | unsigned long emitted_jiffies; | |
547 | ||
b962442e | 548 | /** global list entry for this request */ |
673a394b | 549 | struct list_head list; |
b962442e EA |
550 | |
551 | /** file_priv list entry for this request */ | |
552 | struct list_head client_list; | |
673a394b EA |
553 | }; |
554 | ||
555 | struct drm_i915_file_private { | |
556 | struct { | |
b962442e | 557 | struct list_head request_list; |
673a394b EA |
558 | } mm; |
559 | }; | |
560 | ||
79e53945 JB |
561 | enum intel_chip_family { |
562 | CHIP_I8XX = 0x01, | |
563 | CHIP_I9XX = 0x02, | |
564 | CHIP_I915 = 0x04, | |
565 | CHIP_I965 = 0x08, | |
566 | }; | |
567 | ||
c153f45f | 568 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 569 | extern int i915_max_ioctl; |
79e53945 | 570 | extern unsigned int i915_fbpercrtc; |
b3a83639 | 571 | |
7c1c2871 DA |
572 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
573 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
574 | ||
1da177e4 | 575 | /* i915_dma.c */ |
84b1fd10 | 576 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 577 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 578 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 579 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 580 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
581 | extern void i915_driver_preclose(struct drm_device *dev, |
582 | struct drm_file *file_priv); | |
673a394b EA |
583 | extern void i915_driver_postclose(struct drm_device *dev, |
584 | struct drm_file *file_priv); | |
84b1fd10 | 585 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
0d6aa60b DA |
586 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
587 | unsigned long arg); | |
673a394b | 588 | extern int i915_emit_box(struct drm_device *dev, |
201361a5 | 589 | struct drm_clip_rect *boxes, |
673a394b | 590 | int i, int DR1, int DR4); |
af6061af | 591 | |
1da177e4 | 592 | /* i915_irq.c */ |
c153f45f EA |
593 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
594 | struct drm_file *file_priv); | |
595 | extern int i915_irq_wait(struct drm_device *dev, void *data, | |
596 | struct drm_file *file_priv); | |
673a394b EA |
597 | void i915_user_irq_get(struct drm_device *dev); |
598 | void i915_user_irq_put(struct drm_device *dev); | |
79e53945 | 599 | extern void i915_enable_interrupt (struct drm_device *dev); |
1da177e4 LT |
600 | |
601 | extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS); | |
84b1fd10 | 602 | extern void i915_driver_irq_preinstall(struct drm_device * dev); |
0a3e67a4 | 603 | extern int i915_driver_irq_postinstall(struct drm_device *dev); |
84b1fd10 | 604 | extern void i915_driver_irq_uninstall(struct drm_device * dev); |
c153f45f EA |
605 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
606 | struct drm_file *file_priv); | |
607 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, | |
608 | struct drm_file *file_priv); | |
0a3e67a4 JB |
609 | extern int i915_enable_vblank(struct drm_device *dev, int crtc); |
610 | extern void i915_disable_vblank(struct drm_device *dev, int crtc); | |
611 | extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc); | |
9880b7a5 | 612 | extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc); |
c153f45f EA |
613 | extern int i915_vblank_swap(struct drm_device *dev, void *data, |
614 | struct drm_file *file_priv); | |
8ee1c3db | 615 | extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask); |
1da177e4 | 616 | |
7c463586 KP |
617 | void |
618 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
619 | ||
620 | void | |
621 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
622 | ||
623 | ||
1da177e4 | 624 | /* i915_mem.c */ |
c153f45f EA |
625 | extern int i915_mem_alloc(struct drm_device *dev, void *data, |
626 | struct drm_file *file_priv); | |
627 | extern int i915_mem_free(struct drm_device *dev, void *data, | |
628 | struct drm_file *file_priv); | |
629 | extern int i915_mem_init_heap(struct drm_device *dev, void *data, | |
630 | struct drm_file *file_priv); | |
631 | extern int i915_mem_destroy_heap(struct drm_device *dev, void *data, | |
632 | struct drm_file *file_priv); | |
1da177e4 | 633 | extern void i915_mem_takedown(struct mem_block **heap); |
84b1fd10 | 634 | extern void i915_mem_release(struct drm_device * dev, |
6c340eac | 635 | struct drm_file *file_priv, struct mem_block *heap); |
673a394b EA |
636 | /* i915_gem.c */ |
637 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
638 | struct drm_file *file_priv); | |
639 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
640 | struct drm_file *file_priv); | |
641 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
642 | struct drm_file *file_priv); | |
643 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
644 | struct drm_file *file_priv); | |
645 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
646 | struct drm_file *file_priv); | |
de151cf6 JB |
647 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
648 | struct drm_file *file_priv); | |
673a394b EA |
649 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
650 | struct drm_file *file_priv); | |
651 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
652 | struct drm_file *file_priv); | |
653 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
654 | struct drm_file *file_priv); | |
655 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, | |
656 | struct drm_file *file_priv); | |
657 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
658 | struct drm_file *file_priv); | |
659 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
660 | struct drm_file *file_priv); | |
661 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
662 | struct drm_file *file_priv); | |
663 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, | |
664 | struct drm_file *file_priv); | |
665 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
666 | struct drm_file *file_priv); | |
667 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
668 | struct drm_file *file_priv); | |
669 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
670 | struct drm_file *file_priv); | |
5a125c3c EA |
671 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
672 | struct drm_file *file_priv); | |
673a394b | 673 | void i915_gem_load(struct drm_device *dev); |
673a394b EA |
674 | int i915_gem_init_object(struct drm_gem_object *obj); |
675 | void i915_gem_free_object(struct drm_gem_object *obj); | |
676 | int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment); | |
677 | void i915_gem_object_unpin(struct drm_gem_object *obj); | |
0f973f27 | 678 | int i915_gem_object_unbind(struct drm_gem_object *obj); |
d05ca301 | 679 | void i915_gem_release_mmap(struct drm_gem_object *obj); |
673a394b EA |
680 | void i915_gem_lastclose(struct drm_device *dev); |
681 | uint32_t i915_get_gem_seqno(struct drm_device *dev); | |
8c4b8c3f | 682 | int i915_gem_object_get_fence_reg(struct drm_gem_object *obj); |
52dc7d32 | 683 | int i915_gem_object_put_fence_reg(struct drm_gem_object *obj); |
673a394b EA |
684 | void i915_gem_retire_requests(struct drm_device *dev); |
685 | void i915_gem_retire_work_handler(struct work_struct *work); | |
686 | void i915_gem_clflush_object(struct drm_gem_object *obj); | |
79e53945 JB |
687 | int i915_gem_object_set_domain(struct drm_gem_object *obj, |
688 | uint32_t read_domains, | |
689 | uint32_t write_domain); | |
690 | int i915_gem_init_ringbuffer(struct drm_device *dev); | |
691 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); | |
692 | int i915_gem_do_init(struct drm_device *dev, unsigned long start, | |
693 | unsigned long end); | |
5669fcac | 694 | int i915_gem_idle(struct drm_device *dev); |
de151cf6 | 695 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
79e53945 JB |
696 | int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj, |
697 | int write); | |
71acb5eb DA |
698 | int i915_gem_attach_phys_object(struct drm_device *dev, |
699 | struct drm_gem_object *obj, int id); | |
700 | void i915_gem_detach_phys_object(struct drm_device *dev, | |
701 | struct drm_gem_object *obj); | |
702 | void i915_gem_free_all_phys_object(struct drm_device *dev); | |
6911a9b8 BG |
703 | int i915_gem_object_get_pages(struct drm_gem_object *obj); |
704 | void i915_gem_object_put_pages(struct drm_gem_object *obj); | |
1fd1c624 | 705 | void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv); |
673a394b EA |
706 | |
707 | /* i915_gem_tiling.c */ | |
708 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
280b713b EA |
709 | void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj); |
710 | void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj); | |
673a394b EA |
711 | |
712 | /* i915_gem_debug.c */ | |
713 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
714 | const char *where, uint32_t mark); | |
715 | #if WATCH_INACTIVE | |
716 | void i915_verify_inactive(struct drm_device *dev, char *file, int line); | |
717 | #else | |
718 | #define i915_verify_inactive(dev, file, line) | |
719 | #endif | |
720 | void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle); | |
721 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
722 | const char *where, uint32_t mark); | |
723 | void i915_dump_lru(struct drm_device *dev, const char *where); | |
1da177e4 | 724 | |
2017263e BG |
725 | /* i915_debugfs.c */ |
726 | int i915_gem_debugfs_init(struct drm_minor *minor); | |
727 | void i915_gem_debugfs_cleanup(struct drm_minor *minor); | |
728 | ||
317c35d1 JB |
729 | /* i915_suspend.c */ |
730 | extern int i915_save_state(struct drm_device *dev); | |
731 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
732 | |
733 | /* i915_suspend.c */ | |
734 | extern int i915_save_state(struct drm_device *dev); | |
735 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 736 | |
65e082c9 | 737 | #ifdef CONFIG_ACPI |
8ee1c3db | 738 | /* i915_opregion.c */ |
74a365b3 | 739 | extern int intel_opregion_init(struct drm_device *dev, int resume); |
3b1c1c11 | 740 | extern void intel_opregion_free(struct drm_device *dev, int suspend); |
8ee1c3db MG |
741 | extern void opregion_asle_intr(struct drm_device *dev); |
742 | extern void opregion_enable_asle(struct drm_device *dev); | |
65e082c9 | 743 | #else |
03ae61dd | 744 | static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; } |
3b1c1c11 | 745 | static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; } |
65e082c9 LB |
746 | static inline void opregion_asle_intr(struct drm_device *dev) { return; } |
747 | static inline void opregion_enable_asle(struct drm_device *dev) { return; } | |
748 | #endif | |
8ee1c3db | 749 | |
79e53945 JB |
750 | /* modesetting */ |
751 | extern void intel_modeset_init(struct drm_device *dev); | |
752 | extern void intel_modeset_cleanup(struct drm_device *dev); | |
753 | ||
546b0974 EA |
754 | /** |
755 | * Lock test for when it's just for synchronization of ring access. | |
756 | * | |
757 | * In that case, we don't need to do it when GEM is initialized as nobody else | |
758 | * has access to the ring. | |
759 | */ | |
760 | #define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \ | |
761 | if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \ | |
762 | LOCK_TEST_WITH_RETURN(dev, file_priv); \ | |
763 | } while (0) | |
764 | ||
3043c60c EA |
765 | #define I915_READ(reg) readl(dev_priv->regs + (reg)) |
766 | #define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg)) | |
767 | #define I915_READ16(reg) readw(dev_priv->regs + (reg)) | |
768 | #define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg)) | |
769 | #define I915_READ8(reg) readb(dev_priv->regs + (reg)) | |
770 | #define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg)) | |
de151cf6 | 771 | #define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg)) |
049ef7e4 | 772 | #define I915_READ64(reg) readq(dev_priv->regs + (reg)) |
7d57382e | 773 | #define POSTING_READ(reg) (void)I915_READ(reg) |
1da177e4 LT |
774 | |
775 | #define I915_VERBOSE 0 | |
776 | ||
777 | #define RING_LOCALS unsigned int outring, ringmask, outcount; \ | |
778 | volatile char *virt; | |
779 | ||
780 | #define BEGIN_LP_RING(n) do { \ | |
781 | if (I915_VERBOSE) \ | |
3e684eae MN |
782 | DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \ |
783 | if (dev_priv->ring.space < (n)*4) \ | |
bf9d8929 | 784 | i915_wait_ring(dev, (n)*4, __func__); \ |
1da177e4 LT |
785 | outcount = 0; \ |
786 | outring = dev_priv->ring.tail; \ | |
787 | ringmask = dev_priv->ring.tail_mask; \ | |
788 | virt = dev_priv->ring.virtual_start; \ | |
789 | } while (0) | |
790 | ||
791 | #define OUT_RING(n) do { \ | |
792 | if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \ | |
c29b669c | 793 | *(volatile unsigned int *)(virt + outring) = (n); \ |
1da177e4 LT |
794 | outcount++; \ |
795 | outring += 4; \ | |
796 | outring &= ringmask; \ | |
797 | } while (0) | |
798 | ||
799 | #define ADVANCE_LP_RING() do { \ | |
800 | if (I915_VERBOSE) DRM_DEBUG("ADVANCE_LP_RING %x\n", outring); \ | |
801 | dev_priv->ring.tail = outring; \ | |
802 | dev_priv->ring.space -= outcount * 4; \ | |
585fb111 | 803 | I915_WRITE(PRB0_TAIL, outring); \ |
1da177e4 LT |
804 | } while(0) |
805 | ||
ba8bbcf6 | 806 | /** |
585fb111 JB |
807 | * Reads a dword out of the status page, which is written to from the command |
808 | * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or | |
809 | * MI_STORE_DATA_IMM. | |
ba8bbcf6 | 810 | * |
585fb111 | 811 | * The following dwords have a reserved meaning: |
0cdad7e8 KP |
812 | * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes. |
813 | * 0x04: ring 0 head pointer | |
814 | * 0x05: ring 1 head pointer (915-class) | |
815 | * 0x06: ring 2 head pointer (915-class) | |
816 | * 0x10-0x1b: Context status DWords (GM45) | |
817 | * 0x1f: Last written status offset. (GM45) | |
ba8bbcf6 | 818 | * |
0cdad7e8 | 819 | * The area from dword 0x20 to 0x3ff is available for driver usage. |
ba8bbcf6 | 820 | */ |
585fb111 | 821 | #define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg]) |
0baf823a | 822 | #define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX) |
0cdad7e8 | 823 | #define I915_GEM_HWS_INDEX 0x20 |
0baf823a | 824 | #define I915_BREADCRUMB_INDEX 0x21 |
ba8bbcf6 | 825 | |
585fb111 | 826 | extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller); |
ba8bbcf6 JB |
827 | |
828 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
829 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
830 | #define IS_I85X(dev) ((dev)->pci_device == 0x3582) | |
831 | #define IS_I855(dev) ((dev)->pci_device == 0x3582) | |
832 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
833 | ||
4d1f7888 | 834 | #define IS_I915G(dev) ((dev)->pci_device == 0x2582 || (dev)->pci_device == 0x258a) |
ba8bbcf6 JB |
835 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) |
836 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
3bf48468 JB |
837 | #define IS_I945GM(dev) ((dev)->pci_device == 0x27A2 ||\ |
838 | (dev)->pci_device == 0x27AE) | |
ba8bbcf6 JB |
839 | #define IS_I965G(dev) ((dev)->pci_device == 0x2972 || \ |
840 | (dev)->pci_device == 0x2982 || \ | |
841 | (dev)->pci_device == 0x2992 || \ | |
842 | (dev)->pci_device == 0x29A2 || \ | |
843 | (dev)->pci_device == 0x2A02 || \ | |
5f5f9d4c | 844 | (dev)->pci_device == 0x2A12 || \ |
d3adbc0c ZW |
845 | (dev)->pci_device == 0x2A42 || \ |
846 | (dev)->pci_device == 0x2E02 || \ | |
847 | (dev)->pci_device == 0x2E12 || \ | |
72021788 | 848 | (dev)->pci_device == 0x2E22 || \ |
280da227 ZW |
849 | (dev)->pci_device == 0x2E32 || \ |
850 | (dev)->pci_device == 0x0042 || \ | |
851 | (dev)->pci_device == 0x0046) | |
ba8bbcf6 | 852 | |
c9ed4486 ML |
853 | #define IS_I965GM(dev) ((dev)->pci_device == 0x2A02 || \ |
854 | (dev)->pci_device == 0x2A12) | |
ba8bbcf6 | 855 | |
b9bfdfe6 | 856 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) |
5f5f9d4c | 857 | |
d3adbc0c ZW |
858 | #define IS_G4X(dev) ((dev)->pci_device == 0x2E02 || \ |
859 | (dev)->pci_device == 0x2E12 || \ | |
60fd99e3 | 860 | (dev)->pci_device == 0x2E22 || \ |
72021788 | 861 | (dev)->pci_device == 0x2E32 || \ |
60fd99e3 | 862 | IS_GM45(dev)) |
d3adbc0c | 863 | |
2177832f SL |
864 | #define IS_IGDG(dev) ((dev)->pci_device == 0xa001) |
865 | #define IS_IGDGM(dev) ((dev)->pci_device == 0xa011) | |
866 | #define IS_IGD(dev) (IS_IGDG(dev) || IS_IGDGM(dev)) | |
867 | ||
ba8bbcf6 JB |
868 | #define IS_G33(dev) ((dev)->pci_device == 0x29C2 || \ |
869 | (dev)->pci_device == 0x29B2 || \ | |
2177832f SL |
870 | (dev)->pci_device == 0x29D2 || \ |
871 | (IS_IGD(dev))) | |
ba8bbcf6 | 872 | |
280da227 ZW |
873 | #define IS_IGDNG_D(dev) ((dev)->pci_device == 0x0042) |
874 | #define IS_IGDNG_M(dev) ((dev)->pci_device == 0x0046) | |
875 | #define IS_IGDNG(dev) (IS_IGDNG_D(dev) || IS_IGDNG_M(dev)) | |
876 | ||
ba8bbcf6 | 877 | #define IS_I9XX(dev) (IS_I915G(dev) || IS_I915GM(dev) || IS_I945G(dev) || \ |
280da227 ZW |
878 | IS_I945GM(dev) || IS_I965G(dev) || IS_G33(dev) || \ |
879 | IS_IGDNG(dev)) | |
ba8bbcf6 JB |
880 | |
881 | #define IS_MOBILE(dev) (IS_I830(dev) || IS_I85X(dev) || IS_I915GM(dev) || \ | |
2177832f | 882 | IS_I945GM(dev) || IS_I965GM(dev) || IS_GM45(dev) || \ |
280da227 | 883 | IS_IGD(dev) || IS_IGDNG_M(dev)) |
ba8bbcf6 | 884 | |
280da227 ZW |
885 | #define I915_NEED_GFX_HWS(dev) (IS_G33(dev) || IS_GM45(dev) || IS_G4X(dev) || \ |
886 | IS_IGDNG(dev)) | |
0f973f27 JB |
887 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
888 | * rows, which changed the alignment requirements and fence programming. | |
889 | */ | |
890 | #define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \ | |
891 | IS_I915GM(dev))) | |
280da227 | 892 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IGDNG(dev)) |
a4fc5ed6 | 893 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IGDNG(dev)) |
32f9d658 | 894 | #define SUPPORTS_EDP(dev) (IS_IGDNG_M(dev)) |
5ca58282 | 895 | #define I915_HAS_HOTPLUG(dev) (IS_I945G(dev) || IS_I945GM(dev) || IS_I965G(dev)) |
7662c8bd | 896 | /* dsparb controlled by hw only */ |
22bd50c5 | 897 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IGDNG(dev)) |
b39d50e5 | 898 | |
ba8bbcf6 | 899 | #define PRIMARY_RINGBUFFER_SIZE (128*1024) |
0d6aa60b | 900 | |
1da177e4 | 901 | #endif |