Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
8187a2b7 | 35 | #include "intel_ringbuffer.h" |
0839ccb8 | 36 | #include <linux/io-mapping.h> |
f899fc64 | 37 | #include <linux/i2c.h> |
c167a6fc | 38 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 39 | #include <drm/intel-gtt.h> |
aaa6fd2a | 40 | #include <linux/backlight.h> |
2911a35b | 41 | #include <linux/intel-iommu.h> |
742cbee8 | 42 | #include <linux/kref.h> |
585fb111 | 43 | |
1da177e4 LT |
44 | /* General customization: |
45 | */ | |
46 | ||
47 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
48 | ||
49 | #define DRIVER_NAME "i915" | |
50 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 51 | #define DRIVER_DATE "20080730" |
1da177e4 | 52 | |
317c35d1 JB |
53 | enum pipe { |
54 | PIPE_A = 0, | |
55 | PIPE_B, | |
9db4a9c7 JB |
56 | PIPE_C, |
57 | I915_MAX_PIPES | |
317c35d1 | 58 | }; |
9db4a9c7 | 59 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 60 | |
80824003 JB |
61 | enum plane { |
62 | PLANE_A = 0, | |
63 | PLANE_B, | |
9db4a9c7 | 64 | PLANE_C, |
80824003 | 65 | }; |
9db4a9c7 | 66 | #define plane_name(p) ((p) + 'A') |
52440211 | 67 | |
2b139522 ED |
68 | enum port { |
69 | PORT_A = 0, | |
70 | PORT_B, | |
71 | PORT_C, | |
72 | PORT_D, | |
73 | PORT_E, | |
74 | I915_MAX_PORTS | |
75 | }; | |
76 | #define port_name(p) ((p) + 'A') | |
77 | ||
62fdfeaf EA |
78 | #define I915_GEM_GPU_DOMAINS (~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT)) |
79 | ||
9db4a9c7 JB |
80 | #define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++) |
81 | ||
ee7b9f93 JB |
82 | struct intel_pch_pll { |
83 | int refcount; /* count of number of CRTCs sharing this PLL */ | |
84 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ | |
85 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
86 | int pll_reg; | |
87 | int fp0_reg; | |
88 | int fp1_reg; | |
89 | }; | |
90 | #define I915_NUM_PLLS 2 | |
91 | ||
1da177e4 LT |
92 | /* Interface history: |
93 | * | |
94 | * 1.1: Original. | |
0d6aa60b DA |
95 | * 1.2: Add Power Management |
96 | * 1.3: Add vblank support | |
de227f5f | 97 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 98 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
99 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
100 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
101 | */ |
102 | #define DRIVER_MAJOR 1 | |
2228ed67 | 103 | #define DRIVER_MINOR 6 |
1da177e4 LT |
104 | #define DRIVER_PATCHLEVEL 0 |
105 | ||
673a394b | 106 | #define WATCH_COHERENCY 0 |
23bc5982 | 107 | #define WATCH_LISTS 0 |
673a394b | 108 | |
71acb5eb DA |
109 | #define I915_GEM_PHYS_CURSOR_0 1 |
110 | #define I915_GEM_PHYS_CURSOR_1 2 | |
111 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
112 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
113 | ||
114 | struct drm_i915_gem_phys_object { | |
115 | int id; | |
116 | struct page **page_list; | |
117 | drm_dma_handle_t *handle; | |
05394f39 | 118 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
119 | }; |
120 | ||
1da177e4 LT |
121 | struct mem_block { |
122 | struct mem_block *next; | |
123 | struct mem_block *prev; | |
124 | int start; | |
125 | int size; | |
6c340eac | 126 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
127 | }; |
128 | ||
0a3e67a4 JB |
129 | struct opregion_header; |
130 | struct opregion_acpi; | |
131 | struct opregion_swsci; | |
132 | struct opregion_asle; | |
8d715f00 | 133 | struct drm_i915_private; |
0a3e67a4 | 134 | |
8ee1c3db | 135 | struct intel_opregion { |
5bc4418b BW |
136 | struct opregion_header __iomem *header; |
137 | struct opregion_acpi __iomem *acpi; | |
138 | struct opregion_swsci __iomem *swsci; | |
139 | struct opregion_asle __iomem *asle; | |
140 | void __iomem *vbt; | |
01fe9dbd | 141 | u32 __iomem *lid_state; |
8ee1c3db | 142 | }; |
44834a67 | 143 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 144 | |
6ef3d427 CW |
145 | struct intel_overlay; |
146 | struct intel_overlay_error_state; | |
147 | ||
7c1c2871 DA |
148 | struct drm_i915_master_private { |
149 | drm_local_map_t *sarea; | |
150 | struct _drm_i915_sarea *sarea_priv; | |
151 | }; | |
de151cf6 | 152 | #define I915_FENCE_REG_NONE -1 |
4b9de737 DV |
153 | #define I915_MAX_NUM_FENCES 16 |
154 | /* 16 fences + sign bit for FENCE_REG_NONE */ | |
155 | #define I915_MAX_NUM_FENCE_BITS 5 | |
de151cf6 JB |
156 | |
157 | struct drm_i915_fence_reg { | |
007cc8ac | 158 | struct list_head lru_list; |
caea7476 | 159 | struct drm_i915_gem_object *obj; |
1690e1eb | 160 | int pin_count; |
de151cf6 | 161 | }; |
7c1c2871 | 162 | |
9b9d172d | 163 | struct sdvo_device_mapping { |
e957d772 | 164 | u8 initialized; |
9b9d172d | 165 | u8 dvo_port; |
166 | u8 slave_addr; | |
167 | u8 dvo_wiring; | |
e957d772 | 168 | u8 i2c_pin; |
b1083333 | 169 | u8 ddc_pin; |
9b9d172d | 170 | }; |
171 | ||
c4a1d9e4 CW |
172 | struct intel_display_error_state; |
173 | ||
63eeaf38 | 174 | struct drm_i915_error_state { |
742cbee8 | 175 | struct kref ref; |
63eeaf38 JB |
176 | u32 eir; |
177 | u32 pgtbl_er; | |
be998e2e | 178 | u32 ier; |
9574b3fe | 179 | bool waiting[I915_NUM_RINGS]; |
9db4a9c7 | 180 | u32 pipestat[I915_MAX_PIPES]; |
c1cd90ed DV |
181 | u32 tail[I915_NUM_RINGS]; |
182 | u32 head[I915_NUM_RINGS]; | |
d27b1e0e DV |
183 | u32 ipeir[I915_NUM_RINGS]; |
184 | u32 ipehr[I915_NUM_RINGS]; | |
185 | u32 instdone[I915_NUM_RINGS]; | |
186 | u32 acthd[I915_NUM_RINGS]; | |
7e3b8737 DV |
187 | u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
188 | /* our own tracking of ring head and tail */ | |
189 | u32 cpu_ring_head[I915_NUM_RINGS]; | |
190 | u32 cpu_ring_tail[I915_NUM_RINGS]; | |
1d8f38f4 | 191 | u32 error; /* gen6+ */ |
c1cd90ed DV |
192 | u32 instpm[I915_NUM_RINGS]; |
193 | u32 instps[I915_NUM_RINGS]; | |
63eeaf38 | 194 | u32 instdone1; |
d27b1e0e | 195 | u32 seqno[I915_NUM_RINGS]; |
9df30794 | 196 | u64 bbaddr; |
33f3f518 DV |
197 | u32 fault_reg[I915_NUM_RINGS]; |
198 | u32 done_reg; | |
c1cd90ed | 199 | u32 faddr[I915_NUM_RINGS]; |
4b9de737 | 200 | u64 fence[I915_MAX_NUM_FENCES]; |
63eeaf38 | 201 | struct timeval time; |
52d39a21 CW |
202 | struct drm_i915_error_ring { |
203 | struct drm_i915_error_object { | |
204 | int page_count; | |
205 | u32 gtt_offset; | |
206 | u32 *pages[0]; | |
207 | } *ringbuffer, *batchbuffer; | |
208 | struct drm_i915_error_request { | |
209 | long jiffies; | |
210 | u32 seqno; | |
ee4f42b1 | 211 | u32 tail; |
52d39a21 CW |
212 | } *requests; |
213 | int num_requests; | |
214 | } ring[I915_NUM_RINGS]; | |
9df30794 | 215 | struct drm_i915_error_buffer { |
a779e5ab | 216 | u32 size; |
9df30794 CW |
217 | u32 name; |
218 | u32 seqno; | |
219 | u32 gtt_offset; | |
220 | u32 read_domains; | |
221 | u32 write_domain; | |
4b9de737 | 222 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
223 | s32 pinned:2; |
224 | u32 tiling:2; | |
225 | u32 dirty:1; | |
226 | u32 purgeable:1; | |
5d1333fc | 227 | s32 ring:4; |
93dfb40c | 228 | u32 cache_level:2; |
c724e8a9 CW |
229 | } *active_bo, *pinned_bo; |
230 | u32 active_bo_count, pinned_bo_count; | |
6ef3d427 | 231 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 232 | struct intel_display_error_state *display; |
63eeaf38 JB |
233 | }; |
234 | ||
e70236a8 JB |
235 | struct drm_i915_display_funcs { |
236 | void (*dpms)(struct drm_crtc *crtc, int mode); | |
ee5382ae | 237 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
238 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
239 | void (*disable_fbc)(struct drm_device *dev); | |
240 | int (*get_display_clock_speed)(struct drm_device *dev); | |
241 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
d210246a | 242 | void (*update_wm)(struct drm_device *dev); |
b840d907 JB |
243 | void (*update_sprite_wm)(struct drm_device *dev, int pipe, |
244 | uint32_t sprite_width, int pixel_size); | |
9104183d | 245 | void (*sanitize_pm)(struct drm_device *dev); |
1f8eeabf ED |
246 | void (*update_linetime_wm)(struct drm_device *dev, int pipe, |
247 | struct drm_display_mode *mode); | |
f564048e EA |
248 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
249 | struct drm_display_mode *mode, | |
250 | struct drm_display_mode *adjusted_mode, | |
251 | int x, int y, | |
252 | struct drm_framebuffer *old_fb); | |
ee7b9f93 | 253 | void (*off)(struct drm_crtc *crtc); |
e0dac65e WF |
254 | void (*write_eld)(struct drm_connector *connector, |
255 | struct drm_crtc *crtc); | |
674cf967 | 256 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 257 | void (*init_clock_gating)(struct drm_device *dev); |
645c62a5 | 258 | void (*init_pch_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
259 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
260 | struct drm_framebuffer *fb, | |
261 | struct drm_i915_gem_object *obj); | |
17638cd6 JB |
262 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
263 | int x, int y); | |
8d715f00 KP |
264 | void (*force_wake_get)(struct drm_i915_private *dev_priv); |
265 | void (*force_wake_put)(struct drm_i915_private *dev_priv); | |
e70236a8 JB |
266 | /* clock updates for mode set */ |
267 | /* cursor updates */ | |
268 | /* render clock increase/decrease */ | |
269 | /* display clock increase/decrease */ | |
270 | /* pll clock increase/decrease */ | |
e70236a8 JB |
271 | }; |
272 | ||
cfdf1fa2 | 273 | struct intel_device_info { |
c96c3a8c | 274 | u8 gen; |
0206e353 AJ |
275 | u8 is_mobile:1; |
276 | u8 is_i85x:1; | |
277 | u8 is_i915g:1; | |
278 | u8 is_i945gm:1; | |
279 | u8 is_g33:1; | |
280 | u8 need_gfx_hws:1; | |
281 | u8 is_g4x:1; | |
282 | u8 is_pineview:1; | |
283 | u8 is_broadwater:1; | |
284 | u8 is_crestline:1; | |
285 | u8 is_ivybridge:1; | |
70a3eb7a | 286 | u8 is_valleyview:1; |
7e508a27 | 287 | u8 has_pch_split:1; |
4cae9ae0 | 288 | u8 is_haswell:1; |
0206e353 AJ |
289 | u8 has_fbc:1; |
290 | u8 has_pipe_cxsr:1; | |
291 | u8 has_hotplug:1; | |
292 | u8 cursor_needs_physical:1; | |
293 | u8 has_overlay:1; | |
294 | u8 overlay_needs_physical:1; | |
295 | u8 supports_tv:1; | |
296 | u8 has_bsd_ring:1; | |
297 | u8 has_blt_ring:1; | |
3d29b842 | 298 | u8 has_llc:1; |
cfdf1fa2 KH |
299 | }; |
300 | ||
1d2a314c DV |
301 | #define I915_PPGTT_PD_ENTRIES 512 |
302 | #define I915_PPGTT_PT_ENTRIES 1024 | |
303 | struct i915_hw_ppgtt { | |
304 | unsigned num_pd_entries; | |
305 | struct page **pt_pages; | |
306 | uint32_t pd_offset; | |
307 | dma_addr_t *pt_dma_addr; | |
308 | dma_addr_t scratch_page_dma_addr; | |
309 | }; | |
310 | ||
b5e50c3f | 311 | enum no_fbc_reason { |
bed4a673 | 312 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
b5e50c3f JB |
313 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
314 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
315 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
316 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
317 | FBC_NOT_TILED, /* buffer not tiled */ | |
9c928d16 | 318 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
c1a9f047 | 319 | FBC_MODULE_PARAM, |
b5e50c3f JB |
320 | }; |
321 | ||
3bad0781 ZW |
322 | enum intel_pch { |
323 | PCH_IBX, /* Ibexpeak PCH */ | |
324 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 325 | PCH_LPT, /* Lynxpoint PCH */ |
3bad0781 ZW |
326 | }; |
327 | ||
b690e96c | 328 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 329 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 330 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 331 | |
8be48d92 | 332 | struct intel_fbdev; |
1630fe75 | 333 | struct intel_fbc_work; |
38651674 | 334 | |
c2b9152f DV |
335 | struct intel_gmbus { |
336 | struct i2c_adapter adapter; | |
f6f808c8 | 337 | bool force_bit; |
c2b9152f | 338 | u32 reg0; |
36c785f0 | 339 | u32 gpio_reg; |
c167a6fc | 340 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
341 | struct drm_i915_private *dev_priv; |
342 | }; | |
343 | ||
1da177e4 | 344 | typedef struct drm_i915_private { |
673a394b EA |
345 | struct drm_device *dev; |
346 | ||
cfdf1fa2 KH |
347 | const struct intel_device_info *info; |
348 | ||
72bfa19c | 349 | int relative_constants_mode; |
ac5c4e76 | 350 | |
3043c60c | 351 | void __iomem *regs; |
9f1f46a4 DV |
352 | /** gt_fifo_count and the subsequent register write are synchronized |
353 | * with dev->struct_mutex. */ | |
354 | unsigned gt_fifo_count; | |
355 | /** forcewake_count is protected by gt_lock */ | |
356 | unsigned forcewake_count; | |
357 | /** gt_lock is also taken in irq contexts. */ | |
358 | struct spinlock gt_lock; | |
1da177e4 | 359 | |
f2c9677b | 360 | struct intel_gmbus gmbus[GMBUS_NUM_PORTS]; |
f899fc64 | 361 | |
8a8ed1f5 YS |
362 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
363 | * controller on different i2c buses. */ | |
364 | struct mutex gmbus_mutex; | |
365 | ||
110447fc DV |
366 | /** |
367 | * Base address of the gmbus and gpio block. | |
368 | */ | |
369 | uint32_t gpio_mmio_base; | |
370 | ||
ec2a4c3f | 371 | struct pci_dev *bridge_dev; |
1ec14ad3 | 372 | struct intel_ring_buffer ring[I915_NUM_RINGS]; |
6f392d54 | 373 | uint32_t next_seqno; |
1da177e4 | 374 | |
9c8da5eb | 375 | drm_dma_handle_t *status_page_dmah; |
0a3e67a4 | 376 | uint32_t counter; |
05394f39 CW |
377 | struct drm_i915_gem_object *pwrctx; |
378 | struct drm_i915_gem_object *renderctx; | |
1da177e4 | 379 | |
d7658989 JB |
380 | struct resource mch_res; |
381 | ||
a6b54f3f | 382 | unsigned int cpp; |
1da177e4 LT |
383 | int back_offset; |
384 | int front_offset; | |
385 | int current_page; | |
386 | int page_flipping; | |
1da177e4 | 387 | |
1da177e4 | 388 | atomic_t irq_received; |
1ec14ad3 CW |
389 | |
390 | /* protects the irq masks */ | |
391 | spinlock_t irq_lock; | |
57f350b6 JB |
392 | |
393 | /* DPIO indirect register protection */ | |
394 | spinlock_t dpio_lock; | |
395 | ||
ed4cb414 | 396 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
7c463586 | 397 | u32 pipestat[2]; |
1ec14ad3 CW |
398 | u32 irq_mask; |
399 | u32 gt_irq_mask; | |
400 | u32 pch_irq_mask; | |
1da177e4 | 401 | |
5ca58282 JB |
402 | u32 hotplug_supported_mask; |
403 | struct work_struct hotplug_work; | |
404 | ||
0d6aa60b | 405 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
a3524f1b | 406 | int num_pipe; |
ee7b9f93 | 407 | int num_pch_pll; |
a6b54f3f | 408 | |
f65d9421 | 409 | /* For hangcheck timer */ |
576ae4b8 | 410 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ |
f65d9421 BG |
411 | struct timer_list hangcheck_timer; |
412 | int hangcheck_count; | |
b4519513 | 413 | uint32_t last_acthd[I915_NUM_RINGS]; |
cbb465e7 CW |
414 | uint32_t last_instdone; |
415 | uint32_t last_instdone1; | |
f65d9421 | 416 | |
e5eb3d63 DV |
417 | unsigned int stop_rings; |
418 | ||
80824003 | 419 | unsigned long cfb_size; |
016b9b61 CW |
420 | unsigned int cfb_fb; |
421 | enum plane cfb_plane; | |
bed4a673 | 422 | int cfb_y; |
1630fe75 | 423 | struct intel_fbc_work *fbc_work; |
80824003 | 424 | |
8ee1c3db MG |
425 | struct intel_opregion opregion; |
426 | ||
02e792fb DV |
427 | /* overlay */ |
428 | struct intel_overlay *overlay; | |
b840d907 | 429 | bool sprite_scaling_enabled; |
02e792fb | 430 | |
79e53945 | 431 | /* LVDS info */ |
a9573556 | 432 | int backlight_level; /* restore backlight to this value */ |
47356eb6 | 433 | bool backlight_enabled; |
88631706 ML |
434 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
435 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
436 | |
437 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
438 | unsigned int int_tv_support:1; |
439 | unsigned int lvds_dither:1; | |
440 | unsigned int lvds_vbt:1; | |
441 | unsigned int int_crt_support:1; | |
43565a06 | 442 | unsigned int lvds_use_ssc:1; |
abd06860 | 443 | unsigned int display_clock_mode:1; |
43565a06 | 444 | int lvds_ssc_freq; |
b0354385 TI |
445 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ |
446 | unsigned int lvds_val; /* used for checking LVDS channel mode */ | |
5ceb0f9b | 447 | struct { |
9f0e7ff4 JB |
448 | int rate; |
449 | int lanes; | |
450 | int preemphasis; | |
451 | int vswing; | |
452 | ||
453 | bool initialized; | |
454 | bool support; | |
455 | int bpp; | |
456 | struct edp_power_seq pps; | |
5ceb0f9b | 457 | } edp; |
89667383 | 458 | bool no_aux_handshake; |
79e53945 | 459 | |
c1c7af60 JB |
460 | struct notifier_block lid_notifier; |
461 | ||
f899fc64 | 462 | int crt_ddc_pin; |
4b9de737 | 463 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
de151cf6 JB |
464 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ |
465 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
466 | ||
95534263 | 467 | unsigned int fsb_freq, mem_freq, is_ddr3; |
7662c8bd | 468 | |
63eeaf38 | 469 | spinlock_t error_lock; |
742cbee8 | 470 | /* Protected by dev->error_lock. */ |
63eeaf38 | 471 | struct drm_i915_error_state *first_error; |
8a905236 | 472 | struct work_struct error_work; |
30dbf0c0 | 473 | struct completion error_completion; |
9c9fe1f8 | 474 | struct workqueue_struct *wq; |
63eeaf38 | 475 | |
e70236a8 JB |
476 | /* Display functions */ |
477 | struct drm_i915_display_funcs display; | |
478 | ||
3bad0781 ZW |
479 | /* PCH chipset type */ |
480 | enum intel_pch pch_type; | |
481 | ||
b690e96c JB |
482 | unsigned long quirks; |
483 | ||
ba8bbcf6 | 484 | /* Register state */ |
c9354c85 | 485 | bool modeset_on_lid; |
ba8bbcf6 JB |
486 | u8 saveLBB; |
487 | u32 saveDSPACNTR; | |
488 | u32 saveDSPBCNTR; | |
e948e994 | 489 | u32 saveDSPARB; |
968b503e | 490 | u32 saveHWS; |
ba8bbcf6 JB |
491 | u32 savePIPEACONF; |
492 | u32 savePIPEBCONF; | |
493 | u32 savePIPEASRC; | |
494 | u32 savePIPEBSRC; | |
495 | u32 saveFPA0; | |
496 | u32 saveFPA1; | |
497 | u32 saveDPLL_A; | |
498 | u32 saveDPLL_A_MD; | |
499 | u32 saveHTOTAL_A; | |
500 | u32 saveHBLANK_A; | |
501 | u32 saveHSYNC_A; | |
502 | u32 saveVTOTAL_A; | |
503 | u32 saveVBLANK_A; | |
504 | u32 saveVSYNC_A; | |
505 | u32 saveBCLRPAT_A; | |
5586c8bc | 506 | u32 saveTRANSACONF; |
42048781 ZW |
507 | u32 saveTRANS_HTOTAL_A; |
508 | u32 saveTRANS_HBLANK_A; | |
509 | u32 saveTRANS_HSYNC_A; | |
510 | u32 saveTRANS_VTOTAL_A; | |
511 | u32 saveTRANS_VBLANK_A; | |
512 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 513 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
514 | u32 saveDSPASTRIDE; |
515 | u32 saveDSPASIZE; | |
516 | u32 saveDSPAPOS; | |
585fb111 | 517 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
518 | u32 saveDSPASURF; |
519 | u32 saveDSPATILEOFF; | |
520 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 521 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
522 | u32 saveBLC_PWM_CTL; |
523 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
524 | u32 saveBLC_CPU_PWM_CTL; |
525 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
526 | u32 saveFPB0; |
527 | u32 saveFPB1; | |
528 | u32 saveDPLL_B; | |
529 | u32 saveDPLL_B_MD; | |
530 | u32 saveHTOTAL_B; | |
531 | u32 saveHBLANK_B; | |
532 | u32 saveHSYNC_B; | |
533 | u32 saveVTOTAL_B; | |
534 | u32 saveVBLANK_B; | |
535 | u32 saveVSYNC_B; | |
536 | u32 saveBCLRPAT_B; | |
5586c8bc | 537 | u32 saveTRANSBCONF; |
42048781 ZW |
538 | u32 saveTRANS_HTOTAL_B; |
539 | u32 saveTRANS_HBLANK_B; | |
540 | u32 saveTRANS_HSYNC_B; | |
541 | u32 saveTRANS_VTOTAL_B; | |
542 | u32 saveTRANS_VBLANK_B; | |
543 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 544 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
545 | u32 saveDSPBSTRIDE; |
546 | u32 saveDSPBSIZE; | |
547 | u32 saveDSPBPOS; | |
585fb111 | 548 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
549 | u32 saveDSPBSURF; |
550 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
551 | u32 saveVGA0; |
552 | u32 saveVGA1; | |
553 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
554 | u32 saveVGACNTRL; |
555 | u32 saveADPA; | |
556 | u32 saveLVDS; | |
585fb111 JB |
557 | u32 savePP_ON_DELAYS; |
558 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
559 | u32 saveDVOA; |
560 | u32 saveDVOB; | |
561 | u32 saveDVOC; | |
562 | u32 savePP_ON; | |
563 | u32 savePP_OFF; | |
564 | u32 savePP_CONTROL; | |
585fb111 | 565 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
566 | u32 savePFIT_CONTROL; |
567 | u32 save_palette_a[256]; | |
568 | u32 save_palette_b[256]; | |
06027f91 | 569 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
570 | u32 saveFBC_CFB_BASE; |
571 | u32 saveFBC_LL_BASE; | |
572 | u32 saveFBC_CONTROL; | |
573 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
574 | u32 saveIER; |
575 | u32 saveIIR; | |
576 | u32 saveIMR; | |
42048781 ZW |
577 | u32 saveDEIER; |
578 | u32 saveDEIMR; | |
579 | u32 saveGTIER; | |
580 | u32 saveGTIMR; | |
581 | u32 saveFDI_RXA_IMR; | |
582 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 583 | u32 saveCACHE_MODE_0; |
1f84e550 | 584 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
585 | u32 saveSWF0[16]; |
586 | u32 saveSWF1[16]; | |
587 | u32 saveSWF2[3]; | |
588 | u8 saveMSR; | |
589 | u8 saveSR[8]; | |
123f794f | 590 | u8 saveGR[25]; |
ba8bbcf6 | 591 | u8 saveAR_INDEX; |
a59e122a | 592 | u8 saveAR[21]; |
ba8bbcf6 | 593 | u8 saveDACMASK; |
a59e122a | 594 | u8 saveCR[37]; |
4b9de737 | 595 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
596 | u32 saveCURACNTR; |
597 | u32 saveCURAPOS; | |
598 | u32 saveCURABASE; | |
599 | u32 saveCURBCNTR; | |
600 | u32 saveCURBPOS; | |
601 | u32 saveCURBBASE; | |
602 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
603 | u32 saveDP_B; |
604 | u32 saveDP_C; | |
605 | u32 saveDP_D; | |
606 | u32 savePIPEA_GMCH_DATA_M; | |
607 | u32 savePIPEB_GMCH_DATA_M; | |
608 | u32 savePIPEA_GMCH_DATA_N; | |
609 | u32 savePIPEB_GMCH_DATA_N; | |
610 | u32 savePIPEA_DP_LINK_M; | |
611 | u32 savePIPEB_DP_LINK_M; | |
612 | u32 savePIPEA_DP_LINK_N; | |
613 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
614 | u32 saveFDI_RXA_CTL; |
615 | u32 saveFDI_TXA_CTL; | |
616 | u32 saveFDI_RXB_CTL; | |
617 | u32 saveFDI_TXB_CTL; | |
618 | u32 savePFA_CTL_1; | |
619 | u32 savePFB_CTL_1; | |
620 | u32 savePFA_WIN_SZ; | |
621 | u32 savePFB_WIN_SZ; | |
622 | u32 savePFA_WIN_POS; | |
623 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
624 | u32 savePCH_DREF_CONTROL; |
625 | u32 saveDISP_ARB_CTL; | |
626 | u32 savePIPEA_DATA_M1; | |
627 | u32 savePIPEA_DATA_N1; | |
628 | u32 savePIPEA_LINK_M1; | |
629 | u32 savePIPEA_LINK_N1; | |
630 | u32 savePIPEB_DATA_M1; | |
631 | u32 savePIPEB_DATA_N1; | |
632 | u32 savePIPEB_LINK_M1; | |
633 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 634 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 635 | u32 savePCH_PORT_HOTPLUG; |
673a394b EA |
636 | |
637 | struct { | |
19966754 | 638 | /** Bridge to intel-gtt-ko */ |
c64f7ba5 | 639 | const struct intel_gtt *gtt; |
19966754 | 640 | /** Memory allocator for GTT stolen memory */ |
fe669bf8 | 641 | struct drm_mm stolen; |
19966754 | 642 | /** Memory allocator for GTT */ |
673a394b | 643 | struct drm_mm gtt_space; |
93a37f20 DV |
644 | /** List of all objects in gtt_space. Used to restore gtt |
645 | * mappings on resume */ | |
646 | struct list_head gtt_list; | |
bee4a186 CW |
647 | |
648 | /** Usable portion of the GTT for GEM */ | |
649 | unsigned long gtt_start; | |
a6e0aa42 | 650 | unsigned long gtt_mappable_end; |
bee4a186 | 651 | unsigned long gtt_end; |
673a394b | 652 | |
0839ccb8 | 653 | struct io_mapping *gtt_mapping; |
ab657db1 | 654 | int gtt_mtrr; |
0839ccb8 | 655 | |
1d2a314c DV |
656 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
657 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
658 | ||
b9524a1e BW |
659 | u32 *l3_remap_info; |
660 | ||
17250b71 | 661 | struct shrinker inactive_shrinker; |
31169714 | 662 | |
69dc4987 CW |
663 | /** |
664 | * List of objects currently involved in rendering. | |
665 | * | |
666 | * Includes buffers having the contents of their GPU caches | |
667 | * flushed, not necessarily primitives. last_rendering_seqno | |
668 | * represents when the rendering involved will be completed. | |
669 | * | |
670 | * A reference is held on the buffer while on this list. | |
671 | */ | |
672 | struct list_head active_list; | |
673 | ||
673a394b EA |
674 | /** |
675 | * List of objects which are not in the ringbuffer but which | |
676 | * still have a write_domain which needs to be flushed before | |
677 | * unbinding. | |
678 | * | |
ce44b0ea EA |
679 | * last_rendering_seqno is 0 while an object is in this list. |
680 | * | |
673a394b EA |
681 | * A reference is held on the buffer while on this list. |
682 | */ | |
683 | struct list_head flushing_list; | |
684 | ||
685 | /** | |
686 | * LRU list of objects which are not in the ringbuffer and | |
687 | * are ready to unbind, but are still in the GTT. | |
688 | * | |
ce44b0ea EA |
689 | * last_rendering_seqno is 0 while an object is in this list. |
690 | * | |
673a394b EA |
691 | * A reference is not held on the buffer while on this list, |
692 | * as merely being GTT-bound shouldn't prevent its being | |
693 | * freed, and we'll pull it off the list in the free path. | |
694 | */ | |
695 | struct list_head inactive_list; | |
696 | ||
a09ba7fa EA |
697 | /** LRU list of objects with fence regs on them. */ |
698 | struct list_head fence_list; | |
699 | ||
673a394b EA |
700 | /** |
701 | * We leave the user IRQ off as much as possible, | |
702 | * but this means that requests will finish and never | |
703 | * be retired once the system goes idle. Set a timer to | |
704 | * fire periodically while the ring is running. When it | |
705 | * fires, go retire requests. | |
706 | */ | |
707 | struct delayed_work retire_work; | |
708 | ||
ce453d81 CW |
709 | /** |
710 | * Are we in a non-interruptible section of code like | |
711 | * modesetting? | |
712 | */ | |
713 | bool interruptible; | |
714 | ||
673a394b EA |
715 | /** |
716 | * Flag if the X Server, and thus DRM, is not currently in | |
717 | * control of the device. | |
718 | * | |
719 | * This is set between LeaveVT and EnterVT. It needs to be | |
720 | * replaced with a semaphore. It also needs to be | |
721 | * transitioned away from for kernel modesetting. | |
722 | */ | |
723 | int suspended; | |
724 | ||
725 | /** | |
726 | * Flag if the hardware appears to be wedged. | |
727 | * | |
728 | * This is set when attempts to idle the device timeout. | |
25985edc | 729 | * It prevents command submission from occurring and makes |
673a394b EA |
730 | * every pending request fail |
731 | */ | |
ba1234d1 | 732 | atomic_t wedged; |
673a394b EA |
733 | |
734 | /** Bit 6 swizzling required for X tiling */ | |
735 | uint32_t bit_6_swizzle_x; | |
736 | /** Bit 6 swizzling required for Y tiling */ | |
737 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
738 | |
739 | /* storage for physical objects */ | |
740 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
9220434a | 741 | |
73aa808f | 742 | /* accounting, useful for userland debugging */ |
73aa808f | 743 | size_t gtt_total; |
6299f992 CW |
744 | size_t mappable_gtt_total; |
745 | size_t object_memory; | |
73aa808f | 746 | u32 object_count; |
673a394b | 747 | } mm; |
8781342d DV |
748 | |
749 | /* Old dri1 support infrastructure, beware the dragons ya fools entering | |
750 | * here! */ | |
751 | struct { | |
752 | unsigned allow_batchbuffer : 1; | |
316d3884 | 753 | u32 __iomem *gfx_hws_cpu_addr; |
8781342d DV |
754 | } dri1; |
755 | ||
756 | /* Kernel Modesetting */ | |
757 | ||
9b9d172d | 758 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
759 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
760 | unsigned int lvds_border_bits; | |
1d8e1c75 CW |
761 | /* Panel fitter placement and size for Ironlake+ */ |
762 | u32 pch_pf_pos, pch_pf_size; | |
652c393a | 763 | |
27f8227b JB |
764 | struct drm_crtc *plane_to_crtc_mapping[3]; |
765 | struct drm_crtc *pipe_to_crtc_mapping[3]; | |
6b95a207 KH |
766 | wait_queue_head_t pending_flip_queue; |
767 | ||
ee7b9f93 JB |
768 | struct intel_pch_pll pch_plls[I915_NUM_PLLS]; |
769 | ||
652c393a JB |
770 | /* Reclocking support */ |
771 | bool render_reclock_avail; | |
772 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
773 | /* indicates the reduced downclock for LVDS*/ |
774 | int lvds_downclock; | |
652c393a JB |
775 | struct work_struct idle_work; |
776 | struct timer_list idle_timer; | |
777 | bool busy; | |
778 | u16 orig_clock; | |
6363ee6f ZY |
779 | int child_dev_num; |
780 | struct child_device_config *child_dev; | |
a2565377 | 781 | struct drm_connector *int_lvds_connector; |
aaa6fd2a | 782 | struct drm_connector *int_edp_connector; |
f97108d1 | 783 | |
c4804411 | 784 | bool mchbar_need_disable; |
f97108d1 | 785 | |
4912d041 BW |
786 | struct work_struct rps_work; |
787 | spinlock_t rps_lock; | |
788 | u32 pm_iir; | |
789 | ||
f97108d1 JB |
790 | u8 cur_delay; |
791 | u8 min_delay; | |
792 | u8 max_delay; | |
7648fa99 JB |
793 | u8 fmax; |
794 | u8 fstart; | |
795 | ||
05394f39 CW |
796 | u64 last_count1; |
797 | unsigned long last_time1; | |
4ed0b577 | 798 | unsigned long chipset_power; |
05394f39 CW |
799 | u64 last_count2; |
800 | struct timespec last_time2; | |
801 | unsigned long gfx_power; | |
802 | int c_m; | |
803 | int r_t; | |
804 | u8 corr; | |
7648fa99 | 805 | spinlock_t *mchdev_lock; |
b5e50c3f JB |
806 | |
807 | enum no_fbc_reason no_fbc_reason; | |
38651674 | 808 | |
20bf377e JB |
809 | struct drm_mm_node *compressed_fb; |
810 | struct drm_mm_node *compressed_llb; | |
34dc4d44 | 811 | |
ae681d96 CW |
812 | unsigned long last_gpu_reset; |
813 | ||
8be48d92 DA |
814 | /* list of fbdev register on this device */ |
815 | struct intel_fbdev *fbdev; | |
e953fd7b | 816 | |
aaa6fd2a MG |
817 | struct backlight_device *backlight; |
818 | ||
e953fd7b | 819 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 820 | struct drm_property *force_audio_property; |
e3689190 BW |
821 | |
822 | struct work_struct parity_error_work; | |
1da177e4 LT |
823 | } drm_i915_private_t; |
824 | ||
b4519513 CW |
825 | /* Iterate over initialised rings */ |
826 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
827 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
828 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
829 | ||
b1d7e4b4 WF |
830 | enum hdmi_force_audio { |
831 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
832 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
833 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
834 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
835 | }; | |
836 | ||
93dfb40c CW |
837 | enum i915_cache_level { |
838 | I915_CACHE_NONE, | |
839 | I915_CACHE_LLC, | |
840 | I915_CACHE_LLC_MLC, /* gen6+ */ | |
841 | }; | |
842 | ||
673a394b | 843 | struct drm_i915_gem_object { |
c397b908 | 844 | struct drm_gem_object base; |
673a394b EA |
845 | |
846 | /** Current space allocated to this object in the GTT, if any. */ | |
847 | struct drm_mm_node *gtt_space; | |
93a37f20 | 848 | struct list_head gtt_list; |
673a394b EA |
849 | |
850 | /** This object's place on the active/flushing/inactive lists */ | |
69dc4987 CW |
851 | struct list_head ring_list; |
852 | struct list_head mm_list; | |
99fcb766 DV |
853 | /** This object's place on GPU write list */ |
854 | struct list_head gpu_write_list; | |
432e58ed CW |
855 | /** This object's place in the batchbuffer or on the eviction list */ |
856 | struct list_head exec_list; | |
673a394b EA |
857 | |
858 | /** | |
859 | * This is set if the object is on the active or flushing lists | |
860 | * (has pending rendering), and is not set if it's on inactive (ready | |
861 | * to be unbound). | |
862 | */ | |
0206e353 | 863 | unsigned int active:1; |
673a394b EA |
864 | |
865 | /** | |
866 | * This is set if the object has been written to since last bound | |
867 | * to the GTT | |
868 | */ | |
0206e353 | 869 | unsigned int dirty:1; |
778c3544 | 870 | |
87ca9c8a CW |
871 | /** |
872 | * This is set if the object has been written to since the last | |
873 | * GPU flush. | |
874 | */ | |
0206e353 | 875 | unsigned int pending_gpu_write:1; |
87ca9c8a | 876 | |
778c3544 DV |
877 | /** |
878 | * Fence register bits (if any) for this object. Will be set | |
879 | * as needed when mapped into the GTT. | |
880 | * Protected by dev->struct_mutex. | |
778c3544 | 881 | */ |
4b9de737 | 882 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 883 | |
778c3544 DV |
884 | /** |
885 | * Advice: are the backing pages purgeable? | |
886 | */ | |
0206e353 | 887 | unsigned int madv:2; |
778c3544 | 888 | |
778c3544 DV |
889 | /** |
890 | * Current tiling mode for the object. | |
891 | */ | |
0206e353 | 892 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
893 | /** |
894 | * Whether the tiling parameters for the currently associated fence | |
895 | * register have changed. Note that for the purposes of tracking | |
896 | * tiling changes we also treat the unfenced register, the register | |
897 | * slot that the object occupies whilst it executes a fenced | |
898 | * command (such as BLT on gen2/3), as a "fence". | |
899 | */ | |
900 | unsigned int fence_dirty:1; | |
778c3544 DV |
901 | |
902 | /** How many users have pinned this object in GTT space. The following | |
903 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
904 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
905 | * times for the same batchbuffer), and the framebuffer code. When | |
906 | * switching/pageflipping, the framebuffer code has at most two buffers | |
907 | * pinned per crtc. | |
908 | * | |
909 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
910 | * bits with absolutely no headroom. So use 4 bits. */ | |
0206e353 | 911 | unsigned int pin_count:4; |
778c3544 | 912 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
673a394b | 913 | |
75e9e915 DV |
914 | /** |
915 | * Is the object at the current location in the gtt mappable and | |
916 | * fenceable? Used to avoid costly recalculations. | |
917 | */ | |
0206e353 | 918 | unsigned int map_and_fenceable:1; |
75e9e915 | 919 | |
fb7d516a DV |
920 | /** |
921 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
922 | * mappable by accident). Track pin and fault separate for a more | |
923 | * accurate mappable working set. | |
924 | */ | |
0206e353 AJ |
925 | unsigned int fault_mappable:1; |
926 | unsigned int pin_mappable:1; | |
fb7d516a | 927 | |
caea7476 CW |
928 | /* |
929 | * Is the GPU currently using a fence to access this buffer, | |
930 | */ | |
931 | unsigned int pending_fenced_gpu_access:1; | |
932 | unsigned int fenced_gpu_access:1; | |
933 | ||
93dfb40c CW |
934 | unsigned int cache_level:2; |
935 | ||
7bddb01f | 936 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 937 | unsigned int has_global_gtt_mapping:1; |
7bddb01f | 938 | |
856fa198 | 939 | struct page **pages; |
673a394b | 940 | |
185cbcb3 DV |
941 | /** |
942 | * DMAR support | |
943 | */ | |
944 | struct scatterlist *sg_list; | |
945 | int num_sg; | |
946 | ||
67731b87 CW |
947 | /** |
948 | * Used for performing relocations during execbuffer insertion. | |
949 | */ | |
950 | struct hlist_node exec_node; | |
951 | unsigned long exec_handle; | |
6fe4f140 | 952 | struct drm_i915_gem_exec_object2 *exec_entry; |
67731b87 | 953 | |
673a394b EA |
954 | /** |
955 | * Current offset of the object in GTT space. | |
956 | * | |
957 | * This is the same as gtt_space->start | |
958 | */ | |
959 | uint32_t gtt_offset; | |
e67b8ce1 | 960 | |
caea7476 CW |
961 | struct intel_ring_buffer *ring; |
962 | ||
1c293ea3 CW |
963 | /** Breadcrumb of last rendering to the buffer. */ |
964 | uint32_t last_rendering_seqno; | |
caea7476 CW |
965 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
966 | uint32_t last_fenced_seqno; | |
673a394b | 967 | |
778c3544 | 968 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 969 | uint32_t stride; |
673a394b | 970 | |
280b713b | 971 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 972 | unsigned long *bit_17; |
280b713b | 973 | |
79e53945 JB |
974 | /** User space pin count and filp owning the pin */ |
975 | uint32_t user_pin_count; | |
976 | struct drm_file *pin_filp; | |
71acb5eb DA |
977 | |
978 | /** for phy allocated objects */ | |
979 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da | 980 | |
6b95a207 KH |
981 | /** |
982 | * Number of crtcs where this object is currently the fb, but | |
983 | * will be page flipped away on the next vblank. When it | |
984 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
985 | */ | |
986 | atomic_t pending_flip; | |
673a394b EA |
987 | }; |
988 | ||
62b8b215 | 989 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 990 | |
673a394b EA |
991 | /** |
992 | * Request queue structure. | |
993 | * | |
994 | * The request queue allows us to note sequence numbers that have been emitted | |
995 | * and may be associated with active buffers to be retired. | |
996 | * | |
997 | * By keeping this list, we can avoid having to do questionable | |
998 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
999 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
1000 | */ | |
1001 | struct drm_i915_gem_request { | |
852835f3 ZN |
1002 | /** On Which ring this request was generated */ |
1003 | struct intel_ring_buffer *ring; | |
1004 | ||
673a394b EA |
1005 | /** GEM sequence number associated with this request. */ |
1006 | uint32_t seqno; | |
1007 | ||
a71d8d94 CW |
1008 | /** Postion in the ringbuffer of the end of the request */ |
1009 | u32 tail; | |
1010 | ||
673a394b EA |
1011 | /** Time at which this request was emitted, in jiffies. */ |
1012 | unsigned long emitted_jiffies; | |
1013 | ||
b962442e | 1014 | /** global list entry for this request */ |
673a394b | 1015 | struct list_head list; |
b962442e | 1016 | |
f787a5f5 | 1017 | struct drm_i915_file_private *file_priv; |
b962442e EA |
1018 | /** file_priv list entry for this request */ |
1019 | struct list_head client_list; | |
673a394b EA |
1020 | }; |
1021 | ||
1022 | struct drm_i915_file_private { | |
1023 | struct { | |
1c25595f | 1024 | struct spinlock lock; |
b962442e | 1025 | struct list_head request_list; |
673a394b EA |
1026 | } mm; |
1027 | }; | |
1028 | ||
cae5852d ZN |
1029 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
1030 | ||
1031 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
1032 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
1033 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) | |
1034 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
1035 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
1036 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1037 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1038 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1039 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1040 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
1041 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1042 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1043 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1044 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1045 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1046 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
1047 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) | |
1048 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
4b65177b | 1049 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
70a3eb7a | 1050 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
4cae9ae0 | 1051 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
cae5852d ZN |
1052 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
1053 | ||
85436696 JB |
1054 | /* |
1055 | * The genX designation typically refers to the render engine, so render | |
1056 | * capability related checks should use IS_GEN, while display and other checks | |
1057 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1058 | * chips, etc.). | |
1059 | */ | |
cae5852d ZN |
1060 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1061 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1062 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1063 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1064 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1065 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
cae5852d ZN |
1066 | |
1067 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) | |
1068 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) | |
3d29b842 | 1069 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
cae5852d ZN |
1070 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1071 | ||
1d2a314c DV |
1072 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6) |
1073 | ||
05394f39 | 1074 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1075 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1076 | ||
1077 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte | |
1078 | * rows, which changed the alignment requirements and fence programming. | |
1079 | */ | |
1080 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
1081 | IS_I915GM(dev))) | |
1082 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
1083 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1084 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1085 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
1086 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) | |
1087 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
1088 | /* dsparb controlled by hw only */ | |
1089 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1090 | ||
1091 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
1092 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
1093 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d | 1094 | |
7e508a27 | 1095 | #define HAS_PCH_SPLIT(dev) (INTEL_INFO(dev)->has_pch_split) |
eceae481 | 1096 | #define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5) |
cae5852d ZN |
1097 | |
1098 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) | |
eb877ebf | 1099 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
1100 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
1101 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
1102 | ||
05394f39 CW |
1103 | #include "i915_trace.h" |
1104 | ||
83b7f9ac ED |
1105 | /** |
1106 | * RC6 is a special power stage which allows the GPU to enter an very | |
1107 | * low-voltage mode when idle, using down to 0V while at this stage. This | |
1108 | * stage is entered automatically when the GPU is idle when RC6 support is | |
1109 | * enabled, and as soon as new workload arises GPU wakes up automatically as well. | |
1110 | * | |
1111 | * There are different RC6 modes available in Intel GPU, which differentiate | |
1112 | * among each other with the latency required to enter and leave RC6 and | |
1113 | * voltage consumed by the GPU in different states. | |
1114 | * | |
1115 | * The combination of the following flags define which states GPU is allowed | |
1116 | * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and | |
1117 | * RC6pp is deepest RC6. Their support by hardware varies according to the | |
1118 | * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one | |
1119 | * which brings the most power savings; deeper states save more power, but | |
1120 | * require higher latency to switch to and wake up. | |
1121 | */ | |
1122 | #define INTEL_RC6_ENABLE (1<<0) | |
1123 | #define INTEL_RC6p_ENABLE (1<<1) | |
1124 | #define INTEL_RC6pp_ENABLE (1<<2) | |
1125 | ||
c153f45f | 1126 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 1127 | extern int i915_max_ioctl; |
a35d9d3c BW |
1128 | extern unsigned int i915_fbpercrtc __always_unused; |
1129 | extern int i915_panel_ignore_lid __read_mostly; | |
1130 | extern unsigned int i915_powersave __read_mostly; | |
f45b5557 | 1131 | extern int i915_semaphores __read_mostly; |
a35d9d3c | 1132 | extern unsigned int i915_lvds_downclock __read_mostly; |
121d527a | 1133 | extern int i915_lvds_channel_mode __read_mostly; |
4415e63b | 1134 | extern int i915_panel_use_ssc __read_mostly; |
a35d9d3c | 1135 | extern int i915_vbt_sdvo_panel_type __read_mostly; |
c0f372b3 | 1136 | extern int i915_enable_rc6 __read_mostly; |
4415e63b | 1137 | extern int i915_enable_fbc __read_mostly; |
a35d9d3c | 1138 | extern bool i915_enable_hangcheck __read_mostly; |
650dc07e | 1139 | extern int i915_enable_ppgtt __read_mostly; |
b3a83639 | 1140 | |
6a9ee8af DA |
1141 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
1142 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
1143 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
1144 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
1145 | ||
1da177e4 | 1146 | /* i915_dma.c */ |
d05c617e | 1147 | void i915_update_dri1_breadcrumb(struct drm_device *dev); |
84b1fd10 | 1148 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 1149 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 1150 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 1151 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 1152 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
1153 | extern void i915_driver_preclose(struct drm_device *dev, |
1154 | struct drm_file *file_priv); | |
673a394b EA |
1155 | extern void i915_driver_postclose(struct drm_device *dev, |
1156 | struct drm_file *file_priv); | |
84b1fd10 | 1157 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 1158 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
1159 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
1160 | unsigned long arg); | |
c43b5634 | 1161 | #endif |
673a394b | 1162 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
1163 | struct drm_clip_rect *box, |
1164 | int DR1, int DR4); | |
d4b8bb2a | 1165 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
1166 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
1167 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
1168 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
1169 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
1170 | ||
af6061af | 1171 | |
1da177e4 | 1172 | /* i915_irq.c */ |
f65d9421 | 1173 | void i915_hangcheck_elapsed(unsigned long data); |
527f9e90 | 1174 | void i915_handle_error(struct drm_device *dev, bool wedged); |
1da177e4 | 1175 | |
f71d4af4 | 1176 | extern void intel_irq_init(struct drm_device *dev); |
b1f14ad0 | 1177 | |
742cbee8 DV |
1178 | void i915_error_state_free(struct kref *error_ref); |
1179 | ||
7c463586 KP |
1180 | void |
1181 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1182 | ||
1183 | void | |
1184 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1185 | ||
0206e353 | 1186 | void intel_enable_asle(struct drm_device *dev); |
01c66889 | 1187 | |
3bd3c932 CW |
1188 | #ifdef CONFIG_DEBUG_FS |
1189 | extern void i915_destroy_error_state(struct drm_device *dev); | |
1190 | #else | |
1191 | #define i915_destroy_error_state(x) | |
1192 | #endif | |
1193 | ||
7c463586 | 1194 | |
673a394b EA |
1195 | /* i915_gem.c */ |
1196 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1197 | struct drm_file *file_priv); | |
1198 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1199 | struct drm_file *file_priv); | |
1200 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1201 | struct drm_file *file_priv); | |
1202 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1203 | struct drm_file *file_priv); | |
1204 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1205 | struct drm_file *file_priv); | |
de151cf6 JB |
1206 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1207 | struct drm_file *file_priv); | |
673a394b EA |
1208 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1209 | struct drm_file *file_priv); | |
1210 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1211 | struct drm_file *file_priv); | |
1212 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1213 | struct drm_file *file_priv); | |
76446cac JB |
1214 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1215 | struct drm_file *file_priv); | |
673a394b EA |
1216 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1217 | struct drm_file *file_priv); | |
1218 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1219 | struct drm_file *file_priv); | |
1220 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1221 | struct drm_file *file_priv); | |
1222 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
1223 | struct drm_file *file_priv); | |
3ef94daa CW |
1224 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1225 | struct drm_file *file_priv); | |
673a394b EA |
1226 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
1227 | struct drm_file *file_priv); | |
1228 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
1229 | struct drm_file *file_priv); | |
1230 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
1231 | struct drm_file *file_priv); | |
1232 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
1233 | struct drm_file *file_priv); | |
5a125c3c EA |
1234 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
1235 | struct drm_file *file_priv); | |
23ba4fd0 BW |
1236 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
1237 | struct drm_file *file_priv); | |
673a394b | 1238 | void i915_gem_load(struct drm_device *dev); |
673a394b | 1239 | int i915_gem_init_object(struct drm_gem_object *obj); |
db53a302 | 1240 | int __must_check i915_gem_flush_ring(struct intel_ring_buffer *ring, |
88241785 CW |
1241 | uint32_t invalidate_domains, |
1242 | uint32_t flush_domains); | |
05394f39 CW |
1243 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
1244 | size_t size); | |
673a394b | 1245 | void i915_gem_free_object(struct drm_gem_object *obj); |
2021746e CW |
1246 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
1247 | uint32_t alignment, | |
1248 | bool map_and_fenceable); | |
05394f39 | 1249 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
2021746e | 1250 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
05394f39 | 1251 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 1252 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 1253 | |
54cf91dc | 1254 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
ce453d81 | 1255 | int __must_check i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj); |
2911a35b BW |
1256 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
1257 | struct intel_ring_buffer *to); | |
54cf91dc | 1258 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, |
1ec14ad3 CW |
1259 | struct intel_ring_buffer *ring, |
1260 | u32 seqno); | |
54cf91dc | 1261 | |
ff72145b DA |
1262 | int i915_gem_dumb_create(struct drm_file *file_priv, |
1263 | struct drm_device *dev, | |
1264 | struct drm_mode_create_dumb *args); | |
1265 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
1266 | uint32_t handle, uint64_t *offset); | |
1267 | int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev, | |
0206e353 | 1268 | uint32_t handle); |
f787a5f5 CW |
1269 | /** |
1270 | * Returns true if seq1 is later than seq2. | |
1271 | */ | |
1272 | static inline bool | |
1273 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
1274 | { | |
1275 | return (int32_t)(seq1 - seq2) >= 0; | |
1276 | } | |
1277 | ||
53d227f2 | 1278 | u32 i915_gem_next_request_seqno(struct intel_ring_buffer *ring); |
54cf91dc | 1279 | |
06d98131 | 1280 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 1281 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 1282 | |
9a5a53b3 | 1283 | static inline bool |
1690e1eb CW |
1284 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) |
1285 | { | |
1286 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1287 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1288 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
9a5a53b3 CW |
1289 | return true; |
1290 | } else | |
1291 | return false; | |
1690e1eb CW |
1292 | } |
1293 | ||
1294 | static inline void | |
1295 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
1296 | { | |
1297 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1298 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1299 | dev_priv->fence_regs[obj->fence_reg].pin_count--; | |
1300 | } | |
1301 | } | |
1302 | ||
b09a1fec | 1303 | void i915_gem_retire_requests(struct drm_device *dev); |
a71d8d94 CW |
1304 | void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring); |
1305 | ||
069efc1d | 1306 | void i915_gem_reset(struct drm_device *dev); |
05394f39 | 1307 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
2021746e CW |
1308 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
1309 | uint32_t read_domains, | |
1310 | uint32_t write_domain); | |
a8198eea | 1311 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 1312 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 | 1313 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
b9524a1e | 1314 | void i915_gem_l3_remap(struct drm_device *dev); |
f691e2f4 | 1315 | void i915_gem_init_swizzling(struct drm_device *dev); |
e21af88d | 1316 | void i915_gem_init_ppgtt(struct drm_device *dev); |
79e53945 | 1317 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 1318 | int __must_check i915_gpu_idle(struct drm_device *dev); |
2021746e | 1319 | int __must_check i915_gem_idle(struct drm_device *dev); |
db53a302 CW |
1320 | int __must_check i915_add_request(struct intel_ring_buffer *ring, |
1321 | struct drm_file *file, | |
1322 | struct drm_i915_gem_request *request); | |
199b2bc2 BW |
1323 | int __must_check i915_wait_seqno(struct intel_ring_buffer *ring, |
1324 | uint32_t seqno); | |
de151cf6 | 1325 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
1326 | int __must_check |
1327 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
1328 | bool write); | |
1329 | int __must_check | |
dabdfe02 CW |
1330 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
1331 | int __must_check | |
2da3b9b9 CW |
1332 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
1333 | u32 alignment, | |
2021746e | 1334 | struct intel_ring_buffer *pipelined); |
71acb5eb | 1335 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 1336 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
1337 | int id, |
1338 | int align); | |
71acb5eb | 1339 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 1340 | struct drm_i915_gem_object *obj); |
71acb5eb | 1341 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
05394f39 | 1342 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 1343 | |
467cffba | 1344 | uint32_t |
e28f8711 CW |
1345 | i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev, |
1346 | uint32_t size, | |
1347 | int tiling_mode); | |
467cffba | 1348 | |
e4ffd173 CW |
1349 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
1350 | enum i915_cache_level cache_level); | |
1351 | ||
76aaf220 | 1352 | /* i915_gem_gtt.c */ |
1d2a314c DV |
1353 | int __must_check i915_gem_init_aliasing_ppgtt(struct drm_device *dev); |
1354 | void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev); | |
7bddb01f DV |
1355 | void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt, |
1356 | struct drm_i915_gem_object *obj, | |
1357 | enum i915_cache_level cache_level); | |
1358 | void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt, | |
1359 | struct drm_i915_gem_object *obj); | |
1d2a314c | 1360 | |
76aaf220 | 1361 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 DV |
1362 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
1363 | void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj, | |
e4ffd173 | 1364 | enum i915_cache_level cache_level); |
05394f39 | 1365 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
74163907 | 1366 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
644ec02b DV |
1367 | void i915_gem_init_global_gtt(struct drm_device *dev, |
1368 | unsigned long start, | |
1369 | unsigned long mappable_end, | |
1370 | unsigned long end); | |
76aaf220 | 1371 | |
b47eb4a2 | 1372 | /* i915_gem_evict.c */ |
2021746e CW |
1373 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
1374 | unsigned alignment, bool mappable); | |
a39d7efc | 1375 | int i915_gem_evict_everything(struct drm_device *dev, bool purgeable_only); |
b47eb4a2 | 1376 | |
9797fbfb CW |
1377 | /* i915_gem_stolen.c */ |
1378 | int i915_gem_init_stolen(struct drm_device *dev); | |
1379 | void i915_gem_cleanup_stolen(struct drm_device *dev); | |
1380 | ||
673a394b EA |
1381 | /* i915_gem_tiling.c */ |
1382 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
05394f39 CW |
1383 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
1384 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
1385 | |
1386 | /* i915_gem_debug.c */ | |
05394f39 | 1387 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
673a394b | 1388 | const char *where, uint32_t mark); |
23bc5982 CW |
1389 | #if WATCH_LISTS |
1390 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 1391 | #else |
23bc5982 | 1392 | #define i915_verify_lists(dev) 0 |
673a394b | 1393 | #endif |
05394f39 CW |
1394 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
1395 | int handle); | |
1396 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, | |
673a394b | 1397 | const char *where, uint32_t mark); |
1da177e4 | 1398 | |
2017263e | 1399 | /* i915_debugfs.c */ |
27c202ad BG |
1400 | int i915_debugfs_init(struct drm_minor *minor); |
1401 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 1402 | |
317c35d1 JB |
1403 | /* i915_suspend.c */ |
1404 | extern int i915_save_state(struct drm_device *dev); | |
1405 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
1406 | |
1407 | /* i915_suspend.c */ | |
1408 | extern int i915_save_state(struct drm_device *dev); | |
1409 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 1410 | |
0136db58 BW |
1411 | /* i915_sysfs.c */ |
1412 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
1413 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
1414 | ||
f899fc64 CW |
1415 | /* intel_i2c.c */ |
1416 | extern int intel_setup_gmbus(struct drm_device *dev); | |
1417 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
3bd7d909 DK |
1418 | extern inline bool intel_gmbus_is_port_valid(unsigned port) |
1419 | { | |
2ed06c93 | 1420 | return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD); |
3bd7d909 DK |
1421 | } |
1422 | ||
1423 | extern struct i2c_adapter *intel_gmbus_get_adapter( | |
1424 | struct drm_i915_private *dev_priv, unsigned port); | |
e957d772 CW |
1425 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
1426 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
b8232e90 CW |
1427 | extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
1428 | { | |
1429 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
1430 | } | |
f899fc64 CW |
1431 | extern void intel_i2c_reset(struct drm_device *dev); |
1432 | ||
3b617967 | 1433 | /* intel_opregion.c */ |
44834a67 CW |
1434 | extern int intel_opregion_setup(struct drm_device *dev); |
1435 | #ifdef CONFIG_ACPI | |
1436 | extern void intel_opregion_init(struct drm_device *dev); | |
1437 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 CW |
1438 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
1439 | extern void intel_opregion_gse_intr(struct drm_device *dev); | |
1440 | extern void intel_opregion_enable_asle(struct drm_device *dev); | |
65e082c9 | 1441 | #else |
44834a67 CW |
1442 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
1443 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 CW |
1444 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
1445 | static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; } | |
1446 | static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; } | |
65e082c9 | 1447 | #endif |
8ee1c3db | 1448 | |
723bfd70 JB |
1449 | /* intel_acpi.c */ |
1450 | #ifdef CONFIG_ACPI | |
1451 | extern void intel_register_dsm_handler(void); | |
1452 | extern void intel_unregister_dsm_handler(void); | |
1453 | #else | |
1454 | static inline void intel_register_dsm_handler(void) { return; } | |
1455 | static inline void intel_unregister_dsm_handler(void) { return; } | |
1456 | #endif /* CONFIG_ACPI */ | |
1457 | ||
79e53945 | 1458 | /* modesetting */ |
f817586c | 1459 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 1460 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 1461 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 1462 | extern void intel_modeset_cleanup(struct drm_device *dev); |
28d52043 | 1463 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
ee5382ae | 1464 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 1465 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 1466 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
9fb526db | 1467 | extern void ironlake_init_pch_refclk(struct drm_device *dev); |
d5bb081b | 1468 | extern void ironlake_enable_rc6(struct drm_device *dev); |
3b8d8d91 | 1469 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0206e353 AJ |
1470 | extern void intel_detect_pch(struct drm_device *dev); |
1471 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 1472 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 1473 | |
2911a35b | 1474 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
8d715f00 KP |
1475 | extern void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
1476 | extern void __gen6_gt_force_wake_mt_get(struct drm_i915_private *dev_priv); | |
1477 | extern void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
1478 | extern void __gen6_gt_force_wake_mt_put(struct drm_i915_private *dev_priv); | |
1479 | ||
575155a9 JB |
1480 | extern void vlv_force_wake_get(struct drm_i915_private *dev_priv); |
1481 | extern void vlv_force_wake_put(struct drm_i915_private *dev_priv); | |
1482 | ||
6ef3d427 | 1483 | /* overlay */ |
3bd3c932 | 1484 | #ifdef CONFIG_DEBUG_FS |
6ef3d427 CW |
1485 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
1486 | extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
1487 | |
1488 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
1489 | extern void intel_display_print_error_state(struct seq_file *m, | |
1490 | struct drm_device *dev, | |
1491 | struct intel_display_error_state *error); | |
3bd3c932 | 1492 | #endif |
6ef3d427 | 1493 | |
b7287d80 BW |
1494 | /* On SNB platform, before reading ring registers forcewake bit |
1495 | * must be set to prevent GT core from power down and stale values being | |
1496 | * returned. | |
1497 | */ | |
fcca7926 BW |
1498 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
1499 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
67a3744f | 1500 | int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv); |
b7287d80 | 1501 | |
5f75377d | 1502 | #define __i915_read(x, y) \ |
f7000883 | 1503 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg); |
fcca7926 | 1504 | |
5f75377d KP |
1505 | __i915_read(8, b) |
1506 | __i915_read(16, w) | |
1507 | __i915_read(32, l) | |
1508 | __i915_read(64, q) | |
1509 | #undef __i915_read | |
1510 | ||
1511 | #define __i915_write(x, y) \ | |
f7000883 AK |
1512 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val); |
1513 | ||
5f75377d KP |
1514 | __i915_write(8, b) |
1515 | __i915_write(16, w) | |
1516 | __i915_write(32, l) | |
1517 | __i915_write(64, q) | |
1518 | #undef __i915_write | |
1519 | ||
1520 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) | |
1521 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) | |
1522 | ||
1523 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) | |
1524 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) | |
1525 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) | |
1526 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) | |
1527 | ||
1528 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) | |
1529 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) | |
cae5852d ZN |
1530 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
1531 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) | |
5f75377d KP |
1532 | |
1533 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) | |
1534 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) | |
cae5852d ZN |
1535 | |
1536 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
1537 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
1538 | ||
ba4f01a3 | 1539 | |
1da177e4 | 1540 | #endif |