Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 CW |
33 | #include <uapi/drm/i915_drm.h> |
34 | ||
585fb111 | 35 | #include "i915_reg.h" |
79e53945 | 36 | #include "intel_bios.h" |
8187a2b7 | 37 | #include "intel_ringbuffer.h" |
0839ccb8 | 38 | #include <linux/io-mapping.h> |
f899fc64 | 39 | #include <linux/i2c.h> |
c167a6fc | 40 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 41 | #include <drm/intel-gtt.h> |
aaa6fd2a | 42 | #include <linux/backlight.h> |
2911a35b | 43 | #include <linux/intel-iommu.h> |
742cbee8 | 44 | #include <linux/kref.h> |
9ee32fea | 45 | #include <linux/pm_qos.h> |
585fb111 | 46 | |
1da177e4 LT |
47 | /* General customization: |
48 | */ | |
49 | ||
50 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
51 | ||
52 | #define DRIVER_NAME "i915" | |
53 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 54 | #define DRIVER_DATE "20080730" |
1da177e4 | 55 | |
317c35d1 JB |
56 | enum pipe { |
57 | PIPE_A = 0, | |
58 | PIPE_B, | |
9db4a9c7 JB |
59 | PIPE_C, |
60 | I915_MAX_PIPES | |
317c35d1 | 61 | }; |
9db4a9c7 | 62 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 63 | |
a5c961d1 PZ |
64 | enum transcoder { |
65 | TRANSCODER_A = 0, | |
66 | TRANSCODER_B, | |
67 | TRANSCODER_C, | |
68 | TRANSCODER_EDP = 0xF, | |
69 | }; | |
70 | #define transcoder_name(t) ((t) + 'A') | |
71 | ||
80824003 JB |
72 | enum plane { |
73 | PLANE_A = 0, | |
74 | PLANE_B, | |
9db4a9c7 | 75 | PLANE_C, |
80824003 | 76 | }; |
9db4a9c7 | 77 | #define plane_name(p) ((p) + 'A') |
52440211 | 78 | |
2b139522 ED |
79 | enum port { |
80 | PORT_A = 0, | |
81 | PORT_B, | |
82 | PORT_C, | |
83 | PORT_D, | |
84 | PORT_E, | |
85 | I915_MAX_PORTS | |
86 | }; | |
87 | #define port_name(p) ((p) + 'A') | |
88 | ||
2a2d5482 CW |
89 | #define I915_GEM_GPU_DOMAINS \ |
90 | (I915_GEM_DOMAIN_RENDER | \ | |
91 | I915_GEM_DOMAIN_SAMPLER | \ | |
92 | I915_GEM_DOMAIN_COMMAND | \ | |
93 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
94 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 95 | |
9db4a9c7 JB |
96 | #define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++) |
97 | ||
6c2b7c12 DV |
98 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
99 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
100 | if ((intel_encoder)->base.crtc == (__crtc)) | |
101 | ||
ee7b9f93 JB |
102 | struct intel_pch_pll { |
103 | int refcount; /* count of number of CRTCs sharing this PLL */ | |
104 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ | |
105 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
106 | int pll_reg; | |
107 | int fp0_reg; | |
108 | int fp1_reg; | |
109 | }; | |
110 | #define I915_NUM_PLLS 2 | |
111 | ||
e69d0bc1 DV |
112 | /* Used by dp and fdi links */ |
113 | struct intel_link_m_n { | |
114 | uint32_t tu; | |
115 | uint32_t gmch_m; | |
116 | uint32_t gmch_n; | |
117 | uint32_t link_m; | |
118 | uint32_t link_n; | |
119 | }; | |
120 | ||
121 | void intel_link_compute_m_n(int bpp, int nlanes, | |
122 | int pixel_clock, int link_clock, | |
123 | struct intel_link_m_n *m_n); | |
124 | ||
6441ab5f PZ |
125 | struct intel_ddi_plls { |
126 | int spll_refcount; | |
127 | int wrpll1_refcount; | |
128 | int wrpll2_refcount; | |
129 | }; | |
130 | ||
1da177e4 LT |
131 | /* Interface history: |
132 | * | |
133 | * 1.1: Original. | |
0d6aa60b DA |
134 | * 1.2: Add Power Management |
135 | * 1.3: Add vblank support | |
de227f5f | 136 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 137 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
138 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
139 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
140 | */ |
141 | #define DRIVER_MAJOR 1 | |
2228ed67 | 142 | #define DRIVER_MINOR 6 |
1da177e4 LT |
143 | #define DRIVER_PATCHLEVEL 0 |
144 | ||
673a394b | 145 | #define WATCH_COHERENCY 0 |
23bc5982 | 146 | #define WATCH_LISTS 0 |
42d6ab48 | 147 | #define WATCH_GTT 0 |
673a394b | 148 | |
71acb5eb DA |
149 | #define I915_GEM_PHYS_CURSOR_0 1 |
150 | #define I915_GEM_PHYS_CURSOR_1 2 | |
151 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
152 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
153 | ||
154 | struct drm_i915_gem_phys_object { | |
155 | int id; | |
156 | struct page **page_list; | |
157 | drm_dma_handle_t *handle; | |
05394f39 | 158 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
159 | }; |
160 | ||
0a3e67a4 JB |
161 | struct opregion_header; |
162 | struct opregion_acpi; | |
163 | struct opregion_swsci; | |
164 | struct opregion_asle; | |
8d715f00 | 165 | struct drm_i915_private; |
0a3e67a4 | 166 | |
8ee1c3db | 167 | struct intel_opregion { |
5bc4418b BW |
168 | struct opregion_header __iomem *header; |
169 | struct opregion_acpi __iomem *acpi; | |
170 | struct opregion_swsci __iomem *swsci; | |
171 | struct opregion_asle __iomem *asle; | |
172 | void __iomem *vbt; | |
01fe9dbd | 173 | u32 __iomem *lid_state; |
8ee1c3db | 174 | }; |
44834a67 | 175 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 176 | |
6ef3d427 CW |
177 | struct intel_overlay; |
178 | struct intel_overlay_error_state; | |
179 | ||
7c1c2871 DA |
180 | struct drm_i915_master_private { |
181 | drm_local_map_t *sarea; | |
182 | struct _drm_i915_sarea *sarea_priv; | |
183 | }; | |
de151cf6 | 184 | #define I915_FENCE_REG_NONE -1 |
4b9de737 DV |
185 | #define I915_MAX_NUM_FENCES 16 |
186 | /* 16 fences + sign bit for FENCE_REG_NONE */ | |
187 | #define I915_MAX_NUM_FENCE_BITS 5 | |
de151cf6 JB |
188 | |
189 | struct drm_i915_fence_reg { | |
007cc8ac | 190 | struct list_head lru_list; |
caea7476 | 191 | struct drm_i915_gem_object *obj; |
1690e1eb | 192 | int pin_count; |
de151cf6 | 193 | }; |
7c1c2871 | 194 | |
9b9d172d | 195 | struct sdvo_device_mapping { |
e957d772 | 196 | u8 initialized; |
9b9d172d | 197 | u8 dvo_port; |
198 | u8 slave_addr; | |
199 | u8 dvo_wiring; | |
e957d772 | 200 | u8 i2c_pin; |
b1083333 | 201 | u8 ddc_pin; |
9b9d172d | 202 | }; |
203 | ||
c4a1d9e4 CW |
204 | struct intel_display_error_state; |
205 | ||
63eeaf38 | 206 | struct drm_i915_error_state { |
742cbee8 | 207 | struct kref ref; |
63eeaf38 JB |
208 | u32 eir; |
209 | u32 pgtbl_er; | |
be998e2e | 210 | u32 ier; |
b9a3906b | 211 | u32 ccid; |
9574b3fe | 212 | bool waiting[I915_NUM_RINGS]; |
9db4a9c7 | 213 | u32 pipestat[I915_MAX_PIPES]; |
c1cd90ed DV |
214 | u32 tail[I915_NUM_RINGS]; |
215 | u32 head[I915_NUM_RINGS]; | |
d27b1e0e DV |
216 | u32 ipeir[I915_NUM_RINGS]; |
217 | u32 ipehr[I915_NUM_RINGS]; | |
218 | u32 instdone[I915_NUM_RINGS]; | |
219 | u32 acthd[I915_NUM_RINGS]; | |
7e3b8737 | 220 | u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
df2b23d9 | 221 | u32 semaphore_seqno[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
12f55818 | 222 | u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */ |
7e3b8737 DV |
223 | /* our own tracking of ring head and tail */ |
224 | u32 cpu_ring_head[I915_NUM_RINGS]; | |
225 | u32 cpu_ring_tail[I915_NUM_RINGS]; | |
1d8f38f4 | 226 | u32 error; /* gen6+ */ |
71e172e8 | 227 | u32 err_int; /* gen7 */ |
c1cd90ed DV |
228 | u32 instpm[I915_NUM_RINGS]; |
229 | u32 instps[I915_NUM_RINGS]; | |
050ee91f | 230 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
d27b1e0e | 231 | u32 seqno[I915_NUM_RINGS]; |
9df30794 | 232 | u64 bbaddr; |
33f3f518 DV |
233 | u32 fault_reg[I915_NUM_RINGS]; |
234 | u32 done_reg; | |
c1cd90ed | 235 | u32 faddr[I915_NUM_RINGS]; |
4b9de737 | 236 | u64 fence[I915_MAX_NUM_FENCES]; |
63eeaf38 | 237 | struct timeval time; |
52d39a21 CW |
238 | struct drm_i915_error_ring { |
239 | struct drm_i915_error_object { | |
240 | int page_count; | |
241 | u32 gtt_offset; | |
242 | u32 *pages[0]; | |
243 | } *ringbuffer, *batchbuffer; | |
244 | struct drm_i915_error_request { | |
245 | long jiffies; | |
246 | u32 seqno; | |
ee4f42b1 | 247 | u32 tail; |
52d39a21 CW |
248 | } *requests; |
249 | int num_requests; | |
250 | } ring[I915_NUM_RINGS]; | |
9df30794 | 251 | struct drm_i915_error_buffer { |
a779e5ab | 252 | u32 size; |
9df30794 | 253 | u32 name; |
0201f1ec | 254 | u32 rseqno, wseqno; |
9df30794 CW |
255 | u32 gtt_offset; |
256 | u32 read_domains; | |
257 | u32 write_domain; | |
4b9de737 | 258 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
259 | s32 pinned:2; |
260 | u32 tiling:2; | |
261 | u32 dirty:1; | |
262 | u32 purgeable:1; | |
5d1333fc | 263 | s32 ring:4; |
93dfb40c | 264 | u32 cache_level:2; |
c724e8a9 CW |
265 | } *active_bo, *pinned_bo; |
266 | u32 active_bo_count, pinned_bo_count; | |
6ef3d427 | 267 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 268 | struct intel_display_error_state *display; |
63eeaf38 JB |
269 | }; |
270 | ||
e70236a8 | 271 | struct drm_i915_display_funcs { |
ee5382ae | 272 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
273 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
274 | void (*disable_fbc)(struct drm_device *dev); | |
275 | int (*get_display_clock_speed)(struct drm_device *dev); | |
276 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
d210246a | 277 | void (*update_wm)(struct drm_device *dev); |
b840d907 JB |
278 | void (*update_sprite_wm)(struct drm_device *dev, int pipe, |
279 | uint32_t sprite_width, int pixel_size); | |
1f8eeabf ED |
280 | void (*update_linetime_wm)(struct drm_device *dev, int pipe, |
281 | struct drm_display_mode *mode); | |
47fab737 | 282 | void (*modeset_global_resources)(struct drm_device *dev); |
f564048e EA |
283 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
284 | struct drm_display_mode *mode, | |
285 | struct drm_display_mode *adjusted_mode, | |
286 | int x, int y, | |
287 | struct drm_framebuffer *old_fb); | |
76e5a89c DV |
288 | void (*crtc_enable)(struct drm_crtc *crtc); |
289 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 290 | void (*off)(struct drm_crtc *crtc); |
e0dac65e WF |
291 | void (*write_eld)(struct drm_connector *connector, |
292 | struct drm_crtc *crtc); | |
674cf967 | 293 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 294 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
295 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
296 | struct drm_framebuffer *fb, | |
297 | struct drm_i915_gem_object *obj); | |
17638cd6 JB |
298 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
299 | int x, int y); | |
20afbda2 | 300 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
301 | /* clock updates for mode set */ |
302 | /* cursor updates */ | |
303 | /* render clock increase/decrease */ | |
304 | /* display clock increase/decrease */ | |
305 | /* pll clock increase/decrease */ | |
e70236a8 JB |
306 | }; |
307 | ||
990bbdad CW |
308 | struct drm_i915_gt_funcs { |
309 | void (*force_wake_get)(struct drm_i915_private *dev_priv); | |
310 | void (*force_wake_put)(struct drm_i915_private *dev_priv); | |
311 | }; | |
312 | ||
c96ea64e DV |
313 | #define DEV_INFO_FLAGS \ |
314 | DEV_INFO_FLAG(is_mobile) DEV_INFO_SEP \ | |
315 | DEV_INFO_FLAG(is_i85x) DEV_INFO_SEP \ | |
316 | DEV_INFO_FLAG(is_i915g) DEV_INFO_SEP \ | |
317 | DEV_INFO_FLAG(is_i945gm) DEV_INFO_SEP \ | |
318 | DEV_INFO_FLAG(is_g33) DEV_INFO_SEP \ | |
319 | DEV_INFO_FLAG(need_gfx_hws) DEV_INFO_SEP \ | |
320 | DEV_INFO_FLAG(is_g4x) DEV_INFO_SEP \ | |
321 | DEV_INFO_FLAG(is_pineview) DEV_INFO_SEP \ | |
322 | DEV_INFO_FLAG(is_broadwater) DEV_INFO_SEP \ | |
323 | DEV_INFO_FLAG(is_crestline) DEV_INFO_SEP \ | |
324 | DEV_INFO_FLAG(is_ivybridge) DEV_INFO_SEP \ | |
325 | DEV_INFO_FLAG(is_valleyview) DEV_INFO_SEP \ | |
326 | DEV_INFO_FLAG(is_haswell) DEV_INFO_SEP \ | |
327 | DEV_INFO_FLAG(has_force_wake) DEV_INFO_SEP \ | |
328 | DEV_INFO_FLAG(has_fbc) DEV_INFO_SEP \ | |
329 | DEV_INFO_FLAG(has_pipe_cxsr) DEV_INFO_SEP \ | |
330 | DEV_INFO_FLAG(has_hotplug) DEV_INFO_SEP \ | |
331 | DEV_INFO_FLAG(cursor_needs_physical) DEV_INFO_SEP \ | |
332 | DEV_INFO_FLAG(has_overlay) DEV_INFO_SEP \ | |
333 | DEV_INFO_FLAG(overlay_needs_physical) DEV_INFO_SEP \ | |
334 | DEV_INFO_FLAG(supports_tv) DEV_INFO_SEP \ | |
335 | DEV_INFO_FLAG(has_bsd_ring) DEV_INFO_SEP \ | |
336 | DEV_INFO_FLAG(has_blt_ring) DEV_INFO_SEP \ | |
337 | DEV_INFO_FLAG(has_llc) | |
338 | ||
cfdf1fa2 | 339 | struct intel_device_info { |
10fce67a | 340 | u32 display_mmio_offset; |
c96c3a8c | 341 | u8 gen; |
0206e353 AJ |
342 | u8 is_mobile:1; |
343 | u8 is_i85x:1; | |
344 | u8 is_i915g:1; | |
345 | u8 is_i945gm:1; | |
346 | u8 is_g33:1; | |
347 | u8 need_gfx_hws:1; | |
348 | u8 is_g4x:1; | |
349 | u8 is_pineview:1; | |
350 | u8 is_broadwater:1; | |
351 | u8 is_crestline:1; | |
352 | u8 is_ivybridge:1; | |
70a3eb7a | 353 | u8 is_valleyview:1; |
b7884eb4 | 354 | u8 has_force_wake:1; |
4cae9ae0 | 355 | u8 is_haswell:1; |
0206e353 AJ |
356 | u8 has_fbc:1; |
357 | u8 has_pipe_cxsr:1; | |
358 | u8 has_hotplug:1; | |
359 | u8 cursor_needs_physical:1; | |
360 | u8 has_overlay:1; | |
361 | u8 overlay_needs_physical:1; | |
362 | u8 supports_tv:1; | |
363 | u8 has_bsd_ring:1; | |
364 | u8 has_blt_ring:1; | |
3d29b842 | 365 | u8 has_llc:1; |
cfdf1fa2 KH |
366 | }; |
367 | ||
7faf1ab2 DV |
368 | enum i915_cache_level { |
369 | I915_CACHE_NONE = 0, | |
370 | I915_CACHE_LLC, | |
371 | I915_CACHE_LLC_MLC, /* gen6+, in docs at least! */ | |
372 | }; | |
373 | ||
5d4545ae BW |
374 | /* The Graphics Translation Table is the way in which GEN hardware translates a |
375 | * Graphics Virtual Address into a Physical Address. In addition to the normal | |
376 | * collateral associated with any va->pa translations GEN hardware also has a | |
377 | * portion of the GTT which can be mapped by the CPU and remain both coherent | |
378 | * and correct (in cases like swizzling). That region is referred to as GMADR in | |
379 | * the spec. | |
380 | */ | |
381 | struct i915_gtt { | |
382 | unsigned long start; /* Start offset of used GTT */ | |
383 | size_t total; /* Total size GTT can map */ | |
384 | ||
385 | unsigned long mappable_end; /* End offset that we can CPU map */ | |
386 | struct io_mapping *mappable; /* Mapping to our CPU mappable region */ | |
387 | phys_addr_t mappable_base; /* PA of our GMADR */ | |
388 | ||
389 | /** "Graphics Stolen Memory" holds the global PTEs */ | |
390 | void __iomem *gsm; | |
a81cc00c BW |
391 | |
392 | bool do_idle_maps; | |
9c61a32d BW |
393 | dma_addr_t scratch_page_dma; |
394 | struct page *scratch_page; | |
7faf1ab2 DV |
395 | |
396 | /* global gtt ops */ | |
397 | void (*gtt_clear_range)(struct drm_device *dev, | |
398 | unsigned int first_entry, | |
399 | unsigned int num_entries); | |
400 | void (*gtt_insert_entries)(struct drm_device *dev, | |
401 | struct sg_table *st, | |
402 | unsigned int pg_start, | |
403 | enum i915_cache_level cache_level); | |
5d4545ae BW |
404 | }; |
405 | ||
1d2a314c DV |
406 | #define I915_PPGTT_PD_ENTRIES 512 |
407 | #define I915_PPGTT_PT_ENTRIES 1024 | |
408 | struct i915_hw_ppgtt { | |
8f2c59f0 | 409 | struct drm_device *dev; |
1d2a314c DV |
410 | unsigned num_pd_entries; |
411 | struct page **pt_pages; | |
412 | uint32_t pd_offset; | |
413 | dma_addr_t *pt_dma_addr; | |
414 | dma_addr_t scratch_page_dma_addr; | |
def886c3 DV |
415 | |
416 | /* pte functions, mirroring the interface of the global gtt. */ | |
417 | void (*clear_range)(struct i915_hw_ppgtt *ppgtt, | |
418 | unsigned int first_entry, | |
419 | unsigned int num_entries); | |
420 | void (*insert_entries)(struct i915_hw_ppgtt *ppgtt, | |
421 | struct sg_table *st, | |
422 | unsigned int pg_start, | |
423 | enum i915_cache_level cache_level); | |
1d2a314c DV |
424 | }; |
425 | ||
40521054 BW |
426 | |
427 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
428 | #define DEFAULT_CONTEXT_ID 0 | |
429 | struct i915_hw_context { | |
430 | int id; | |
e0556841 | 431 | bool is_initialized; |
40521054 BW |
432 | struct drm_i915_file_private *file_priv; |
433 | struct intel_ring_buffer *ring; | |
434 | struct drm_i915_gem_object *obj; | |
435 | }; | |
436 | ||
b5e50c3f | 437 | enum no_fbc_reason { |
bed4a673 | 438 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
b5e50c3f JB |
439 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
440 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
441 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
442 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
443 | FBC_NOT_TILED, /* buffer not tiled */ | |
9c928d16 | 444 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
c1a9f047 | 445 | FBC_MODULE_PARAM, |
b5e50c3f JB |
446 | }; |
447 | ||
3bad0781 | 448 | enum intel_pch { |
f0350830 | 449 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
450 | PCH_IBX, /* Ibexpeak PCH */ |
451 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 452 | PCH_LPT, /* Lynxpoint PCH */ |
3bad0781 ZW |
453 | }; |
454 | ||
988d6ee8 PZ |
455 | enum intel_sbi_destination { |
456 | SBI_ICLK, | |
457 | SBI_MPHY, | |
458 | }; | |
459 | ||
b690e96c | 460 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 461 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 462 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 463 | |
8be48d92 | 464 | struct intel_fbdev; |
1630fe75 | 465 | struct intel_fbc_work; |
38651674 | 466 | |
c2b9152f DV |
467 | struct intel_gmbus { |
468 | struct i2c_adapter adapter; | |
f2ce9faf | 469 | u32 force_bit; |
c2b9152f | 470 | u32 reg0; |
36c785f0 | 471 | u32 gpio_reg; |
c167a6fc | 472 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
473 | struct drm_i915_private *dev_priv; |
474 | }; | |
475 | ||
f4c956ad | 476 | struct i915_suspend_saved_registers { |
ba8bbcf6 JB |
477 | u8 saveLBB; |
478 | u32 saveDSPACNTR; | |
479 | u32 saveDSPBCNTR; | |
e948e994 | 480 | u32 saveDSPARB; |
ba8bbcf6 JB |
481 | u32 savePIPEACONF; |
482 | u32 savePIPEBCONF; | |
483 | u32 savePIPEASRC; | |
484 | u32 savePIPEBSRC; | |
485 | u32 saveFPA0; | |
486 | u32 saveFPA1; | |
487 | u32 saveDPLL_A; | |
488 | u32 saveDPLL_A_MD; | |
489 | u32 saveHTOTAL_A; | |
490 | u32 saveHBLANK_A; | |
491 | u32 saveHSYNC_A; | |
492 | u32 saveVTOTAL_A; | |
493 | u32 saveVBLANK_A; | |
494 | u32 saveVSYNC_A; | |
495 | u32 saveBCLRPAT_A; | |
5586c8bc | 496 | u32 saveTRANSACONF; |
42048781 ZW |
497 | u32 saveTRANS_HTOTAL_A; |
498 | u32 saveTRANS_HBLANK_A; | |
499 | u32 saveTRANS_HSYNC_A; | |
500 | u32 saveTRANS_VTOTAL_A; | |
501 | u32 saveTRANS_VBLANK_A; | |
502 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 503 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
504 | u32 saveDSPASTRIDE; |
505 | u32 saveDSPASIZE; | |
506 | u32 saveDSPAPOS; | |
585fb111 | 507 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
508 | u32 saveDSPASURF; |
509 | u32 saveDSPATILEOFF; | |
510 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 511 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
512 | u32 saveBLC_PWM_CTL; |
513 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
514 | u32 saveBLC_CPU_PWM_CTL; |
515 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
516 | u32 saveFPB0; |
517 | u32 saveFPB1; | |
518 | u32 saveDPLL_B; | |
519 | u32 saveDPLL_B_MD; | |
520 | u32 saveHTOTAL_B; | |
521 | u32 saveHBLANK_B; | |
522 | u32 saveHSYNC_B; | |
523 | u32 saveVTOTAL_B; | |
524 | u32 saveVBLANK_B; | |
525 | u32 saveVSYNC_B; | |
526 | u32 saveBCLRPAT_B; | |
5586c8bc | 527 | u32 saveTRANSBCONF; |
42048781 ZW |
528 | u32 saveTRANS_HTOTAL_B; |
529 | u32 saveTRANS_HBLANK_B; | |
530 | u32 saveTRANS_HSYNC_B; | |
531 | u32 saveTRANS_VTOTAL_B; | |
532 | u32 saveTRANS_VBLANK_B; | |
533 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 534 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
535 | u32 saveDSPBSTRIDE; |
536 | u32 saveDSPBSIZE; | |
537 | u32 saveDSPBPOS; | |
585fb111 | 538 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
539 | u32 saveDSPBSURF; |
540 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
541 | u32 saveVGA0; |
542 | u32 saveVGA1; | |
543 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
544 | u32 saveVGACNTRL; |
545 | u32 saveADPA; | |
546 | u32 saveLVDS; | |
585fb111 JB |
547 | u32 savePP_ON_DELAYS; |
548 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
549 | u32 saveDVOA; |
550 | u32 saveDVOB; | |
551 | u32 saveDVOC; | |
552 | u32 savePP_ON; | |
553 | u32 savePP_OFF; | |
554 | u32 savePP_CONTROL; | |
585fb111 | 555 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
556 | u32 savePFIT_CONTROL; |
557 | u32 save_palette_a[256]; | |
558 | u32 save_palette_b[256]; | |
06027f91 | 559 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
560 | u32 saveFBC_CFB_BASE; |
561 | u32 saveFBC_LL_BASE; | |
562 | u32 saveFBC_CONTROL; | |
563 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
564 | u32 saveIER; |
565 | u32 saveIIR; | |
566 | u32 saveIMR; | |
42048781 ZW |
567 | u32 saveDEIER; |
568 | u32 saveDEIMR; | |
569 | u32 saveGTIER; | |
570 | u32 saveGTIMR; | |
571 | u32 saveFDI_RXA_IMR; | |
572 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 573 | u32 saveCACHE_MODE_0; |
1f84e550 | 574 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
575 | u32 saveSWF0[16]; |
576 | u32 saveSWF1[16]; | |
577 | u32 saveSWF2[3]; | |
578 | u8 saveMSR; | |
579 | u8 saveSR[8]; | |
123f794f | 580 | u8 saveGR[25]; |
ba8bbcf6 | 581 | u8 saveAR_INDEX; |
a59e122a | 582 | u8 saveAR[21]; |
ba8bbcf6 | 583 | u8 saveDACMASK; |
a59e122a | 584 | u8 saveCR[37]; |
4b9de737 | 585 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
586 | u32 saveCURACNTR; |
587 | u32 saveCURAPOS; | |
588 | u32 saveCURABASE; | |
589 | u32 saveCURBCNTR; | |
590 | u32 saveCURBPOS; | |
591 | u32 saveCURBBASE; | |
592 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
593 | u32 saveDP_B; |
594 | u32 saveDP_C; | |
595 | u32 saveDP_D; | |
596 | u32 savePIPEA_GMCH_DATA_M; | |
597 | u32 savePIPEB_GMCH_DATA_M; | |
598 | u32 savePIPEA_GMCH_DATA_N; | |
599 | u32 savePIPEB_GMCH_DATA_N; | |
600 | u32 savePIPEA_DP_LINK_M; | |
601 | u32 savePIPEB_DP_LINK_M; | |
602 | u32 savePIPEA_DP_LINK_N; | |
603 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
604 | u32 saveFDI_RXA_CTL; |
605 | u32 saveFDI_TXA_CTL; | |
606 | u32 saveFDI_RXB_CTL; | |
607 | u32 saveFDI_TXB_CTL; | |
608 | u32 savePFA_CTL_1; | |
609 | u32 savePFB_CTL_1; | |
610 | u32 savePFA_WIN_SZ; | |
611 | u32 savePFB_WIN_SZ; | |
612 | u32 savePFA_WIN_POS; | |
613 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
614 | u32 savePCH_DREF_CONTROL; |
615 | u32 saveDISP_ARB_CTL; | |
616 | u32 savePIPEA_DATA_M1; | |
617 | u32 savePIPEA_DATA_N1; | |
618 | u32 savePIPEA_LINK_M1; | |
619 | u32 savePIPEA_LINK_N1; | |
620 | u32 savePIPEB_DATA_M1; | |
621 | u32 savePIPEB_DATA_N1; | |
622 | u32 savePIPEB_LINK_M1; | |
623 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 624 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 625 | u32 savePCH_PORT_HOTPLUG; |
f4c956ad | 626 | }; |
c85aa885 DV |
627 | |
628 | struct intel_gen6_power_mgmt { | |
629 | struct work_struct work; | |
630 | u32 pm_iir; | |
631 | /* lock - irqsave spinlock that protectects the work_struct and | |
632 | * pm_iir. */ | |
633 | spinlock_t lock; | |
634 | ||
635 | /* The below variables an all the rps hw state are protected by | |
636 | * dev->struct mutext. */ | |
637 | u8 cur_delay; | |
638 | u8 min_delay; | |
639 | u8 max_delay; | |
1a01ab3b JB |
640 | |
641 | struct delayed_work delayed_resume_work; | |
4fc688ce JB |
642 | |
643 | /* | |
644 | * Protects RPS/RC6 register access and PCU communication. | |
645 | * Must be taken after struct_mutex if nested. | |
646 | */ | |
647 | struct mutex hw_lock; | |
c85aa885 DV |
648 | }; |
649 | ||
1a240d4d DV |
650 | /* defined intel_pm.c */ |
651 | extern spinlock_t mchdev_lock; | |
652 | ||
c85aa885 DV |
653 | struct intel_ilk_power_mgmt { |
654 | u8 cur_delay; | |
655 | u8 min_delay; | |
656 | u8 max_delay; | |
657 | u8 fmax; | |
658 | u8 fstart; | |
659 | ||
660 | u64 last_count1; | |
661 | unsigned long last_time1; | |
662 | unsigned long chipset_power; | |
663 | u64 last_count2; | |
664 | struct timespec last_time2; | |
665 | unsigned long gfx_power; | |
666 | u8 corr; | |
667 | ||
668 | int c_m; | |
669 | int r_t; | |
3e373948 DV |
670 | |
671 | struct drm_i915_gem_object *pwrctx; | |
672 | struct drm_i915_gem_object *renderctx; | |
c85aa885 DV |
673 | }; |
674 | ||
231f42a4 DV |
675 | struct i915_dri1_state { |
676 | unsigned allow_batchbuffer : 1; | |
677 | u32 __iomem *gfx_hws_cpu_addr; | |
678 | ||
679 | unsigned int cpp; | |
680 | int back_offset; | |
681 | int front_offset; | |
682 | int current_page; | |
683 | int page_flipping; | |
684 | ||
685 | uint32_t counter; | |
686 | }; | |
687 | ||
a4da4fa4 DV |
688 | struct intel_l3_parity { |
689 | u32 *remap_info; | |
690 | struct work_struct error_work; | |
691 | }; | |
692 | ||
4b5aed62 DV |
693 | struct i915_gem_mm { |
694 | /** Bridge to intel-gtt-ko */ | |
695 | struct intel_gtt *gtt; | |
696 | /** Memory allocator for GTT stolen memory */ | |
697 | struct drm_mm stolen; | |
698 | /** Memory allocator for GTT */ | |
699 | struct drm_mm gtt_space; | |
700 | /** List of all objects in gtt_space. Used to restore gtt | |
701 | * mappings on resume */ | |
702 | struct list_head bound_list; | |
703 | /** | |
704 | * List of objects which are not bound to the GTT (thus | |
705 | * are idle and not used by the GPU) but still have | |
706 | * (presumably uncached) pages still attached. | |
707 | */ | |
708 | struct list_head unbound_list; | |
709 | ||
710 | /** Usable portion of the GTT for GEM */ | |
711 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
712 | ||
713 | int gtt_mtrr; | |
714 | ||
715 | /** PPGTT used for aliasing the PPGTT with the GTT */ | |
716 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
717 | ||
718 | struct shrinker inactive_shrinker; | |
719 | bool shrinker_no_lock_stealing; | |
720 | ||
721 | /** | |
722 | * List of objects currently involved in rendering. | |
723 | * | |
724 | * Includes buffers having the contents of their GPU caches | |
725 | * flushed, not necessarily primitives. last_rendering_seqno | |
726 | * represents when the rendering involved will be completed. | |
727 | * | |
728 | * A reference is held on the buffer while on this list. | |
729 | */ | |
730 | struct list_head active_list; | |
731 | ||
732 | /** | |
733 | * LRU list of objects which are not in the ringbuffer and | |
734 | * are ready to unbind, but are still in the GTT. | |
735 | * | |
736 | * last_rendering_seqno is 0 while an object is in this list. | |
737 | * | |
738 | * A reference is not held on the buffer while on this list, | |
739 | * as merely being GTT-bound shouldn't prevent its being | |
740 | * freed, and we'll pull it off the list in the free path. | |
741 | */ | |
742 | struct list_head inactive_list; | |
743 | ||
744 | /** LRU list of objects with fence regs on them. */ | |
745 | struct list_head fence_list; | |
746 | ||
747 | /** | |
748 | * We leave the user IRQ off as much as possible, | |
749 | * but this means that requests will finish and never | |
750 | * be retired once the system goes idle. Set a timer to | |
751 | * fire periodically while the ring is running. When it | |
752 | * fires, go retire requests. | |
753 | */ | |
754 | struct delayed_work retire_work; | |
755 | ||
756 | /** | |
757 | * Are we in a non-interruptible section of code like | |
758 | * modesetting? | |
759 | */ | |
760 | bool interruptible; | |
761 | ||
762 | /** | |
763 | * Flag if the X Server, and thus DRM, is not currently in | |
764 | * control of the device. | |
765 | * | |
766 | * This is set between LeaveVT and EnterVT. It needs to be | |
767 | * replaced with a semaphore. It also needs to be | |
768 | * transitioned away from for kernel modesetting. | |
769 | */ | |
770 | int suspended; | |
771 | ||
4b5aed62 DV |
772 | /** Bit 6 swizzling required for X tiling */ |
773 | uint32_t bit_6_swizzle_x; | |
774 | /** Bit 6 swizzling required for Y tiling */ | |
775 | uint32_t bit_6_swizzle_y; | |
776 | ||
777 | /* storage for physical objects */ | |
778 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
779 | ||
780 | /* accounting, useful for userland debugging */ | |
781 | size_t object_memory; | |
782 | u32 object_count; | |
783 | }; | |
784 | ||
99584db3 DV |
785 | struct i915_gpu_error { |
786 | /* For hangcheck timer */ | |
787 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
788 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
789 | struct timer_list hangcheck_timer; | |
790 | int hangcheck_count; | |
791 | uint32_t last_acthd[I915_NUM_RINGS]; | |
792 | uint32_t prev_instdone[I915_NUM_INSTDONE_REG]; | |
793 | ||
794 | /* For reset and error_state handling. */ | |
795 | spinlock_t lock; | |
796 | /* Protected by the above dev->gpu_error.lock. */ | |
797 | struct drm_i915_error_state *first_error; | |
798 | struct work_struct work; | |
99584db3 DV |
799 | |
800 | unsigned long last_reset; | |
801 | ||
1f83fee0 | 802 | /** |
f69061be | 803 | * State variable and reset counter controlling the reset flow |
1f83fee0 | 804 | * |
f69061be DV |
805 | * Upper bits are for the reset counter. This counter is used by the |
806 | * wait_seqno code to race-free noticed that a reset event happened and | |
807 | * that it needs to restart the entire ioctl (since most likely the | |
808 | * seqno it waited for won't ever signal anytime soon). | |
809 | * | |
810 | * This is important for lock-free wait paths, where no contended lock | |
811 | * naturally enforces the correct ordering between the bail-out of the | |
812 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
813 | * |
814 | * Lowest bit controls the reset state machine: Set means a reset is in | |
815 | * progress. This state will (presuming we don't have any bugs) decay | |
816 | * into either unset (successful reset) or the special WEDGED value (hw | |
817 | * terminally sour). All waiters on the reset_queue will be woken when | |
818 | * that happens. | |
819 | */ | |
820 | atomic_t reset_counter; | |
821 | ||
822 | /** | |
823 | * Special values/flags for reset_counter | |
824 | * | |
825 | * Note that the code relies on | |
826 | * I915_WEDGED & I915_RESET_IN_PROGRESS_FLAG | |
827 | * being true. | |
828 | */ | |
829 | #define I915_RESET_IN_PROGRESS_FLAG 1 | |
830 | #define I915_WEDGED 0xffffffff | |
831 | ||
832 | /** | |
833 | * Waitqueue to signal when the reset has completed. Used by clients | |
834 | * that wait for dev_priv->mm.wedged to settle. | |
835 | */ | |
836 | wait_queue_head_t reset_queue; | |
33196ded | 837 | |
99584db3 DV |
838 | /* For gpu hang simulation. */ |
839 | unsigned int stop_rings; | |
840 | }; | |
841 | ||
f4c956ad DV |
842 | typedef struct drm_i915_private { |
843 | struct drm_device *dev; | |
42dcedd4 | 844 | struct kmem_cache *slab; |
f4c956ad DV |
845 | |
846 | const struct intel_device_info *info; | |
847 | ||
848 | int relative_constants_mode; | |
849 | ||
850 | void __iomem *regs; | |
851 | ||
852 | struct drm_i915_gt_funcs gt; | |
853 | /** gt_fifo_count and the subsequent register write are synchronized | |
854 | * with dev->struct_mutex. */ | |
855 | unsigned gt_fifo_count; | |
856 | /** forcewake_count is protected by gt_lock */ | |
857 | unsigned forcewake_count; | |
858 | /** gt_lock is also taken in irq contexts. */ | |
99057c81 | 859 | spinlock_t gt_lock; |
f4c956ad DV |
860 | |
861 | struct intel_gmbus gmbus[GMBUS_NUM_PORTS]; | |
862 | ||
28c70f16 | 863 | |
f4c956ad DV |
864 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
865 | * controller on different i2c buses. */ | |
866 | struct mutex gmbus_mutex; | |
867 | ||
868 | /** | |
869 | * Base address of the gmbus and gpio block. | |
870 | */ | |
871 | uint32_t gpio_mmio_base; | |
872 | ||
28c70f16 DV |
873 | wait_queue_head_t gmbus_wait_queue; |
874 | ||
f4c956ad DV |
875 | struct pci_dev *bridge_dev; |
876 | struct intel_ring_buffer ring[I915_NUM_RINGS]; | |
f72b3435 | 877 | uint32_t last_seqno, next_seqno; |
f4c956ad DV |
878 | |
879 | drm_dma_handle_t *status_page_dmah; | |
f4c956ad DV |
880 | struct resource mch_res; |
881 | ||
882 | atomic_t irq_received; | |
883 | ||
884 | /* protects the irq masks */ | |
885 | spinlock_t irq_lock; | |
886 | ||
9ee32fea DV |
887 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
888 | struct pm_qos_request pm_qos; | |
889 | ||
f4c956ad | 890 | /* DPIO indirect register protection */ |
09153000 | 891 | struct mutex dpio_lock; |
f4c956ad DV |
892 | |
893 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
894 | u32 pipestat[2]; | |
895 | u32 irq_mask; | |
896 | u32 gt_irq_mask; | |
f4c956ad DV |
897 | |
898 | u32 hotplug_supported_mask; | |
899 | struct work_struct hotplug_work; | |
52d7eced | 900 | bool enable_hotplug_processing; |
f4c956ad DV |
901 | |
902 | int num_pipe; | |
903 | int num_pch_pll; | |
904 | ||
f4c956ad DV |
905 | unsigned long cfb_size; |
906 | unsigned int cfb_fb; | |
907 | enum plane cfb_plane; | |
908 | int cfb_y; | |
909 | struct intel_fbc_work *fbc_work; | |
910 | ||
911 | struct intel_opregion opregion; | |
912 | ||
913 | /* overlay */ | |
914 | struct intel_overlay *overlay; | |
915 | bool sprite_scaling_enabled; | |
916 | ||
917 | /* LVDS info */ | |
918 | int backlight_level; /* restore backlight to this value */ | |
919 | bool backlight_enabled; | |
920 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
921 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
922 | ||
923 | /* Feature bits from the VBIOS */ | |
924 | unsigned int int_tv_support:1; | |
925 | unsigned int lvds_dither:1; | |
926 | unsigned int lvds_vbt:1; | |
927 | unsigned int int_crt_support:1; | |
928 | unsigned int lvds_use_ssc:1; | |
929 | unsigned int display_clock_mode:1; | |
930 | int lvds_ssc_freq; | |
931 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
f4c956ad DV |
932 | struct { |
933 | int rate; | |
934 | int lanes; | |
935 | int preemphasis; | |
936 | int vswing; | |
937 | ||
938 | bool initialized; | |
939 | bool support; | |
940 | int bpp; | |
941 | struct edp_power_seq pps; | |
942 | } edp; | |
943 | bool no_aux_handshake; | |
944 | ||
945 | int crt_ddc_pin; | |
946 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ | |
947 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
948 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
949 | ||
950 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
951 | ||
f4c956ad DV |
952 | struct workqueue_struct *wq; |
953 | ||
954 | /* Display functions */ | |
955 | struct drm_i915_display_funcs display; | |
956 | ||
957 | /* PCH chipset type */ | |
958 | enum intel_pch pch_type; | |
17a303ec | 959 | unsigned short pch_id; |
f4c956ad DV |
960 | |
961 | unsigned long quirks; | |
962 | ||
963 | /* Register state */ | |
964 | bool modeset_on_lid; | |
673a394b | 965 | |
5d4545ae BW |
966 | struct i915_gtt gtt; |
967 | ||
4b5aed62 | 968 | struct i915_gem_mm mm; |
8781342d | 969 | |
8781342d DV |
970 | /* Kernel Modesetting */ |
971 | ||
9b9d172d | 972 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
973 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
974 | unsigned int lvds_border_bits; | |
1d8e1c75 CW |
975 | /* Panel fitter placement and size for Ironlake+ */ |
976 | u32 pch_pf_pos, pch_pf_size; | |
652c393a | 977 | |
27f8227b JB |
978 | struct drm_crtc *plane_to_crtc_mapping[3]; |
979 | struct drm_crtc *pipe_to_crtc_mapping[3]; | |
6b95a207 KH |
980 | wait_queue_head_t pending_flip_queue; |
981 | ||
ee7b9f93 | 982 | struct intel_pch_pll pch_plls[I915_NUM_PLLS]; |
6441ab5f | 983 | struct intel_ddi_plls ddi_plls; |
ee7b9f93 | 984 | |
652c393a JB |
985 | /* Reclocking support */ |
986 | bool render_reclock_avail; | |
987 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
988 | /* indicates the reduced downclock for LVDS*/ |
989 | int lvds_downclock; | |
652c393a | 990 | u16 orig_clock; |
6363ee6f ZY |
991 | int child_dev_num; |
992 | struct child_device_config *child_dev; | |
f97108d1 | 993 | |
c4804411 | 994 | bool mchbar_need_disable; |
f97108d1 | 995 | |
a4da4fa4 DV |
996 | struct intel_l3_parity l3_parity; |
997 | ||
c6a828d3 | 998 | /* gen6+ rps state */ |
c85aa885 | 999 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1000 | |
20e4d407 DV |
1001 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1002 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1003 | struct intel_ilk_power_mgmt ips; |
b5e50c3f JB |
1004 | |
1005 | enum no_fbc_reason no_fbc_reason; | |
38651674 | 1006 | |
20bf377e JB |
1007 | struct drm_mm_node *compressed_fb; |
1008 | struct drm_mm_node *compressed_llb; | |
34dc4d44 | 1009 | |
99584db3 | 1010 | struct i915_gpu_error gpu_error; |
ae681d96 | 1011 | |
8be48d92 DA |
1012 | /* list of fbdev register on this device */ |
1013 | struct intel_fbdev *fbdev; | |
e953fd7b | 1014 | |
073f34d9 JB |
1015 | /* |
1016 | * The console may be contended at resume, but we don't | |
1017 | * want it to block on it. | |
1018 | */ | |
1019 | struct work_struct console_resume_work; | |
1020 | ||
aaa6fd2a MG |
1021 | struct backlight_device *backlight; |
1022 | ||
e953fd7b | 1023 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 1024 | struct drm_property *force_audio_property; |
e3689190 | 1025 | |
254f965c BW |
1026 | bool hw_contexts_disabled; |
1027 | uint32_t hw_context_size; | |
f4c956ad | 1028 | |
68d18ad7 PZ |
1029 | bool fdi_rx_polarity_reversed; |
1030 | ||
f4c956ad | 1031 | struct i915_suspend_saved_registers regfile; |
231f42a4 DV |
1032 | |
1033 | /* Old dri1 support infrastructure, beware the dragons ya fools entering | |
1034 | * here! */ | |
1035 | struct i915_dri1_state dri1; | |
1da177e4 LT |
1036 | } drm_i915_private_t; |
1037 | ||
b4519513 CW |
1038 | /* Iterate over initialised rings */ |
1039 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1040 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1041 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1042 | ||
b1d7e4b4 WF |
1043 | enum hdmi_force_audio { |
1044 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1045 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1046 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1047 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1048 | }; | |
1049 | ||
ed2f3452 CW |
1050 | #define I915_GTT_RESERVED ((struct drm_mm_node *)0x1) |
1051 | ||
37e680a1 CW |
1052 | struct drm_i915_gem_object_ops { |
1053 | /* Interface between the GEM object and its backing storage. | |
1054 | * get_pages() is called once prior to the use of the associated set | |
1055 | * of pages before to binding them into the GTT, and put_pages() is | |
1056 | * called after we no longer need them. As we expect there to be | |
1057 | * associated cost with migrating pages between the backing storage | |
1058 | * and making them available for the GPU (e.g. clflush), we may hold | |
1059 | * onto the pages after they are no longer referenced by the GPU | |
1060 | * in case they may be used again shortly (for example migrating the | |
1061 | * pages to a different memory domain within the GTT). put_pages() | |
1062 | * will therefore most likely be called when the object itself is | |
1063 | * being released or under memory pressure (where we attempt to | |
1064 | * reap pages for the shrinker). | |
1065 | */ | |
1066 | int (*get_pages)(struct drm_i915_gem_object *); | |
1067 | void (*put_pages)(struct drm_i915_gem_object *); | |
1068 | }; | |
1069 | ||
673a394b | 1070 | struct drm_i915_gem_object { |
c397b908 | 1071 | struct drm_gem_object base; |
673a394b | 1072 | |
37e680a1 CW |
1073 | const struct drm_i915_gem_object_ops *ops; |
1074 | ||
673a394b EA |
1075 | /** Current space allocated to this object in the GTT, if any. */ |
1076 | struct drm_mm_node *gtt_space; | |
c1ad11fc CW |
1077 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1078 | struct drm_mm_node *stolen; | |
93a37f20 | 1079 | struct list_head gtt_list; |
673a394b | 1080 | |
65ce3027 | 1081 | /** This object's place on the active/inactive lists */ |
69dc4987 CW |
1082 | struct list_head ring_list; |
1083 | struct list_head mm_list; | |
432e58ed CW |
1084 | /** This object's place in the batchbuffer or on the eviction list */ |
1085 | struct list_head exec_list; | |
673a394b EA |
1086 | |
1087 | /** | |
65ce3027 CW |
1088 | * This is set if the object is on the active lists (has pending |
1089 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1090 | * inactive (ready to be unbound) list. | |
673a394b | 1091 | */ |
0206e353 | 1092 | unsigned int active:1; |
673a394b EA |
1093 | |
1094 | /** | |
1095 | * This is set if the object has been written to since last bound | |
1096 | * to the GTT | |
1097 | */ | |
0206e353 | 1098 | unsigned int dirty:1; |
778c3544 DV |
1099 | |
1100 | /** | |
1101 | * Fence register bits (if any) for this object. Will be set | |
1102 | * as needed when mapped into the GTT. | |
1103 | * Protected by dev->struct_mutex. | |
778c3544 | 1104 | */ |
4b9de737 | 1105 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 1106 | |
778c3544 DV |
1107 | /** |
1108 | * Advice: are the backing pages purgeable? | |
1109 | */ | |
0206e353 | 1110 | unsigned int madv:2; |
778c3544 | 1111 | |
778c3544 DV |
1112 | /** |
1113 | * Current tiling mode for the object. | |
1114 | */ | |
0206e353 | 1115 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
1116 | /** |
1117 | * Whether the tiling parameters for the currently associated fence | |
1118 | * register have changed. Note that for the purposes of tracking | |
1119 | * tiling changes we also treat the unfenced register, the register | |
1120 | * slot that the object occupies whilst it executes a fenced | |
1121 | * command (such as BLT on gen2/3), as a "fence". | |
1122 | */ | |
1123 | unsigned int fence_dirty:1; | |
778c3544 DV |
1124 | |
1125 | /** How many users have pinned this object in GTT space. The following | |
1126 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
1127 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
1128 | * times for the same batchbuffer), and the framebuffer code. When | |
1129 | * switching/pageflipping, the framebuffer code has at most two buffers | |
1130 | * pinned per crtc. | |
1131 | * | |
1132 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
1133 | * bits with absolutely no headroom. So use 4 bits. */ | |
0206e353 | 1134 | unsigned int pin_count:4; |
778c3544 | 1135 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
673a394b | 1136 | |
75e9e915 DV |
1137 | /** |
1138 | * Is the object at the current location in the gtt mappable and | |
1139 | * fenceable? Used to avoid costly recalculations. | |
1140 | */ | |
0206e353 | 1141 | unsigned int map_and_fenceable:1; |
75e9e915 | 1142 | |
fb7d516a DV |
1143 | /** |
1144 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
1145 | * mappable by accident). Track pin and fault separate for a more | |
1146 | * accurate mappable working set. | |
1147 | */ | |
0206e353 AJ |
1148 | unsigned int fault_mappable:1; |
1149 | unsigned int pin_mappable:1; | |
fb7d516a | 1150 | |
caea7476 CW |
1151 | /* |
1152 | * Is the GPU currently using a fence to access this buffer, | |
1153 | */ | |
1154 | unsigned int pending_fenced_gpu_access:1; | |
1155 | unsigned int fenced_gpu_access:1; | |
1156 | ||
93dfb40c CW |
1157 | unsigned int cache_level:2; |
1158 | ||
7bddb01f | 1159 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 1160 | unsigned int has_global_gtt_mapping:1; |
9da3da66 | 1161 | unsigned int has_dma_mapping:1; |
7bddb01f | 1162 | |
9da3da66 | 1163 | struct sg_table *pages; |
a5570178 | 1164 | int pages_pin_count; |
673a394b | 1165 | |
1286ff73 | 1166 | /* prime dma-buf support */ |
9a70cc2a DA |
1167 | void *dma_buf_vmapping; |
1168 | int vmapping_count; | |
1169 | ||
67731b87 CW |
1170 | /** |
1171 | * Used for performing relocations during execbuffer insertion. | |
1172 | */ | |
1173 | struct hlist_node exec_node; | |
1174 | unsigned long exec_handle; | |
6fe4f140 | 1175 | struct drm_i915_gem_exec_object2 *exec_entry; |
67731b87 | 1176 | |
673a394b EA |
1177 | /** |
1178 | * Current offset of the object in GTT space. | |
1179 | * | |
1180 | * This is the same as gtt_space->start | |
1181 | */ | |
1182 | uint32_t gtt_offset; | |
e67b8ce1 | 1183 | |
caea7476 CW |
1184 | struct intel_ring_buffer *ring; |
1185 | ||
1c293ea3 | 1186 | /** Breadcrumb of last rendering to the buffer. */ |
0201f1ec CW |
1187 | uint32_t last_read_seqno; |
1188 | uint32_t last_write_seqno; | |
caea7476 CW |
1189 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
1190 | uint32_t last_fenced_seqno; | |
673a394b | 1191 | |
778c3544 | 1192 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 1193 | uint32_t stride; |
673a394b | 1194 | |
280b713b | 1195 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 1196 | unsigned long *bit_17; |
280b713b | 1197 | |
79e53945 JB |
1198 | /** User space pin count and filp owning the pin */ |
1199 | uint32_t user_pin_count; | |
1200 | struct drm_file *pin_filp; | |
71acb5eb DA |
1201 | |
1202 | /** for phy allocated objects */ | |
1203 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da | 1204 | |
6b95a207 KH |
1205 | /** |
1206 | * Number of crtcs where this object is currently the fb, but | |
1207 | * will be page flipped away on the next vblank. When it | |
1208 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
1209 | */ | |
1210 | atomic_t pending_flip; | |
673a394b | 1211 | }; |
b45305fc | 1212 | #define to_gem_object(obj) (&((struct drm_i915_gem_object *)(obj))->base) |
673a394b | 1213 | |
62b8b215 | 1214 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 1215 | |
673a394b EA |
1216 | /** |
1217 | * Request queue structure. | |
1218 | * | |
1219 | * The request queue allows us to note sequence numbers that have been emitted | |
1220 | * and may be associated with active buffers to be retired. | |
1221 | * | |
1222 | * By keeping this list, we can avoid having to do questionable | |
1223 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
1224 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
1225 | */ | |
1226 | struct drm_i915_gem_request { | |
852835f3 ZN |
1227 | /** On Which ring this request was generated */ |
1228 | struct intel_ring_buffer *ring; | |
1229 | ||
673a394b EA |
1230 | /** GEM sequence number associated with this request. */ |
1231 | uint32_t seqno; | |
1232 | ||
a71d8d94 CW |
1233 | /** Postion in the ringbuffer of the end of the request */ |
1234 | u32 tail; | |
1235 | ||
673a394b EA |
1236 | /** Time at which this request was emitted, in jiffies. */ |
1237 | unsigned long emitted_jiffies; | |
1238 | ||
b962442e | 1239 | /** global list entry for this request */ |
673a394b | 1240 | struct list_head list; |
b962442e | 1241 | |
f787a5f5 | 1242 | struct drm_i915_file_private *file_priv; |
b962442e EA |
1243 | /** file_priv list entry for this request */ |
1244 | struct list_head client_list; | |
673a394b EA |
1245 | }; |
1246 | ||
1247 | struct drm_i915_file_private { | |
1248 | struct { | |
99057c81 | 1249 | spinlock_t lock; |
b962442e | 1250 | struct list_head request_list; |
673a394b | 1251 | } mm; |
40521054 | 1252 | struct idr context_idr; |
673a394b EA |
1253 | }; |
1254 | ||
cae5852d ZN |
1255 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
1256 | ||
1257 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
1258 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
1259 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) | |
1260 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
1261 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
1262 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1263 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1264 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1265 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1266 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
1267 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1268 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1269 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1270 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1271 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1272 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
1273 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) | |
1274 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
4b65177b | 1275 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
8ab43976 JB |
1276 | #define IS_IVB_GT1(dev) ((dev)->pci_device == 0x0156 || \ |
1277 | (dev)->pci_device == 0x0152 || \ | |
1278 | (dev)->pci_device == 0x015a) | |
6547fbdb DV |
1279 | #define IS_SNB_GT1(dev) ((dev)->pci_device == 0x0102 || \ |
1280 | (dev)->pci_device == 0x0106 || \ | |
1281 | (dev)->pci_device == 0x010A) | |
70a3eb7a | 1282 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
4cae9ae0 | 1283 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
cae5852d | 1284 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
d567b07f PZ |
1285 | #define IS_ULT(dev) (IS_HASWELL(dev) && \ |
1286 | ((dev)->pci_device & 0xFF00) == 0x0A00) | |
cae5852d | 1287 | |
85436696 JB |
1288 | /* |
1289 | * The genX designation typically refers to the render engine, so render | |
1290 | * capability related checks should use IS_GEN, while display and other checks | |
1291 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1292 | * chips, etc.). | |
1293 | */ | |
cae5852d ZN |
1294 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1295 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1296 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1297 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1298 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1299 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
cae5852d ZN |
1300 | |
1301 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) | |
1302 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) | |
3d29b842 | 1303 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
cae5852d ZN |
1304 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1305 | ||
254f965c | 1306 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
93553609 | 1307 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6 && !IS_VALLEYVIEW(dev)) |
1d2a314c | 1308 | |
05394f39 | 1309 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1310 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1311 | ||
b45305fc DV |
1312 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
1313 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
1314 | ||
cae5852d ZN |
1315 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
1316 | * rows, which changed the alignment requirements and fence programming. | |
1317 | */ | |
1318 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
1319 | IS_I915GM(dev))) | |
1320 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
1321 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1322 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1323 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
1324 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) | |
1325 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
1326 | /* dsparb controlled by hw only */ | |
1327 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1328 | ||
1329 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
1330 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
1331 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d | 1332 | |
eceae481 | 1333 | #define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5) |
cae5852d | 1334 | |
affa9354 PZ |
1335 | #define HAS_DDI(dev) (IS_HASWELL(dev)) |
1336 | ||
17a303ec PZ |
1337 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
1338 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
1339 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
1340 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
1341 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
1342 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
1343 | ||
cae5852d | 1344 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) |
eb877ebf | 1345 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
1346 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
1347 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
45e6e3a1 | 1348 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 1349 | |
b7884eb4 DV |
1350 | #define HAS_FORCE_WAKE(dev) (INTEL_INFO(dev)->has_force_wake) |
1351 | ||
f27b9265 | 1352 | #define HAS_L3_GPU_CACHE(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) |
e1ef7cc2 | 1353 | |
c8735b0c BW |
1354 | #define GT_FREQUENCY_MULTIPLIER 50 |
1355 | ||
05394f39 CW |
1356 | #include "i915_trace.h" |
1357 | ||
83b7f9ac ED |
1358 | /** |
1359 | * RC6 is a special power stage which allows the GPU to enter an very | |
1360 | * low-voltage mode when idle, using down to 0V while at this stage. This | |
1361 | * stage is entered automatically when the GPU is idle when RC6 support is | |
1362 | * enabled, and as soon as new workload arises GPU wakes up automatically as well. | |
1363 | * | |
1364 | * There are different RC6 modes available in Intel GPU, which differentiate | |
1365 | * among each other with the latency required to enter and leave RC6 and | |
1366 | * voltage consumed by the GPU in different states. | |
1367 | * | |
1368 | * The combination of the following flags define which states GPU is allowed | |
1369 | * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and | |
1370 | * RC6pp is deepest RC6. Their support by hardware varies according to the | |
1371 | * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one | |
1372 | * which brings the most power savings; deeper states save more power, but | |
1373 | * require higher latency to switch to and wake up. | |
1374 | */ | |
1375 | #define INTEL_RC6_ENABLE (1<<0) | |
1376 | #define INTEL_RC6p_ENABLE (1<<1) | |
1377 | #define INTEL_RC6pp_ENABLE (1<<2) | |
1378 | ||
c153f45f | 1379 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 1380 | extern int i915_max_ioctl; |
a35d9d3c BW |
1381 | extern unsigned int i915_fbpercrtc __always_unused; |
1382 | extern int i915_panel_ignore_lid __read_mostly; | |
1383 | extern unsigned int i915_powersave __read_mostly; | |
f45b5557 | 1384 | extern int i915_semaphores __read_mostly; |
a35d9d3c | 1385 | extern unsigned int i915_lvds_downclock __read_mostly; |
121d527a | 1386 | extern int i915_lvds_channel_mode __read_mostly; |
4415e63b | 1387 | extern int i915_panel_use_ssc __read_mostly; |
a35d9d3c | 1388 | extern int i915_vbt_sdvo_panel_type __read_mostly; |
c0f372b3 | 1389 | extern int i915_enable_rc6 __read_mostly; |
4415e63b | 1390 | extern int i915_enable_fbc __read_mostly; |
a35d9d3c | 1391 | extern bool i915_enable_hangcheck __read_mostly; |
650dc07e | 1392 | extern int i915_enable_ppgtt __read_mostly; |
0a3af268 | 1393 | extern unsigned int i915_preliminary_hw_support __read_mostly; |
b3a83639 | 1394 | |
6a9ee8af DA |
1395 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
1396 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
1397 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
1398 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
1399 | ||
1da177e4 | 1400 | /* i915_dma.c */ |
d05c617e | 1401 | void i915_update_dri1_breadcrumb(struct drm_device *dev); |
84b1fd10 | 1402 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 1403 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 1404 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 1405 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 1406 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
1407 | extern void i915_driver_preclose(struct drm_device *dev, |
1408 | struct drm_file *file_priv); | |
673a394b EA |
1409 | extern void i915_driver_postclose(struct drm_device *dev, |
1410 | struct drm_file *file_priv); | |
84b1fd10 | 1411 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 1412 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
1413 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
1414 | unsigned long arg); | |
c43b5634 | 1415 | #endif |
673a394b | 1416 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
1417 | struct drm_clip_rect *box, |
1418 | int DR1, int DR4); | |
8e96d9c4 | 1419 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 1420 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
1421 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
1422 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
1423 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
1424 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
1425 | ||
073f34d9 | 1426 | extern void intel_console_resume(struct work_struct *work); |
af6061af | 1427 | |
1da177e4 | 1428 | /* i915_irq.c */ |
f65d9421 | 1429 | void i915_hangcheck_elapsed(unsigned long data); |
527f9e90 | 1430 | void i915_handle_error(struct drm_device *dev, bool wedged); |
1da177e4 | 1431 | |
f71d4af4 | 1432 | extern void intel_irq_init(struct drm_device *dev); |
20afbda2 | 1433 | extern void intel_hpd_init(struct drm_device *dev); |
990bbdad | 1434 | extern void intel_gt_init(struct drm_device *dev); |
16995a9f | 1435 | extern void intel_gt_reset(struct drm_device *dev); |
b1f14ad0 | 1436 | |
742cbee8 DV |
1437 | void i915_error_state_free(struct kref *error_ref); |
1438 | ||
7c463586 KP |
1439 | void |
1440 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1441 | ||
1442 | void | |
1443 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1444 | ||
0206e353 | 1445 | void intel_enable_asle(struct drm_device *dev); |
01c66889 | 1446 | |
3bd3c932 CW |
1447 | #ifdef CONFIG_DEBUG_FS |
1448 | extern void i915_destroy_error_state(struct drm_device *dev); | |
1449 | #else | |
1450 | #define i915_destroy_error_state(x) | |
1451 | #endif | |
1452 | ||
7c463586 | 1453 | |
673a394b EA |
1454 | /* i915_gem.c */ |
1455 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1456 | struct drm_file *file_priv); | |
1457 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1458 | struct drm_file *file_priv); | |
1459 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1460 | struct drm_file *file_priv); | |
1461 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1462 | struct drm_file *file_priv); | |
1463 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1464 | struct drm_file *file_priv); | |
de151cf6 JB |
1465 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1466 | struct drm_file *file_priv); | |
673a394b EA |
1467 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1468 | struct drm_file *file_priv); | |
1469 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1470 | struct drm_file *file_priv); | |
1471 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1472 | struct drm_file *file_priv); | |
76446cac JB |
1473 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1474 | struct drm_file *file_priv); | |
673a394b EA |
1475 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1476 | struct drm_file *file_priv); | |
1477 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1478 | struct drm_file *file_priv); | |
1479 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1480 | struct drm_file *file_priv); | |
199adf40 BW |
1481 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
1482 | struct drm_file *file); | |
1483 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
1484 | struct drm_file *file); | |
673a394b EA |
1485 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
1486 | struct drm_file *file_priv); | |
3ef94daa CW |
1487 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1488 | struct drm_file *file_priv); | |
673a394b EA |
1489 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
1490 | struct drm_file *file_priv); | |
1491 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
1492 | struct drm_file *file_priv); | |
1493 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
1494 | struct drm_file *file_priv); | |
1495 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
1496 | struct drm_file *file_priv); | |
5a125c3c EA |
1497 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
1498 | struct drm_file *file_priv); | |
23ba4fd0 BW |
1499 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
1500 | struct drm_file *file_priv); | |
673a394b | 1501 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
1502 | void *i915_gem_object_alloc(struct drm_device *dev); |
1503 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
673a394b | 1504 | int i915_gem_init_object(struct drm_gem_object *obj); |
37e680a1 CW |
1505 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
1506 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
1507 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
1508 | size_t size); | |
673a394b | 1509 | void i915_gem_free_object(struct drm_gem_object *obj); |
42dcedd4 | 1510 | |
2021746e CW |
1511 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
1512 | uint32_t alignment, | |
86a1ee26 CW |
1513 | bool map_and_fenceable, |
1514 | bool nonblocking); | |
05394f39 | 1515 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
2021746e | 1516 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
dd624afd | 1517 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
05394f39 | 1518 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 1519 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 1520 | |
37e680a1 | 1521 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
9da3da66 CW |
1522 | static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) |
1523 | { | |
1524 | struct scatterlist *sg = obj->pages->sgl; | |
1cf83789 CW |
1525 | int nents = obj->pages->nents; |
1526 | while (nents > SG_MAX_SINGLE_ALLOC) { | |
1527 | if (n < SG_MAX_SINGLE_ALLOC - 1) | |
1528 | break; | |
1529 | ||
9da3da66 CW |
1530 | sg = sg_chain_ptr(sg + SG_MAX_SINGLE_ALLOC - 1); |
1531 | n -= SG_MAX_SINGLE_ALLOC - 1; | |
1cf83789 | 1532 | nents -= SG_MAX_SINGLE_ALLOC - 1; |
9da3da66 CW |
1533 | } |
1534 | return sg_page(sg+n); | |
1535 | } | |
a5570178 CW |
1536 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
1537 | { | |
1538 | BUG_ON(obj->pages == NULL); | |
1539 | obj->pages_pin_count++; | |
1540 | } | |
1541 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
1542 | { | |
1543 | BUG_ON(obj->pages_pin_count == 0); | |
1544 | obj->pages_pin_count--; | |
1545 | } | |
1546 | ||
54cf91dc | 1547 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b BW |
1548 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
1549 | struct intel_ring_buffer *to); | |
54cf91dc | 1550 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, |
9d773091 | 1551 | struct intel_ring_buffer *ring); |
54cf91dc | 1552 | |
ff72145b DA |
1553 | int i915_gem_dumb_create(struct drm_file *file_priv, |
1554 | struct drm_device *dev, | |
1555 | struct drm_mode_create_dumb *args); | |
1556 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
1557 | uint32_t handle, uint64_t *offset); | |
1558 | int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev, | |
0206e353 | 1559 | uint32_t handle); |
f787a5f5 CW |
1560 | /** |
1561 | * Returns true if seq1 is later than seq2. | |
1562 | */ | |
1563 | static inline bool | |
1564 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
1565 | { | |
1566 | return (int32_t)(seq1 - seq2) >= 0; | |
1567 | } | |
1568 | ||
fca26bb4 MK |
1569 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
1570 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 1571 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 1572 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 1573 | |
9a5a53b3 | 1574 | static inline bool |
1690e1eb CW |
1575 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) |
1576 | { | |
1577 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1578 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1579 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
9a5a53b3 CW |
1580 | return true; |
1581 | } else | |
1582 | return false; | |
1690e1eb CW |
1583 | } |
1584 | ||
1585 | static inline void | |
1586 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
1587 | { | |
1588 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1589 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1590 | dev_priv->fence_regs[obj->fence_reg].pin_count--; | |
1591 | } | |
1592 | } | |
1593 | ||
b09a1fec | 1594 | void i915_gem_retire_requests(struct drm_device *dev); |
a71d8d94 | 1595 | void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring); |
33196ded | 1596 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 1597 | bool interruptible); |
1f83fee0 DV |
1598 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
1599 | { | |
1600 | return unlikely(atomic_read(&error->reset_counter) | |
1601 | & I915_RESET_IN_PROGRESS_FLAG); | |
1602 | } | |
1603 | ||
1604 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
1605 | { | |
1606 | return atomic_read(&error->reset_counter) == I915_WEDGED; | |
1607 | } | |
a71d8d94 | 1608 | |
069efc1d | 1609 | void i915_gem_reset(struct drm_device *dev); |
05394f39 | 1610 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
2021746e CW |
1611 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
1612 | uint32_t read_domains, | |
1613 | uint32_t write_domain); | |
a8198eea | 1614 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 1615 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 | 1616 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
b9524a1e | 1617 | void i915_gem_l3_remap(struct drm_device *dev); |
f691e2f4 | 1618 | void i915_gem_init_swizzling(struct drm_device *dev); |
e21af88d | 1619 | void i915_gem_init_ppgtt(struct drm_device *dev); |
79e53945 | 1620 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 1621 | int __must_check i915_gpu_idle(struct drm_device *dev); |
2021746e | 1622 | int __must_check i915_gem_idle(struct drm_device *dev); |
3bb73aba CW |
1623 | int i915_add_request(struct intel_ring_buffer *ring, |
1624 | struct drm_file *file, | |
acb868d3 | 1625 | u32 *seqno); |
199b2bc2 BW |
1626 | int __must_check i915_wait_seqno(struct intel_ring_buffer *ring, |
1627 | uint32_t seqno); | |
de151cf6 | 1628 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
1629 | int __must_check |
1630 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
1631 | bool write); | |
1632 | int __must_check | |
dabdfe02 CW |
1633 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
1634 | int __must_check | |
2da3b9b9 CW |
1635 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
1636 | u32 alignment, | |
2021746e | 1637 | struct intel_ring_buffer *pipelined); |
71acb5eb | 1638 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 1639 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
1640 | int id, |
1641 | int align); | |
71acb5eb | 1642 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 1643 | struct drm_i915_gem_object *obj); |
71acb5eb | 1644 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
05394f39 | 1645 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 1646 | |
0fa87796 ID |
1647 | uint32_t |
1648 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 1649 | uint32_t |
d865110c ID |
1650 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
1651 | int tiling_mode, bool fenced); | |
467cffba | 1652 | |
e4ffd173 CW |
1653 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
1654 | enum i915_cache_level cache_level); | |
1655 | ||
1286ff73 DV |
1656 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
1657 | struct dma_buf *dma_buf); | |
1658 | ||
1659 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
1660 | struct drm_gem_object *gem_obj, int flags); | |
1661 | ||
254f965c BW |
1662 | /* i915_gem_context.c */ |
1663 | void i915_gem_context_init(struct drm_device *dev); | |
1664 | void i915_gem_context_fini(struct drm_device *dev); | |
254f965c | 1665 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
e0556841 BW |
1666 | int i915_switch_context(struct intel_ring_buffer *ring, |
1667 | struct drm_file *file, int to_id); | |
84624813 BW |
1668 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
1669 | struct drm_file *file); | |
1670 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
1671 | struct drm_file *file); | |
1286ff73 | 1672 | |
76aaf220 | 1673 | /* i915_gem_gtt.c */ |
1d2a314c | 1674 | void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev); |
7bddb01f DV |
1675 | void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt, |
1676 | struct drm_i915_gem_object *obj, | |
1677 | enum i915_cache_level cache_level); | |
1678 | void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt, | |
1679 | struct drm_i915_gem_object *obj); | |
1d2a314c | 1680 | |
76aaf220 | 1681 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 DV |
1682 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
1683 | void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj, | |
e4ffd173 | 1684 | enum i915_cache_level cache_level); |
05394f39 | 1685 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
74163907 | 1686 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
d7e5008f BW |
1687 | void i915_gem_init_global_gtt(struct drm_device *dev); |
1688 | void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start, | |
1689 | unsigned long mappable_end, unsigned long end); | |
e76e9aeb BW |
1690 | int i915_gem_gtt_init(struct drm_device *dev); |
1691 | void i915_gem_gtt_fini(struct drm_device *dev); | |
d09105c6 | 1692 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
1693 | { |
1694 | if (INTEL_INFO(dev)->gen < 6) | |
1695 | intel_gtt_chipset_flush(); | |
1696 | } | |
1697 | ||
76aaf220 | 1698 | |
b47eb4a2 | 1699 | /* i915_gem_evict.c */ |
2021746e | 1700 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
42d6ab48 CW |
1701 | unsigned alignment, |
1702 | unsigned cache_level, | |
86a1ee26 CW |
1703 | bool mappable, |
1704 | bool nonblock); | |
6c085a72 | 1705 | int i915_gem_evict_everything(struct drm_device *dev); |
b47eb4a2 | 1706 | |
9797fbfb CW |
1707 | /* i915_gem_stolen.c */ |
1708 | int i915_gem_init_stolen(struct drm_device *dev); | |
11be49eb CW |
1709 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size); |
1710 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); | |
9797fbfb | 1711 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
1712 | struct drm_i915_gem_object * |
1713 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
1714 | void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj); | |
9797fbfb | 1715 | |
673a394b | 1716 | /* i915_gem_tiling.c */ |
e9b73c67 CW |
1717 | inline static bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
1718 | { | |
1719 | drm_i915_private_t *dev_priv = obj->base.dev->dev_private; | |
1720 | ||
1721 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
1722 | obj->tiling_mode != I915_TILING_NONE; | |
1723 | } | |
1724 | ||
673a394b | 1725 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
1726 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
1727 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
1728 | |
1729 | /* i915_gem_debug.c */ | |
05394f39 | 1730 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
673a394b | 1731 | const char *where, uint32_t mark); |
23bc5982 CW |
1732 | #if WATCH_LISTS |
1733 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 1734 | #else |
23bc5982 | 1735 | #define i915_verify_lists(dev) 0 |
673a394b | 1736 | #endif |
05394f39 CW |
1737 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
1738 | int handle); | |
1739 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, | |
673a394b | 1740 | const char *where, uint32_t mark); |
1da177e4 | 1741 | |
2017263e | 1742 | /* i915_debugfs.c */ |
27c202ad BG |
1743 | int i915_debugfs_init(struct drm_minor *minor); |
1744 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 1745 | |
317c35d1 JB |
1746 | /* i915_suspend.c */ |
1747 | extern int i915_save_state(struct drm_device *dev); | |
1748 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 1749 | |
d8157a36 DV |
1750 | /* i915_ums.c */ |
1751 | void i915_save_display_reg(struct drm_device *dev); | |
1752 | void i915_restore_display_reg(struct drm_device *dev); | |
317c35d1 | 1753 | |
0136db58 BW |
1754 | /* i915_sysfs.c */ |
1755 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
1756 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
1757 | ||
f899fc64 CW |
1758 | /* intel_i2c.c */ |
1759 | extern int intel_setup_gmbus(struct drm_device *dev); | |
1760 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
3bd7d909 DK |
1761 | extern inline bool intel_gmbus_is_port_valid(unsigned port) |
1762 | { | |
2ed06c93 | 1763 | return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD); |
3bd7d909 DK |
1764 | } |
1765 | ||
1766 | extern struct i2c_adapter *intel_gmbus_get_adapter( | |
1767 | struct drm_i915_private *dev_priv, unsigned port); | |
e957d772 CW |
1768 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
1769 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
b8232e90 CW |
1770 | extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
1771 | { | |
1772 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
1773 | } | |
f899fc64 CW |
1774 | extern void intel_i2c_reset(struct drm_device *dev); |
1775 | ||
3b617967 | 1776 | /* intel_opregion.c */ |
44834a67 CW |
1777 | extern int intel_opregion_setup(struct drm_device *dev); |
1778 | #ifdef CONFIG_ACPI | |
1779 | extern void intel_opregion_init(struct drm_device *dev); | |
1780 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 CW |
1781 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
1782 | extern void intel_opregion_gse_intr(struct drm_device *dev); | |
1783 | extern void intel_opregion_enable_asle(struct drm_device *dev); | |
65e082c9 | 1784 | #else |
44834a67 CW |
1785 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
1786 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 CW |
1787 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
1788 | static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; } | |
1789 | static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; } | |
65e082c9 | 1790 | #endif |
8ee1c3db | 1791 | |
723bfd70 JB |
1792 | /* intel_acpi.c */ |
1793 | #ifdef CONFIG_ACPI | |
1794 | extern void intel_register_dsm_handler(void); | |
1795 | extern void intel_unregister_dsm_handler(void); | |
1796 | #else | |
1797 | static inline void intel_register_dsm_handler(void) { return; } | |
1798 | static inline void intel_unregister_dsm_handler(void) { return; } | |
1799 | #endif /* CONFIG_ACPI */ | |
1800 | ||
79e53945 | 1801 | /* modesetting */ |
f817586c | 1802 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 1803 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 1804 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 1805 | extern void intel_modeset_cleanup(struct drm_device *dev); |
28d52043 | 1806 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
1807 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
1808 | bool force_restore); | |
44cec740 | 1809 | extern void i915_redisable_vga(struct drm_device *dev); |
ee5382ae | 1810 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 1811 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 1812 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 1813 | extern void intel_init_pch_refclk(struct drm_device *dev); |
3b8d8d91 | 1814 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0206e353 AJ |
1815 | extern void intel_detect_pch(struct drm_device *dev); |
1816 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 1817 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 1818 | |
2911a35b | 1819 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
1820 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
1821 | struct drm_file *file); | |
575155a9 | 1822 | |
6ef3d427 | 1823 | /* overlay */ |
3bd3c932 | 1824 | #ifdef CONFIG_DEBUG_FS |
6ef3d427 CW |
1825 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
1826 | extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
1827 | |
1828 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
1829 | extern void intel_display_print_error_state(struct seq_file *m, | |
1830 | struct drm_device *dev, | |
1831 | struct intel_display_error_state *error); | |
3bd3c932 | 1832 | #endif |
6ef3d427 | 1833 | |
b7287d80 BW |
1834 | /* On SNB platform, before reading ring registers forcewake bit |
1835 | * must be set to prevent GT core from power down and stale values being | |
1836 | * returned. | |
1837 | */ | |
fcca7926 BW |
1838 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
1839 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
67a3744f | 1840 | int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv); |
b7287d80 | 1841 | |
42c0526c BW |
1842 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val); |
1843 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val); | |
1844 | ||
5f75377d | 1845 | #define __i915_read(x, y) \ |
f7000883 | 1846 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg); |
fcca7926 | 1847 | |
5f75377d KP |
1848 | __i915_read(8, b) |
1849 | __i915_read(16, w) | |
1850 | __i915_read(32, l) | |
1851 | __i915_read(64, q) | |
1852 | #undef __i915_read | |
1853 | ||
1854 | #define __i915_write(x, y) \ | |
f7000883 AK |
1855 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val); |
1856 | ||
5f75377d KP |
1857 | __i915_write(8, b) |
1858 | __i915_write(16, w) | |
1859 | __i915_write(32, l) | |
1860 | __i915_write(64, q) | |
1861 | #undef __i915_write | |
1862 | ||
1863 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) | |
1864 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) | |
1865 | ||
1866 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) | |
1867 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) | |
1868 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) | |
1869 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) | |
1870 | ||
1871 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) | |
1872 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) | |
cae5852d ZN |
1873 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
1874 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) | |
5f75377d KP |
1875 | |
1876 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) | |
1877 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) | |
cae5852d ZN |
1878 | |
1879 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
1880 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
1881 | ||
55bc60db VS |
1882 | /* "Broadcast RGB" property */ |
1883 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
1884 | #define INTEL_BROADCAST_RGB_FULL 1 | |
1885 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 1886 | |
1da177e4 | 1887 | #endif |