Commit | Line | Data |
---|---|---|
673a394b | 1 | /* |
be6a0376 | 2 | * Copyright © 2008-2015 Intel Corporation |
673a394b EA |
3 | * |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * | |
26 | */ | |
27 | ||
760285e7 | 28 | #include <drm/drmP.h> |
0de23977 | 29 | #include <drm/drm_vma_manager.h> |
760285e7 | 30 | #include <drm/i915_drm.h> |
673a394b | 31 | #include "i915_drv.h" |
eb82289a | 32 | #include "i915_vgpu.h" |
1c5d22f7 | 33 | #include "i915_trace.h" |
652c393a | 34 | #include "intel_drv.h" |
0ccdacf6 | 35 | #include "intel_mocs.h" |
5949eac4 | 36 | #include <linux/shmem_fs.h> |
5a0e3ad6 | 37 | #include <linux/slab.h> |
673a394b | 38 | #include <linux/swap.h> |
79e53945 | 39 | #include <linux/pci.h> |
1286ff73 | 40 | #include <linux/dma-buf.h> |
673a394b | 41 | |
05394f39 | 42 | static void i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object *obj); |
e62b59e4 | 43 | static void i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object *obj); |
c8725f3d | 44 | static void |
b4716185 CW |
45 | i915_gem_object_retire__write(struct drm_i915_gem_object *obj); |
46 | static void | |
47 | i915_gem_object_retire__read(struct drm_i915_gem_object *obj, int ring); | |
61050808 | 48 | |
c76ce038 CW |
49 | static bool cpu_cache_is_coherent(struct drm_device *dev, |
50 | enum i915_cache_level level) | |
51 | { | |
52 | return HAS_LLC(dev) || level != I915_CACHE_NONE; | |
53 | } | |
54 | ||
2c22569b CW |
55 | static bool cpu_write_needs_clflush(struct drm_i915_gem_object *obj) |
56 | { | |
57 | if (!cpu_cache_is_coherent(obj->base.dev, obj->cache_level)) | |
58 | return true; | |
59 | ||
60 | return obj->pin_display; | |
61 | } | |
62 | ||
73aa808f CW |
63 | /* some bookkeeping */ |
64 | static void i915_gem_info_add_obj(struct drm_i915_private *dev_priv, | |
65 | size_t size) | |
66 | { | |
c20e8355 | 67 | spin_lock(&dev_priv->mm.object_stat_lock); |
73aa808f CW |
68 | dev_priv->mm.object_count++; |
69 | dev_priv->mm.object_memory += size; | |
c20e8355 | 70 | spin_unlock(&dev_priv->mm.object_stat_lock); |
73aa808f CW |
71 | } |
72 | ||
73 | static void i915_gem_info_remove_obj(struct drm_i915_private *dev_priv, | |
74 | size_t size) | |
75 | { | |
c20e8355 | 76 | spin_lock(&dev_priv->mm.object_stat_lock); |
73aa808f CW |
77 | dev_priv->mm.object_count--; |
78 | dev_priv->mm.object_memory -= size; | |
c20e8355 | 79 | spin_unlock(&dev_priv->mm.object_stat_lock); |
73aa808f CW |
80 | } |
81 | ||
21dd3734 | 82 | static int |
33196ded | 83 | i915_gem_wait_for_error(struct i915_gpu_error *error) |
30dbf0c0 | 84 | { |
30dbf0c0 CW |
85 | int ret; |
86 | ||
d98c52cf | 87 | if (!i915_reset_in_progress(error)) |
30dbf0c0 CW |
88 | return 0; |
89 | ||
0a6759c6 DV |
90 | /* |
91 | * Only wait 10 seconds for the gpu reset to complete to avoid hanging | |
92 | * userspace. If it takes that long something really bad is going on and | |
93 | * we should simply try to bail out and fail as gracefully as possible. | |
94 | */ | |
1f83fee0 | 95 | ret = wait_event_interruptible_timeout(error->reset_queue, |
d98c52cf | 96 | !i915_reset_in_progress(error), |
1f83fee0 | 97 | 10*HZ); |
0a6759c6 DV |
98 | if (ret == 0) { |
99 | DRM_ERROR("Timed out waiting for the gpu reset to complete\n"); | |
100 | return -EIO; | |
101 | } else if (ret < 0) { | |
30dbf0c0 | 102 | return ret; |
d98c52cf CW |
103 | } else { |
104 | return 0; | |
0a6759c6 | 105 | } |
30dbf0c0 CW |
106 | } |
107 | ||
54cf91dc | 108 | int i915_mutex_lock_interruptible(struct drm_device *dev) |
76c1dec1 | 109 | { |
33196ded | 110 | struct drm_i915_private *dev_priv = dev->dev_private; |
76c1dec1 CW |
111 | int ret; |
112 | ||
33196ded | 113 | ret = i915_gem_wait_for_error(&dev_priv->gpu_error); |
76c1dec1 CW |
114 | if (ret) |
115 | return ret; | |
116 | ||
117 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
118 | if (ret) | |
119 | return ret; | |
120 | ||
23bc5982 | 121 | WARN_ON(i915_verify_lists(dev)); |
76c1dec1 CW |
122 | return 0; |
123 | } | |
30dbf0c0 | 124 | |
5a125c3c EA |
125 | int |
126 | i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 127 | struct drm_file *file) |
5a125c3c | 128 | { |
72e96d64 | 129 | struct drm_i915_private *dev_priv = to_i915(dev); |
62106b4f | 130 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
72e96d64 | 131 | struct drm_i915_gem_get_aperture *args = data; |
ca1543be | 132 | struct i915_vma *vma; |
6299f992 | 133 | size_t pinned; |
5a125c3c | 134 | |
6299f992 | 135 | pinned = 0; |
73aa808f | 136 | mutex_lock(&dev->struct_mutex); |
1c7f4bca | 137 | list_for_each_entry(vma, &ggtt->base.active_list, vm_link) |
ca1543be TU |
138 | if (vma->pin_count) |
139 | pinned += vma->node.size; | |
1c7f4bca | 140 | list_for_each_entry(vma, &ggtt->base.inactive_list, vm_link) |
ca1543be TU |
141 | if (vma->pin_count) |
142 | pinned += vma->node.size; | |
73aa808f | 143 | mutex_unlock(&dev->struct_mutex); |
5a125c3c | 144 | |
72e96d64 | 145 | args->aper_size = ggtt->base.total; |
0206e353 | 146 | args->aper_available_size = args->aper_size - pinned; |
6299f992 | 147 | |
5a125c3c EA |
148 | return 0; |
149 | } | |
150 | ||
6a2c4232 CW |
151 | static int |
152 | i915_gem_object_get_pages_phys(struct drm_i915_gem_object *obj) | |
00731155 | 153 | { |
6a2c4232 CW |
154 | struct address_space *mapping = file_inode(obj->base.filp)->i_mapping; |
155 | char *vaddr = obj->phys_handle->vaddr; | |
156 | struct sg_table *st; | |
157 | struct scatterlist *sg; | |
158 | int i; | |
00731155 | 159 | |
6a2c4232 CW |
160 | if (WARN_ON(i915_gem_object_needs_bit17_swizzle(obj))) |
161 | return -EINVAL; | |
162 | ||
163 | for (i = 0; i < obj->base.size / PAGE_SIZE; i++) { | |
164 | struct page *page; | |
165 | char *src; | |
166 | ||
167 | page = shmem_read_mapping_page(mapping, i); | |
168 | if (IS_ERR(page)) | |
169 | return PTR_ERR(page); | |
170 | ||
171 | src = kmap_atomic(page); | |
172 | memcpy(vaddr, src, PAGE_SIZE); | |
173 | drm_clflush_virt_range(vaddr, PAGE_SIZE); | |
174 | kunmap_atomic(src); | |
175 | ||
09cbfeaf | 176 | put_page(page); |
6a2c4232 CW |
177 | vaddr += PAGE_SIZE; |
178 | } | |
179 | ||
180 | i915_gem_chipset_flush(obj->base.dev); | |
181 | ||
182 | st = kmalloc(sizeof(*st), GFP_KERNEL); | |
183 | if (st == NULL) | |
184 | return -ENOMEM; | |
185 | ||
186 | if (sg_alloc_table(st, 1, GFP_KERNEL)) { | |
187 | kfree(st); | |
188 | return -ENOMEM; | |
189 | } | |
190 | ||
191 | sg = st->sgl; | |
192 | sg->offset = 0; | |
193 | sg->length = obj->base.size; | |
00731155 | 194 | |
6a2c4232 CW |
195 | sg_dma_address(sg) = obj->phys_handle->busaddr; |
196 | sg_dma_len(sg) = obj->base.size; | |
197 | ||
198 | obj->pages = st; | |
6a2c4232 CW |
199 | return 0; |
200 | } | |
201 | ||
202 | static void | |
203 | i915_gem_object_put_pages_phys(struct drm_i915_gem_object *obj) | |
204 | { | |
205 | int ret; | |
206 | ||
207 | BUG_ON(obj->madv == __I915_MADV_PURGED); | |
00731155 | 208 | |
6a2c4232 | 209 | ret = i915_gem_object_set_to_cpu_domain(obj, true); |
f4457ae7 | 210 | if (WARN_ON(ret)) { |
6a2c4232 CW |
211 | /* In the event of a disaster, abandon all caches and |
212 | * hope for the best. | |
213 | */ | |
6a2c4232 CW |
214 | obj->base.read_domains = obj->base.write_domain = I915_GEM_DOMAIN_CPU; |
215 | } | |
216 | ||
217 | if (obj->madv == I915_MADV_DONTNEED) | |
218 | obj->dirty = 0; | |
219 | ||
220 | if (obj->dirty) { | |
00731155 | 221 | struct address_space *mapping = file_inode(obj->base.filp)->i_mapping; |
6a2c4232 | 222 | char *vaddr = obj->phys_handle->vaddr; |
00731155 CW |
223 | int i; |
224 | ||
225 | for (i = 0; i < obj->base.size / PAGE_SIZE; i++) { | |
6a2c4232 CW |
226 | struct page *page; |
227 | char *dst; | |
228 | ||
229 | page = shmem_read_mapping_page(mapping, i); | |
230 | if (IS_ERR(page)) | |
231 | continue; | |
232 | ||
233 | dst = kmap_atomic(page); | |
234 | drm_clflush_virt_range(vaddr, PAGE_SIZE); | |
235 | memcpy(dst, vaddr, PAGE_SIZE); | |
236 | kunmap_atomic(dst); | |
237 | ||
238 | set_page_dirty(page); | |
239 | if (obj->madv == I915_MADV_WILLNEED) | |
00731155 | 240 | mark_page_accessed(page); |
09cbfeaf | 241 | put_page(page); |
00731155 CW |
242 | vaddr += PAGE_SIZE; |
243 | } | |
6a2c4232 | 244 | obj->dirty = 0; |
00731155 CW |
245 | } |
246 | ||
6a2c4232 CW |
247 | sg_free_table(obj->pages); |
248 | kfree(obj->pages); | |
6a2c4232 CW |
249 | } |
250 | ||
251 | static void | |
252 | i915_gem_object_release_phys(struct drm_i915_gem_object *obj) | |
253 | { | |
254 | drm_pci_free(obj->base.dev, obj->phys_handle); | |
255 | } | |
256 | ||
257 | static const struct drm_i915_gem_object_ops i915_gem_phys_ops = { | |
258 | .get_pages = i915_gem_object_get_pages_phys, | |
259 | .put_pages = i915_gem_object_put_pages_phys, | |
260 | .release = i915_gem_object_release_phys, | |
261 | }; | |
262 | ||
263 | static int | |
264 | drop_pages(struct drm_i915_gem_object *obj) | |
265 | { | |
266 | struct i915_vma *vma, *next; | |
267 | int ret; | |
268 | ||
269 | drm_gem_object_reference(&obj->base); | |
1c7f4bca | 270 | list_for_each_entry_safe(vma, next, &obj->vma_list, obj_link) |
6a2c4232 CW |
271 | if (i915_vma_unbind(vma)) |
272 | break; | |
273 | ||
274 | ret = i915_gem_object_put_pages(obj); | |
275 | drm_gem_object_unreference(&obj->base); | |
276 | ||
277 | return ret; | |
00731155 CW |
278 | } |
279 | ||
280 | int | |
281 | i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, | |
282 | int align) | |
283 | { | |
284 | drm_dma_handle_t *phys; | |
6a2c4232 | 285 | int ret; |
00731155 CW |
286 | |
287 | if (obj->phys_handle) { | |
288 | if ((unsigned long)obj->phys_handle->vaddr & (align -1)) | |
289 | return -EBUSY; | |
290 | ||
291 | return 0; | |
292 | } | |
293 | ||
294 | if (obj->madv != I915_MADV_WILLNEED) | |
295 | return -EFAULT; | |
296 | ||
297 | if (obj->base.filp == NULL) | |
298 | return -EINVAL; | |
299 | ||
6a2c4232 CW |
300 | ret = drop_pages(obj); |
301 | if (ret) | |
302 | return ret; | |
303 | ||
00731155 CW |
304 | /* create a new object */ |
305 | phys = drm_pci_alloc(obj->base.dev, obj->base.size, align); | |
306 | if (!phys) | |
307 | return -ENOMEM; | |
308 | ||
00731155 | 309 | obj->phys_handle = phys; |
6a2c4232 CW |
310 | obj->ops = &i915_gem_phys_ops; |
311 | ||
312 | return i915_gem_object_get_pages(obj); | |
00731155 CW |
313 | } |
314 | ||
315 | static int | |
316 | i915_gem_phys_pwrite(struct drm_i915_gem_object *obj, | |
317 | struct drm_i915_gem_pwrite *args, | |
318 | struct drm_file *file_priv) | |
319 | { | |
320 | struct drm_device *dev = obj->base.dev; | |
321 | void *vaddr = obj->phys_handle->vaddr + args->offset; | |
322 | char __user *user_data = to_user_ptr(args->data_ptr); | |
063e4e6b | 323 | int ret = 0; |
6a2c4232 CW |
324 | |
325 | /* We manually control the domain here and pretend that it | |
326 | * remains coherent i.e. in the GTT domain, like shmem_pwrite. | |
327 | */ | |
328 | ret = i915_gem_object_wait_rendering(obj, false); | |
329 | if (ret) | |
330 | return ret; | |
00731155 | 331 | |
77a0d1ca | 332 | intel_fb_obj_invalidate(obj, ORIGIN_CPU); |
00731155 CW |
333 | if (__copy_from_user_inatomic_nocache(vaddr, user_data, args->size)) { |
334 | unsigned long unwritten; | |
335 | ||
336 | /* The physical object once assigned is fixed for the lifetime | |
337 | * of the obj, so we can safely drop the lock and continue | |
338 | * to access vaddr. | |
339 | */ | |
340 | mutex_unlock(&dev->struct_mutex); | |
341 | unwritten = copy_from_user(vaddr, user_data, args->size); | |
342 | mutex_lock(&dev->struct_mutex); | |
063e4e6b PZ |
343 | if (unwritten) { |
344 | ret = -EFAULT; | |
345 | goto out; | |
346 | } | |
00731155 CW |
347 | } |
348 | ||
6a2c4232 | 349 | drm_clflush_virt_range(vaddr, args->size); |
00731155 | 350 | i915_gem_chipset_flush(dev); |
063e4e6b PZ |
351 | |
352 | out: | |
de152b62 | 353 | intel_fb_obj_flush(obj, false, ORIGIN_CPU); |
063e4e6b | 354 | return ret; |
00731155 CW |
355 | } |
356 | ||
42dcedd4 CW |
357 | void *i915_gem_object_alloc(struct drm_device *dev) |
358 | { | |
359 | struct drm_i915_private *dev_priv = dev->dev_private; | |
efab6d8d | 360 | return kmem_cache_zalloc(dev_priv->objects, GFP_KERNEL); |
42dcedd4 CW |
361 | } |
362 | ||
363 | void i915_gem_object_free(struct drm_i915_gem_object *obj) | |
364 | { | |
365 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
efab6d8d | 366 | kmem_cache_free(dev_priv->objects, obj); |
42dcedd4 CW |
367 | } |
368 | ||
ff72145b DA |
369 | static int |
370 | i915_gem_create(struct drm_file *file, | |
371 | struct drm_device *dev, | |
372 | uint64_t size, | |
373 | uint32_t *handle_p) | |
673a394b | 374 | { |
05394f39 | 375 | struct drm_i915_gem_object *obj; |
a1a2d1d3 PP |
376 | int ret; |
377 | u32 handle; | |
673a394b | 378 | |
ff72145b | 379 | size = roundup(size, PAGE_SIZE); |
8ffc0246 CW |
380 | if (size == 0) |
381 | return -EINVAL; | |
673a394b EA |
382 | |
383 | /* Allocate the new object */ | |
d37cd8a8 | 384 | obj = i915_gem_object_create(dev, size); |
fe3db79b CW |
385 | if (IS_ERR(obj)) |
386 | return PTR_ERR(obj); | |
673a394b | 387 | |
05394f39 | 388 | ret = drm_gem_handle_create(file, &obj->base, &handle); |
202f2fef | 389 | /* drop reference from allocate - handle holds it now */ |
d861e338 DV |
390 | drm_gem_object_unreference_unlocked(&obj->base); |
391 | if (ret) | |
392 | return ret; | |
202f2fef | 393 | |
ff72145b | 394 | *handle_p = handle; |
673a394b EA |
395 | return 0; |
396 | } | |
397 | ||
ff72145b DA |
398 | int |
399 | i915_gem_dumb_create(struct drm_file *file, | |
400 | struct drm_device *dev, | |
401 | struct drm_mode_create_dumb *args) | |
402 | { | |
403 | /* have to work out size/pitch and return them */ | |
de45eaf7 | 404 | args->pitch = ALIGN(args->width * DIV_ROUND_UP(args->bpp, 8), 64); |
ff72145b DA |
405 | args->size = args->pitch * args->height; |
406 | return i915_gem_create(file, dev, | |
da6b51d0 | 407 | args->size, &args->handle); |
ff72145b DA |
408 | } |
409 | ||
ff72145b DA |
410 | /** |
411 | * Creates a new mm object and returns a handle to it. | |
412 | */ | |
413 | int | |
414 | i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
415 | struct drm_file *file) | |
416 | { | |
417 | struct drm_i915_gem_create *args = data; | |
63ed2cb2 | 418 | |
ff72145b | 419 | return i915_gem_create(file, dev, |
da6b51d0 | 420 | args->size, &args->handle); |
ff72145b DA |
421 | } |
422 | ||
8461d226 DV |
423 | static inline int |
424 | __copy_to_user_swizzled(char __user *cpu_vaddr, | |
425 | const char *gpu_vaddr, int gpu_offset, | |
426 | int length) | |
427 | { | |
428 | int ret, cpu_offset = 0; | |
429 | ||
430 | while (length > 0) { | |
431 | int cacheline_end = ALIGN(gpu_offset + 1, 64); | |
432 | int this_length = min(cacheline_end - gpu_offset, length); | |
433 | int swizzled_gpu_offset = gpu_offset ^ 64; | |
434 | ||
435 | ret = __copy_to_user(cpu_vaddr + cpu_offset, | |
436 | gpu_vaddr + swizzled_gpu_offset, | |
437 | this_length); | |
438 | if (ret) | |
439 | return ret + length; | |
440 | ||
441 | cpu_offset += this_length; | |
442 | gpu_offset += this_length; | |
443 | length -= this_length; | |
444 | } | |
445 | ||
446 | return 0; | |
447 | } | |
448 | ||
8c59967c | 449 | static inline int |
4f0c7cfb BW |
450 | __copy_from_user_swizzled(char *gpu_vaddr, int gpu_offset, |
451 | const char __user *cpu_vaddr, | |
8c59967c DV |
452 | int length) |
453 | { | |
454 | int ret, cpu_offset = 0; | |
455 | ||
456 | while (length > 0) { | |
457 | int cacheline_end = ALIGN(gpu_offset + 1, 64); | |
458 | int this_length = min(cacheline_end - gpu_offset, length); | |
459 | int swizzled_gpu_offset = gpu_offset ^ 64; | |
460 | ||
461 | ret = __copy_from_user(gpu_vaddr + swizzled_gpu_offset, | |
462 | cpu_vaddr + cpu_offset, | |
463 | this_length); | |
464 | if (ret) | |
465 | return ret + length; | |
466 | ||
467 | cpu_offset += this_length; | |
468 | gpu_offset += this_length; | |
469 | length -= this_length; | |
470 | } | |
471 | ||
472 | return 0; | |
473 | } | |
474 | ||
4c914c0c BV |
475 | /* |
476 | * Pins the specified object's pages and synchronizes the object with | |
477 | * GPU accesses. Sets needs_clflush to non-zero if the caller should | |
478 | * flush the object from the CPU cache. | |
479 | */ | |
480 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, | |
481 | int *needs_clflush) | |
482 | { | |
483 | int ret; | |
484 | ||
485 | *needs_clflush = 0; | |
486 | ||
1db6e2e7 | 487 | if (WARN_ON((obj->ops->flags & I915_GEM_OBJECT_HAS_STRUCT_PAGE) == 0)) |
4c914c0c BV |
488 | return -EINVAL; |
489 | ||
490 | if (!(obj->base.read_domains & I915_GEM_DOMAIN_CPU)) { | |
491 | /* If we're not in the cpu read domain, set ourself into the gtt | |
492 | * read domain and manually flush cachelines (if required). This | |
493 | * optimizes for the case when the gpu will dirty the data | |
494 | * anyway again before the next pread happens. */ | |
495 | *needs_clflush = !cpu_cache_is_coherent(obj->base.dev, | |
496 | obj->cache_level); | |
497 | ret = i915_gem_object_wait_rendering(obj, true); | |
498 | if (ret) | |
499 | return ret; | |
500 | } | |
501 | ||
502 | ret = i915_gem_object_get_pages(obj); | |
503 | if (ret) | |
504 | return ret; | |
505 | ||
506 | i915_gem_object_pin_pages(obj); | |
507 | ||
508 | return ret; | |
509 | } | |
510 | ||
d174bd64 DV |
511 | /* Per-page copy function for the shmem pread fastpath. |
512 | * Flushes invalid cachelines before reading the target if | |
513 | * needs_clflush is set. */ | |
eb01459f | 514 | static int |
d174bd64 DV |
515 | shmem_pread_fast(struct page *page, int shmem_page_offset, int page_length, |
516 | char __user *user_data, | |
517 | bool page_do_bit17_swizzling, bool needs_clflush) | |
518 | { | |
519 | char *vaddr; | |
520 | int ret; | |
521 | ||
e7e58eb5 | 522 | if (unlikely(page_do_bit17_swizzling)) |
d174bd64 DV |
523 | return -EINVAL; |
524 | ||
525 | vaddr = kmap_atomic(page); | |
526 | if (needs_clflush) | |
527 | drm_clflush_virt_range(vaddr + shmem_page_offset, | |
528 | page_length); | |
529 | ret = __copy_to_user_inatomic(user_data, | |
530 | vaddr + shmem_page_offset, | |
531 | page_length); | |
532 | kunmap_atomic(vaddr); | |
533 | ||
f60d7f0c | 534 | return ret ? -EFAULT : 0; |
d174bd64 DV |
535 | } |
536 | ||
23c18c71 DV |
537 | static void |
538 | shmem_clflush_swizzled_range(char *addr, unsigned long length, | |
539 | bool swizzled) | |
540 | { | |
e7e58eb5 | 541 | if (unlikely(swizzled)) { |
23c18c71 DV |
542 | unsigned long start = (unsigned long) addr; |
543 | unsigned long end = (unsigned long) addr + length; | |
544 | ||
545 | /* For swizzling simply ensure that we always flush both | |
546 | * channels. Lame, but simple and it works. Swizzled | |
547 | * pwrite/pread is far from a hotpath - current userspace | |
548 | * doesn't use it at all. */ | |
549 | start = round_down(start, 128); | |
550 | end = round_up(end, 128); | |
551 | ||
552 | drm_clflush_virt_range((void *)start, end - start); | |
553 | } else { | |
554 | drm_clflush_virt_range(addr, length); | |
555 | } | |
556 | ||
557 | } | |
558 | ||
d174bd64 DV |
559 | /* Only difference to the fast-path function is that this can handle bit17 |
560 | * and uses non-atomic copy and kmap functions. */ | |
561 | static int | |
562 | shmem_pread_slow(struct page *page, int shmem_page_offset, int page_length, | |
563 | char __user *user_data, | |
564 | bool page_do_bit17_swizzling, bool needs_clflush) | |
565 | { | |
566 | char *vaddr; | |
567 | int ret; | |
568 | ||
569 | vaddr = kmap(page); | |
570 | if (needs_clflush) | |
23c18c71 DV |
571 | shmem_clflush_swizzled_range(vaddr + shmem_page_offset, |
572 | page_length, | |
573 | page_do_bit17_swizzling); | |
d174bd64 DV |
574 | |
575 | if (page_do_bit17_swizzling) | |
576 | ret = __copy_to_user_swizzled(user_data, | |
577 | vaddr, shmem_page_offset, | |
578 | page_length); | |
579 | else | |
580 | ret = __copy_to_user(user_data, | |
581 | vaddr + shmem_page_offset, | |
582 | page_length); | |
583 | kunmap(page); | |
584 | ||
f60d7f0c | 585 | return ret ? - EFAULT : 0; |
d174bd64 DV |
586 | } |
587 | ||
eb01459f | 588 | static int |
dbf7bff0 DV |
589 | i915_gem_shmem_pread(struct drm_device *dev, |
590 | struct drm_i915_gem_object *obj, | |
591 | struct drm_i915_gem_pread *args, | |
592 | struct drm_file *file) | |
eb01459f | 593 | { |
8461d226 | 594 | char __user *user_data; |
eb01459f | 595 | ssize_t remain; |
8461d226 | 596 | loff_t offset; |
eb2c0c81 | 597 | int shmem_page_offset, page_length, ret = 0; |
8461d226 | 598 | int obj_do_bit17_swizzling, page_do_bit17_swizzling; |
96d79b52 | 599 | int prefaulted = 0; |
8489731c | 600 | int needs_clflush = 0; |
67d5a50c | 601 | struct sg_page_iter sg_iter; |
eb01459f | 602 | |
2bb4629a | 603 | user_data = to_user_ptr(args->data_ptr); |
eb01459f EA |
604 | remain = args->size; |
605 | ||
8461d226 | 606 | obj_do_bit17_swizzling = i915_gem_object_needs_bit17_swizzle(obj); |
eb01459f | 607 | |
4c914c0c | 608 | ret = i915_gem_obj_prepare_shmem_read(obj, &needs_clflush); |
f60d7f0c CW |
609 | if (ret) |
610 | return ret; | |
611 | ||
8461d226 | 612 | offset = args->offset; |
eb01459f | 613 | |
67d5a50c ID |
614 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, |
615 | offset >> PAGE_SHIFT) { | |
2db76d7c | 616 | struct page *page = sg_page_iter_page(&sg_iter); |
9da3da66 CW |
617 | |
618 | if (remain <= 0) | |
619 | break; | |
620 | ||
eb01459f EA |
621 | /* Operation in this page |
622 | * | |
eb01459f | 623 | * shmem_page_offset = offset within page in shmem file |
eb01459f EA |
624 | * page_length = bytes to copy for this page |
625 | */ | |
c8cbbb8b | 626 | shmem_page_offset = offset_in_page(offset); |
eb01459f EA |
627 | page_length = remain; |
628 | if ((shmem_page_offset + page_length) > PAGE_SIZE) | |
629 | page_length = PAGE_SIZE - shmem_page_offset; | |
eb01459f | 630 | |
8461d226 DV |
631 | page_do_bit17_swizzling = obj_do_bit17_swizzling && |
632 | (page_to_phys(page) & (1 << 17)) != 0; | |
633 | ||
d174bd64 DV |
634 | ret = shmem_pread_fast(page, shmem_page_offset, page_length, |
635 | user_data, page_do_bit17_swizzling, | |
636 | needs_clflush); | |
637 | if (ret == 0) | |
638 | goto next_page; | |
dbf7bff0 | 639 | |
dbf7bff0 DV |
640 | mutex_unlock(&dev->struct_mutex); |
641 | ||
d330a953 | 642 | if (likely(!i915.prefault_disable) && !prefaulted) { |
f56f821f | 643 | ret = fault_in_multipages_writeable(user_data, remain); |
96d79b52 DV |
644 | /* Userspace is tricking us, but we've already clobbered |
645 | * its pages with the prefault and promised to write the | |
646 | * data up to the first fault. Hence ignore any errors | |
647 | * and just continue. */ | |
648 | (void)ret; | |
649 | prefaulted = 1; | |
650 | } | |
eb01459f | 651 | |
d174bd64 DV |
652 | ret = shmem_pread_slow(page, shmem_page_offset, page_length, |
653 | user_data, page_do_bit17_swizzling, | |
654 | needs_clflush); | |
eb01459f | 655 | |
dbf7bff0 | 656 | mutex_lock(&dev->struct_mutex); |
f60d7f0c | 657 | |
f60d7f0c | 658 | if (ret) |
8461d226 | 659 | goto out; |
8461d226 | 660 | |
17793c9a | 661 | next_page: |
eb01459f | 662 | remain -= page_length; |
8461d226 | 663 | user_data += page_length; |
eb01459f EA |
664 | offset += page_length; |
665 | } | |
666 | ||
4f27b75d | 667 | out: |
f60d7f0c CW |
668 | i915_gem_object_unpin_pages(obj); |
669 | ||
eb01459f EA |
670 | return ret; |
671 | } | |
672 | ||
673a394b EA |
673 | /** |
674 | * Reads data from the object referenced by handle. | |
675 | * | |
676 | * On error, the contents of *data are undefined. | |
677 | */ | |
678 | int | |
679 | i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 680 | struct drm_file *file) |
673a394b EA |
681 | { |
682 | struct drm_i915_gem_pread *args = data; | |
05394f39 | 683 | struct drm_i915_gem_object *obj; |
35b62a89 | 684 | int ret = 0; |
673a394b | 685 | |
51311d0a CW |
686 | if (args->size == 0) |
687 | return 0; | |
688 | ||
689 | if (!access_ok(VERIFY_WRITE, | |
2bb4629a | 690 | to_user_ptr(args->data_ptr), |
51311d0a CW |
691 | args->size)) |
692 | return -EFAULT; | |
693 | ||
4f27b75d | 694 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 695 | if (ret) |
4f27b75d | 696 | return ret; |
673a394b | 697 | |
05394f39 | 698 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
c8725226 | 699 | if (&obj->base == NULL) { |
1d7cfea1 CW |
700 | ret = -ENOENT; |
701 | goto unlock; | |
4f27b75d | 702 | } |
673a394b | 703 | |
7dcd2499 | 704 | /* Bounds check source. */ |
05394f39 CW |
705 | if (args->offset > obj->base.size || |
706 | args->size > obj->base.size - args->offset) { | |
ce9d419d | 707 | ret = -EINVAL; |
35b62a89 | 708 | goto out; |
ce9d419d CW |
709 | } |
710 | ||
1286ff73 DV |
711 | /* prime objects have no backing filp to GEM pread/pwrite |
712 | * pages from. | |
713 | */ | |
714 | if (!obj->base.filp) { | |
715 | ret = -EINVAL; | |
716 | goto out; | |
717 | } | |
718 | ||
db53a302 CW |
719 | trace_i915_gem_object_pread(obj, args->offset, args->size); |
720 | ||
dbf7bff0 | 721 | ret = i915_gem_shmem_pread(dev, obj, args, file); |
673a394b | 722 | |
35b62a89 | 723 | out: |
05394f39 | 724 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 725 | unlock: |
4f27b75d | 726 | mutex_unlock(&dev->struct_mutex); |
eb01459f | 727 | return ret; |
673a394b EA |
728 | } |
729 | ||
0839ccb8 KP |
730 | /* This is the fast write path which cannot handle |
731 | * page faults in the source data | |
9b7530cc | 732 | */ |
0839ccb8 KP |
733 | |
734 | static inline int | |
735 | fast_user_write(struct io_mapping *mapping, | |
736 | loff_t page_base, int page_offset, | |
737 | char __user *user_data, | |
738 | int length) | |
9b7530cc | 739 | { |
4f0c7cfb BW |
740 | void __iomem *vaddr_atomic; |
741 | void *vaddr; | |
0839ccb8 | 742 | unsigned long unwritten; |
9b7530cc | 743 | |
3e4d3af5 | 744 | vaddr_atomic = io_mapping_map_atomic_wc(mapping, page_base); |
4f0c7cfb BW |
745 | /* We can use the cpu mem copy function because this is X86. */ |
746 | vaddr = (void __force*)vaddr_atomic + page_offset; | |
747 | unwritten = __copy_from_user_inatomic_nocache(vaddr, | |
0839ccb8 | 748 | user_data, length); |
3e4d3af5 | 749 | io_mapping_unmap_atomic(vaddr_atomic); |
fbd5a26d | 750 | return unwritten; |
0839ccb8 KP |
751 | } |
752 | ||
3de09aa3 EA |
753 | /** |
754 | * This is the fast pwrite path, where we copy the data directly from the | |
755 | * user into the GTT, uncached. | |
756 | */ | |
673a394b | 757 | static int |
05394f39 CW |
758 | i915_gem_gtt_pwrite_fast(struct drm_device *dev, |
759 | struct drm_i915_gem_object *obj, | |
3de09aa3 | 760 | struct drm_i915_gem_pwrite *args, |
05394f39 | 761 | struct drm_file *file) |
673a394b | 762 | { |
72e96d64 JL |
763 | struct drm_i915_private *dev_priv = to_i915(dev); |
764 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
673a394b | 765 | ssize_t remain; |
0839ccb8 | 766 | loff_t offset, page_base; |
673a394b | 767 | char __user *user_data; |
935aaa69 DV |
768 | int page_offset, page_length, ret; |
769 | ||
1ec9e26d | 770 | ret = i915_gem_obj_ggtt_pin(obj, 0, PIN_MAPPABLE | PIN_NONBLOCK); |
935aaa69 DV |
771 | if (ret) |
772 | goto out; | |
773 | ||
774 | ret = i915_gem_object_set_to_gtt_domain(obj, true); | |
775 | if (ret) | |
776 | goto out_unpin; | |
777 | ||
778 | ret = i915_gem_object_put_fence(obj); | |
779 | if (ret) | |
780 | goto out_unpin; | |
673a394b | 781 | |
2bb4629a | 782 | user_data = to_user_ptr(args->data_ptr); |
673a394b | 783 | remain = args->size; |
673a394b | 784 | |
f343c5f6 | 785 | offset = i915_gem_obj_ggtt_offset(obj) + args->offset; |
673a394b | 786 | |
77a0d1ca | 787 | intel_fb_obj_invalidate(obj, ORIGIN_GTT); |
063e4e6b | 788 | |
673a394b EA |
789 | while (remain > 0) { |
790 | /* Operation in this page | |
791 | * | |
0839ccb8 KP |
792 | * page_base = page offset within aperture |
793 | * page_offset = offset within page | |
794 | * page_length = bytes to copy for this page | |
673a394b | 795 | */ |
c8cbbb8b CW |
796 | page_base = offset & PAGE_MASK; |
797 | page_offset = offset_in_page(offset); | |
0839ccb8 KP |
798 | page_length = remain; |
799 | if ((page_offset + remain) > PAGE_SIZE) | |
800 | page_length = PAGE_SIZE - page_offset; | |
801 | ||
0839ccb8 | 802 | /* If we get a fault while copying data, then (presumably) our |
3de09aa3 EA |
803 | * source page isn't available. Return the error and we'll |
804 | * retry in the slow path. | |
0839ccb8 | 805 | */ |
72e96d64 | 806 | if (fast_user_write(ggtt->mappable, page_base, |
935aaa69 DV |
807 | page_offset, user_data, page_length)) { |
808 | ret = -EFAULT; | |
063e4e6b | 809 | goto out_flush; |
935aaa69 | 810 | } |
673a394b | 811 | |
0839ccb8 KP |
812 | remain -= page_length; |
813 | user_data += page_length; | |
814 | offset += page_length; | |
673a394b | 815 | } |
673a394b | 816 | |
063e4e6b | 817 | out_flush: |
de152b62 | 818 | intel_fb_obj_flush(obj, false, ORIGIN_GTT); |
935aaa69 | 819 | out_unpin: |
d7f46fc4 | 820 | i915_gem_object_ggtt_unpin(obj); |
935aaa69 | 821 | out: |
3de09aa3 | 822 | return ret; |
673a394b EA |
823 | } |
824 | ||
d174bd64 DV |
825 | /* Per-page copy function for the shmem pwrite fastpath. |
826 | * Flushes invalid cachelines before writing to the target if | |
827 | * needs_clflush_before is set and flushes out any written cachelines after | |
828 | * writing if needs_clflush is set. */ | |
3043c60c | 829 | static int |
d174bd64 DV |
830 | shmem_pwrite_fast(struct page *page, int shmem_page_offset, int page_length, |
831 | char __user *user_data, | |
832 | bool page_do_bit17_swizzling, | |
833 | bool needs_clflush_before, | |
834 | bool needs_clflush_after) | |
673a394b | 835 | { |
d174bd64 | 836 | char *vaddr; |
673a394b | 837 | int ret; |
3de09aa3 | 838 | |
e7e58eb5 | 839 | if (unlikely(page_do_bit17_swizzling)) |
d174bd64 | 840 | return -EINVAL; |
3de09aa3 | 841 | |
d174bd64 DV |
842 | vaddr = kmap_atomic(page); |
843 | if (needs_clflush_before) | |
844 | drm_clflush_virt_range(vaddr + shmem_page_offset, | |
845 | page_length); | |
c2831a94 CW |
846 | ret = __copy_from_user_inatomic(vaddr + shmem_page_offset, |
847 | user_data, page_length); | |
d174bd64 DV |
848 | if (needs_clflush_after) |
849 | drm_clflush_virt_range(vaddr + shmem_page_offset, | |
850 | page_length); | |
851 | kunmap_atomic(vaddr); | |
3de09aa3 | 852 | |
755d2218 | 853 | return ret ? -EFAULT : 0; |
3de09aa3 EA |
854 | } |
855 | ||
d174bd64 DV |
856 | /* Only difference to the fast-path function is that this can handle bit17 |
857 | * and uses non-atomic copy and kmap functions. */ | |
3043c60c | 858 | static int |
d174bd64 DV |
859 | shmem_pwrite_slow(struct page *page, int shmem_page_offset, int page_length, |
860 | char __user *user_data, | |
861 | bool page_do_bit17_swizzling, | |
862 | bool needs_clflush_before, | |
863 | bool needs_clflush_after) | |
673a394b | 864 | { |
d174bd64 DV |
865 | char *vaddr; |
866 | int ret; | |
e5281ccd | 867 | |
d174bd64 | 868 | vaddr = kmap(page); |
e7e58eb5 | 869 | if (unlikely(needs_clflush_before || page_do_bit17_swizzling)) |
23c18c71 DV |
870 | shmem_clflush_swizzled_range(vaddr + shmem_page_offset, |
871 | page_length, | |
872 | page_do_bit17_swizzling); | |
d174bd64 DV |
873 | if (page_do_bit17_swizzling) |
874 | ret = __copy_from_user_swizzled(vaddr, shmem_page_offset, | |
e5281ccd CW |
875 | user_data, |
876 | page_length); | |
d174bd64 DV |
877 | else |
878 | ret = __copy_from_user(vaddr + shmem_page_offset, | |
879 | user_data, | |
880 | page_length); | |
881 | if (needs_clflush_after) | |
23c18c71 DV |
882 | shmem_clflush_swizzled_range(vaddr + shmem_page_offset, |
883 | page_length, | |
884 | page_do_bit17_swizzling); | |
d174bd64 | 885 | kunmap(page); |
40123c1f | 886 | |
755d2218 | 887 | return ret ? -EFAULT : 0; |
40123c1f EA |
888 | } |
889 | ||
40123c1f | 890 | static int |
e244a443 DV |
891 | i915_gem_shmem_pwrite(struct drm_device *dev, |
892 | struct drm_i915_gem_object *obj, | |
893 | struct drm_i915_gem_pwrite *args, | |
894 | struct drm_file *file) | |
40123c1f | 895 | { |
40123c1f | 896 | ssize_t remain; |
8c59967c DV |
897 | loff_t offset; |
898 | char __user *user_data; | |
eb2c0c81 | 899 | int shmem_page_offset, page_length, ret = 0; |
8c59967c | 900 | int obj_do_bit17_swizzling, page_do_bit17_swizzling; |
e244a443 | 901 | int hit_slowpath = 0; |
58642885 DV |
902 | int needs_clflush_after = 0; |
903 | int needs_clflush_before = 0; | |
67d5a50c | 904 | struct sg_page_iter sg_iter; |
40123c1f | 905 | |
2bb4629a | 906 | user_data = to_user_ptr(args->data_ptr); |
40123c1f EA |
907 | remain = args->size; |
908 | ||
8c59967c | 909 | obj_do_bit17_swizzling = i915_gem_object_needs_bit17_swizzle(obj); |
40123c1f | 910 | |
58642885 DV |
911 | if (obj->base.write_domain != I915_GEM_DOMAIN_CPU) { |
912 | /* If we're not in the cpu write domain, set ourself into the gtt | |
913 | * write domain and manually flush cachelines (if required). This | |
914 | * optimizes for the case when the gpu will use the data | |
915 | * right away and we therefore have to clflush anyway. */ | |
2c22569b | 916 | needs_clflush_after = cpu_write_needs_clflush(obj); |
23f54483 BW |
917 | ret = i915_gem_object_wait_rendering(obj, false); |
918 | if (ret) | |
919 | return ret; | |
58642885 | 920 | } |
c76ce038 CW |
921 | /* Same trick applies to invalidate partially written cachelines read |
922 | * before writing. */ | |
923 | if ((obj->base.read_domains & I915_GEM_DOMAIN_CPU) == 0) | |
924 | needs_clflush_before = | |
925 | !cpu_cache_is_coherent(dev, obj->cache_level); | |
58642885 | 926 | |
755d2218 CW |
927 | ret = i915_gem_object_get_pages(obj); |
928 | if (ret) | |
929 | return ret; | |
930 | ||
77a0d1ca | 931 | intel_fb_obj_invalidate(obj, ORIGIN_CPU); |
063e4e6b | 932 | |
755d2218 CW |
933 | i915_gem_object_pin_pages(obj); |
934 | ||
673a394b | 935 | offset = args->offset; |
05394f39 | 936 | obj->dirty = 1; |
673a394b | 937 | |
67d5a50c ID |
938 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, |
939 | offset >> PAGE_SHIFT) { | |
2db76d7c | 940 | struct page *page = sg_page_iter_page(&sg_iter); |
58642885 | 941 | int partial_cacheline_write; |
e5281ccd | 942 | |
9da3da66 CW |
943 | if (remain <= 0) |
944 | break; | |
945 | ||
40123c1f EA |
946 | /* Operation in this page |
947 | * | |
40123c1f | 948 | * shmem_page_offset = offset within page in shmem file |
40123c1f EA |
949 | * page_length = bytes to copy for this page |
950 | */ | |
c8cbbb8b | 951 | shmem_page_offset = offset_in_page(offset); |
40123c1f EA |
952 | |
953 | page_length = remain; | |
954 | if ((shmem_page_offset + page_length) > PAGE_SIZE) | |
955 | page_length = PAGE_SIZE - shmem_page_offset; | |
40123c1f | 956 | |
58642885 DV |
957 | /* If we don't overwrite a cacheline completely we need to be |
958 | * careful to have up-to-date data by first clflushing. Don't | |
959 | * overcomplicate things and flush the entire patch. */ | |
960 | partial_cacheline_write = needs_clflush_before && | |
961 | ((shmem_page_offset | page_length) | |
962 | & (boot_cpu_data.x86_clflush_size - 1)); | |
963 | ||
8c59967c DV |
964 | page_do_bit17_swizzling = obj_do_bit17_swizzling && |
965 | (page_to_phys(page) & (1 << 17)) != 0; | |
966 | ||
d174bd64 DV |
967 | ret = shmem_pwrite_fast(page, shmem_page_offset, page_length, |
968 | user_data, page_do_bit17_swizzling, | |
969 | partial_cacheline_write, | |
970 | needs_clflush_after); | |
971 | if (ret == 0) | |
972 | goto next_page; | |
e244a443 DV |
973 | |
974 | hit_slowpath = 1; | |
e244a443 | 975 | mutex_unlock(&dev->struct_mutex); |
d174bd64 DV |
976 | ret = shmem_pwrite_slow(page, shmem_page_offset, page_length, |
977 | user_data, page_do_bit17_swizzling, | |
978 | partial_cacheline_write, | |
979 | needs_clflush_after); | |
40123c1f | 980 | |
e244a443 | 981 | mutex_lock(&dev->struct_mutex); |
755d2218 | 982 | |
755d2218 | 983 | if (ret) |
8c59967c | 984 | goto out; |
8c59967c | 985 | |
17793c9a | 986 | next_page: |
40123c1f | 987 | remain -= page_length; |
8c59967c | 988 | user_data += page_length; |
40123c1f | 989 | offset += page_length; |
673a394b EA |
990 | } |
991 | ||
fbd5a26d | 992 | out: |
755d2218 CW |
993 | i915_gem_object_unpin_pages(obj); |
994 | ||
e244a443 | 995 | if (hit_slowpath) { |
8dcf015e DV |
996 | /* |
997 | * Fixup: Flush cpu caches in case we didn't flush the dirty | |
998 | * cachelines in-line while writing and the object moved | |
999 | * out of the cpu write domain while we've dropped the lock. | |
1000 | */ | |
1001 | if (!needs_clflush_after && | |
1002 | obj->base.write_domain != I915_GEM_DOMAIN_CPU) { | |
000433b6 | 1003 | if (i915_gem_clflush_object(obj, obj->pin_display)) |
ed75a55b | 1004 | needs_clflush_after = true; |
e244a443 | 1005 | } |
8c59967c | 1006 | } |
673a394b | 1007 | |
58642885 | 1008 | if (needs_clflush_after) |
e76e9aeb | 1009 | i915_gem_chipset_flush(dev); |
ed75a55b VS |
1010 | else |
1011 | obj->cache_dirty = true; | |
58642885 | 1012 | |
de152b62 | 1013 | intel_fb_obj_flush(obj, false, ORIGIN_CPU); |
40123c1f | 1014 | return ret; |
673a394b EA |
1015 | } |
1016 | ||
1017 | /** | |
1018 | * Writes data to the object referenced by handle. | |
1019 | * | |
1020 | * On error, the contents of the buffer that were to be modified are undefined. | |
1021 | */ | |
1022 | int | |
1023 | i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
fbd5a26d | 1024 | struct drm_file *file) |
673a394b | 1025 | { |
5d77d9c5 | 1026 | struct drm_i915_private *dev_priv = dev->dev_private; |
673a394b | 1027 | struct drm_i915_gem_pwrite *args = data; |
05394f39 | 1028 | struct drm_i915_gem_object *obj; |
51311d0a CW |
1029 | int ret; |
1030 | ||
1031 | if (args->size == 0) | |
1032 | return 0; | |
1033 | ||
1034 | if (!access_ok(VERIFY_READ, | |
2bb4629a | 1035 | to_user_ptr(args->data_ptr), |
51311d0a CW |
1036 | args->size)) |
1037 | return -EFAULT; | |
1038 | ||
d330a953 | 1039 | if (likely(!i915.prefault_disable)) { |
0b74b508 XZ |
1040 | ret = fault_in_multipages_readable(to_user_ptr(args->data_ptr), |
1041 | args->size); | |
1042 | if (ret) | |
1043 | return -EFAULT; | |
1044 | } | |
673a394b | 1045 | |
5d77d9c5 ID |
1046 | intel_runtime_pm_get(dev_priv); |
1047 | ||
fbd5a26d | 1048 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 1049 | if (ret) |
5d77d9c5 | 1050 | goto put_rpm; |
1d7cfea1 | 1051 | |
05394f39 | 1052 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
c8725226 | 1053 | if (&obj->base == NULL) { |
1d7cfea1 CW |
1054 | ret = -ENOENT; |
1055 | goto unlock; | |
fbd5a26d | 1056 | } |
673a394b | 1057 | |
7dcd2499 | 1058 | /* Bounds check destination. */ |
05394f39 CW |
1059 | if (args->offset > obj->base.size || |
1060 | args->size > obj->base.size - args->offset) { | |
ce9d419d | 1061 | ret = -EINVAL; |
35b62a89 | 1062 | goto out; |
ce9d419d CW |
1063 | } |
1064 | ||
1286ff73 DV |
1065 | /* prime objects have no backing filp to GEM pread/pwrite |
1066 | * pages from. | |
1067 | */ | |
1068 | if (!obj->base.filp) { | |
1069 | ret = -EINVAL; | |
1070 | goto out; | |
1071 | } | |
1072 | ||
db53a302 CW |
1073 | trace_i915_gem_object_pwrite(obj, args->offset, args->size); |
1074 | ||
935aaa69 | 1075 | ret = -EFAULT; |
673a394b EA |
1076 | /* We can only do the GTT pwrite on untiled buffers, as otherwise |
1077 | * it would end up going through the fenced access, and we'll get | |
1078 | * different detiling behavior between reading and writing. | |
1079 | * pread/pwrite currently are reading and writing from the CPU | |
1080 | * perspective, requiring manual detiling by the client. | |
1081 | */ | |
2c22569b CW |
1082 | if (obj->tiling_mode == I915_TILING_NONE && |
1083 | obj->base.write_domain != I915_GEM_DOMAIN_CPU && | |
1084 | cpu_write_needs_clflush(obj)) { | |
fbd5a26d | 1085 | ret = i915_gem_gtt_pwrite_fast(dev, obj, args, file); |
935aaa69 DV |
1086 | /* Note that the gtt paths might fail with non-page-backed user |
1087 | * pointers (e.g. gtt mappings when moving data between | |
1088 | * textures). Fallback to the shmem path in that case. */ | |
fbd5a26d | 1089 | } |
673a394b | 1090 | |
6a2c4232 CW |
1091 | if (ret == -EFAULT || ret == -ENOSPC) { |
1092 | if (obj->phys_handle) | |
1093 | ret = i915_gem_phys_pwrite(obj, args, file); | |
1094 | else | |
1095 | ret = i915_gem_shmem_pwrite(dev, obj, args, file); | |
1096 | } | |
5c0480f2 | 1097 | |
35b62a89 | 1098 | out: |
05394f39 | 1099 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 1100 | unlock: |
fbd5a26d | 1101 | mutex_unlock(&dev->struct_mutex); |
5d77d9c5 ID |
1102 | put_rpm: |
1103 | intel_runtime_pm_put(dev_priv); | |
1104 | ||
673a394b EA |
1105 | return ret; |
1106 | } | |
1107 | ||
f4457ae7 CW |
1108 | static int |
1109 | i915_gem_check_wedge(unsigned reset_counter, bool interruptible) | |
b361237b | 1110 | { |
f4457ae7 CW |
1111 | if (__i915_terminally_wedged(reset_counter)) |
1112 | return -EIO; | |
d98c52cf | 1113 | |
f4457ae7 | 1114 | if (__i915_reset_in_progress(reset_counter)) { |
b361237b CW |
1115 | /* Non-interruptible callers can't handle -EAGAIN, hence return |
1116 | * -EIO unconditionally for these. */ | |
1117 | if (!interruptible) | |
1118 | return -EIO; | |
1119 | ||
d98c52cf | 1120 | return -EAGAIN; |
b361237b CW |
1121 | } |
1122 | ||
1123 | return 0; | |
1124 | } | |
1125 | ||
094f9a54 CW |
1126 | static void fake_irq(unsigned long data) |
1127 | { | |
1128 | wake_up_process((struct task_struct *)data); | |
1129 | } | |
1130 | ||
1131 | static bool missed_irq(struct drm_i915_private *dev_priv, | |
0bc40be8 | 1132 | struct intel_engine_cs *engine) |
094f9a54 | 1133 | { |
0bc40be8 | 1134 | return test_bit(engine->id, &dev_priv->gpu_error.missed_irq_rings); |
094f9a54 CW |
1135 | } |
1136 | ||
ca5b721e CW |
1137 | static unsigned long local_clock_us(unsigned *cpu) |
1138 | { | |
1139 | unsigned long t; | |
1140 | ||
1141 | /* Cheaply and approximately convert from nanoseconds to microseconds. | |
1142 | * The result and subsequent calculations are also defined in the same | |
1143 | * approximate microseconds units. The principal source of timing | |
1144 | * error here is from the simple truncation. | |
1145 | * | |
1146 | * Note that local_clock() is only defined wrt to the current CPU; | |
1147 | * the comparisons are no longer valid if we switch CPUs. Instead of | |
1148 | * blocking preemption for the entire busywait, we can detect the CPU | |
1149 | * switch and use that as indicator of system load and a reason to | |
1150 | * stop busywaiting, see busywait_stop(). | |
1151 | */ | |
1152 | *cpu = get_cpu(); | |
1153 | t = local_clock() >> 10; | |
1154 | put_cpu(); | |
1155 | ||
1156 | return t; | |
1157 | } | |
1158 | ||
1159 | static bool busywait_stop(unsigned long timeout, unsigned cpu) | |
1160 | { | |
1161 | unsigned this_cpu; | |
1162 | ||
1163 | if (time_after(local_clock_us(&this_cpu), timeout)) | |
1164 | return true; | |
1165 | ||
1166 | return this_cpu != cpu; | |
1167 | } | |
1168 | ||
91b0c352 | 1169 | static int __i915_spin_request(struct drm_i915_gem_request *req, int state) |
b29c19b6 | 1170 | { |
2def4ad9 | 1171 | unsigned long timeout; |
ca5b721e CW |
1172 | unsigned cpu; |
1173 | ||
1174 | /* When waiting for high frequency requests, e.g. during synchronous | |
1175 | * rendering split between the CPU and GPU, the finite amount of time | |
1176 | * required to set up the irq and wait upon it limits the response | |
1177 | * rate. By busywaiting on the request completion for a short while we | |
1178 | * can service the high frequency waits as quick as possible. However, | |
1179 | * if it is a slow request, we want to sleep as quickly as possible. | |
1180 | * The tradeoff between waiting and sleeping is roughly the time it | |
1181 | * takes to sleep on a request, on the order of a microsecond. | |
1182 | */ | |
2def4ad9 | 1183 | |
4a570db5 | 1184 | if (req->engine->irq_refcount) |
2def4ad9 CW |
1185 | return -EBUSY; |
1186 | ||
821485dc CW |
1187 | /* Only spin if we know the GPU is processing this request */ |
1188 | if (!i915_gem_request_started(req, true)) | |
1189 | return -EAGAIN; | |
1190 | ||
ca5b721e | 1191 | timeout = local_clock_us(&cpu) + 5; |
2def4ad9 | 1192 | while (!need_resched()) { |
eed29a5b | 1193 | if (i915_gem_request_completed(req, true)) |
2def4ad9 CW |
1194 | return 0; |
1195 | ||
91b0c352 CW |
1196 | if (signal_pending_state(state, current)) |
1197 | break; | |
1198 | ||
ca5b721e | 1199 | if (busywait_stop(timeout, cpu)) |
2def4ad9 | 1200 | break; |
b29c19b6 | 1201 | |
2def4ad9 CW |
1202 | cpu_relax_lowlatency(); |
1203 | } | |
821485dc | 1204 | |
eed29a5b | 1205 | if (i915_gem_request_completed(req, false)) |
2def4ad9 CW |
1206 | return 0; |
1207 | ||
1208 | return -EAGAIN; | |
b29c19b6 CW |
1209 | } |
1210 | ||
b361237b | 1211 | /** |
9c654818 JH |
1212 | * __i915_wait_request - wait until execution of request has finished |
1213 | * @req: duh! | |
b361237b CW |
1214 | * @interruptible: do an interruptible wait (normally yes) |
1215 | * @timeout: in - how long to wait (NULL forever); out - how much time remaining | |
1216 | * | |
f69061be DV |
1217 | * Note: It is of utmost importance that the passed in seqno and reset_counter |
1218 | * values have been read by the caller in an smp safe manner. Where read-side | |
1219 | * locks are involved, it is sufficient to read the reset_counter before | |
1220 | * unlocking the lock that protects the seqno. For lockless tricks, the | |
1221 | * reset_counter _must_ be read before, and an appropriate smp_rmb must be | |
1222 | * inserted. | |
1223 | * | |
9c654818 | 1224 | * Returns 0 if the request was found within the alloted time. Else returns the |
b361237b CW |
1225 | * errno with remaining time filled in timeout argument. |
1226 | */ | |
9c654818 | 1227 | int __i915_wait_request(struct drm_i915_gem_request *req, |
b29c19b6 | 1228 | bool interruptible, |
5ed0bdf2 | 1229 | s64 *timeout, |
2e1b8730 | 1230 | struct intel_rps_client *rps) |
b361237b | 1231 | { |
666796da | 1232 | struct intel_engine_cs *engine = i915_gem_request_get_engine(req); |
e2f80391 | 1233 | struct drm_device *dev = engine->dev; |
3e31c6c0 | 1234 | struct drm_i915_private *dev_priv = dev->dev_private; |
168c3f21 | 1235 | const bool irq_test_in_progress = |
666796da | 1236 | ACCESS_ONCE(dev_priv->gpu_error.test_irq_rings) & intel_engine_flag(engine); |
91b0c352 | 1237 | int state = interruptible ? TASK_INTERRUPTIBLE : TASK_UNINTERRUPTIBLE; |
094f9a54 | 1238 | DEFINE_WAIT(wait); |
47e9766d | 1239 | unsigned long timeout_expire; |
e0313db0 | 1240 | s64 before = 0; /* Only to silence a compiler warning. */ |
b361237b CW |
1241 | int ret; |
1242 | ||
9df7575f | 1243 | WARN(!intel_irqs_enabled(dev_priv), "IRQs disabled"); |
c67a470b | 1244 | |
b4716185 CW |
1245 | if (list_empty(&req->list)) |
1246 | return 0; | |
1247 | ||
1b5a433a | 1248 | if (i915_gem_request_completed(req, true)) |
b361237b CW |
1249 | return 0; |
1250 | ||
bb6d1984 CW |
1251 | timeout_expire = 0; |
1252 | if (timeout) { | |
1253 | if (WARN_ON(*timeout < 0)) | |
1254 | return -EINVAL; | |
1255 | ||
1256 | if (*timeout == 0) | |
1257 | return -ETIME; | |
1258 | ||
1259 | timeout_expire = jiffies + nsecs_to_jiffies_timeout(*timeout); | |
e0313db0 TU |
1260 | |
1261 | /* | |
1262 | * Record current time in case interrupted by signal, or wedged. | |
1263 | */ | |
1264 | before = ktime_get_raw_ns(); | |
bb6d1984 | 1265 | } |
b361237b | 1266 | |
2e1b8730 | 1267 | if (INTEL_INFO(dev_priv)->gen >= 6) |
e61b9958 | 1268 | gen6_rps_boost(dev_priv, rps, req->emitted_jiffies); |
b361237b | 1269 | |
74328ee5 | 1270 | trace_i915_gem_request_wait_begin(req); |
2def4ad9 CW |
1271 | |
1272 | /* Optimistic spin for the next jiffie before touching IRQs */ | |
91b0c352 | 1273 | ret = __i915_spin_request(req, state); |
2def4ad9 CW |
1274 | if (ret == 0) |
1275 | goto out; | |
1276 | ||
e2f80391 | 1277 | if (!irq_test_in_progress && WARN_ON(!engine->irq_get(engine))) { |
2def4ad9 CW |
1278 | ret = -ENODEV; |
1279 | goto out; | |
1280 | } | |
1281 | ||
094f9a54 CW |
1282 | for (;;) { |
1283 | struct timer_list timer; | |
b361237b | 1284 | |
e2f80391 | 1285 | prepare_to_wait(&engine->irq_queue, &wait, state); |
b361237b | 1286 | |
f69061be | 1287 | /* We need to check whether any gpu reset happened in between |
f4457ae7 CW |
1288 | * the request being submitted and now. If a reset has occurred, |
1289 | * the request is effectively complete (we either are in the | |
1290 | * process of or have discarded the rendering and completely | |
1291 | * reset the GPU. The results of the request are lost and we | |
1292 | * are free to continue on with the original operation. | |
1293 | */ | |
299259a3 | 1294 | if (req->reset_counter != i915_reset_counter(&dev_priv->gpu_error)) { |
f4457ae7 | 1295 | ret = 0; |
094f9a54 CW |
1296 | break; |
1297 | } | |
f69061be | 1298 | |
1b5a433a | 1299 | if (i915_gem_request_completed(req, false)) { |
094f9a54 CW |
1300 | ret = 0; |
1301 | break; | |
1302 | } | |
b361237b | 1303 | |
91b0c352 | 1304 | if (signal_pending_state(state, current)) { |
094f9a54 CW |
1305 | ret = -ERESTARTSYS; |
1306 | break; | |
1307 | } | |
1308 | ||
47e9766d | 1309 | if (timeout && time_after_eq(jiffies, timeout_expire)) { |
094f9a54 CW |
1310 | ret = -ETIME; |
1311 | break; | |
1312 | } | |
1313 | ||
1314 | timer.function = NULL; | |
e2f80391 | 1315 | if (timeout || missed_irq(dev_priv, engine)) { |
47e9766d MK |
1316 | unsigned long expire; |
1317 | ||
094f9a54 | 1318 | setup_timer_on_stack(&timer, fake_irq, (unsigned long)current); |
e2f80391 | 1319 | expire = missed_irq(dev_priv, engine) ? jiffies + 1 : timeout_expire; |
094f9a54 CW |
1320 | mod_timer(&timer, expire); |
1321 | } | |
1322 | ||
5035c275 | 1323 | io_schedule(); |
094f9a54 | 1324 | |
094f9a54 CW |
1325 | if (timer.function) { |
1326 | del_singleshot_timer_sync(&timer); | |
1327 | destroy_timer_on_stack(&timer); | |
1328 | } | |
1329 | } | |
168c3f21 | 1330 | if (!irq_test_in_progress) |
e2f80391 | 1331 | engine->irq_put(engine); |
094f9a54 | 1332 | |
e2f80391 | 1333 | finish_wait(&engine->irq_queue, &wait); |
b361237b | 1334 | |
2def4ad9 | 1335 | out: |
2def4ad9 CW |
1336 | trace_i915_gem_request_wait_end(req); |
1337 | ||
b361237b | 1338 | if (timeout) { |
e0313db0 | 1339 | s64 tres = *timeout - (ktime_get_raw_ns() - before); |
5ed0bdf2 TG |
1340 | |
1341 | *timeout = tres < 0 ? 0 : tres; | |
9cca3068 DV |
1342 | |
1343 | /* | |
1344 | * Apparently ktime isn't accurate enough and occasionally has a | |
1345 | * bit of mismatch in the jiffies<->nsecs<->ktime loop. So patch | |
1346 | * things up to make the test happy. We allow up to 1 jiffy. | |
1347 | * | |
1348 | * This is a regrssion from the timespec->ktime conversion. | |
1349 | */ | |
1350 | if (ret == -ETIME && *timeout < jiffies_to_usecs(1)*1000) | |
1351 | *timeout = 0; | |
b361237b CW |
1352 | } |
1353 | ||
094f9a54 | 1354 | return ret; |
b361237b CW |
1355 | } |
1356 | ||
fcfa423c JH |
1357 | int i915_gem_request_add_to_client(struct drm_i915_gem_request *req, |
1358 | struct drm_file *file) | |
1359 | { | |
fcfa423c JH |
1360 | struct drm_i915_file_private *file_priv; |
1361 | ||
1362 | WARN_ON(!req || !file || req->file_priv); | |
1363 | ||
1364 | if (!req || !file) | |
1365 | return -EINVAL; | |
1366 | ||
1367 | if (req->file_priv) | |
1368 | return -EINVAL; | |
1369 | ||
fcfa423c JH |
1370 | file_priv = file->driver_priv; |
1371 | ||
1372 | spin_lock(&file_priv->mm.lock); | |
1373 | req->file_priv = file_priv; | |
1374 | list_add_tail(&req->client_list, &file_priv->mm.request_list); | |
1375 | spin_unlock(&file_priv->mm.lock); | |
1376 | ||
1377 | req->pid = get_pid(task_pid(current)); | |
1378 | ||
1379 | return 0; | |
1380 | } | |
1381 | ||
b4716185 CW |
1382 | static inline void |
1383 | i915_gem_request_remove_from_client(struct drm_i915_gem_request *request) | |
1384 | { | |
1385 | struct drm_i915_file_private *file_priv = request->file_priv; | |
1386 | ||
1387 | if (!file_priv) | |
1388 | return; | |
1389 | ||
1390 | spin_lock(&file_priv->mm.lock); | |
1391 | list_del(&request->client_list); | |
1392 | request->file_priv = NULL; | |
1393 | spin_unlock(&file_priv->mm.lock); | |
fcfa423c JH |
1394 | |
1395 | put_pid(request->pid); | |
1396 | request->pid = NULL; | |
b4716185 CW |
1397 | } |
1398 | ||
1399 | static void i915_gem_request_retire(struct drm_i915_gem_request *request) | |
1400 | { | |
1401 | trace_i915_gem_request_retire(request); | |
1402 | ||
1403 | /* We know the GPU must have read the request to have | |
1404 | * sent us the seqno + interrupt, so use the position | |
1405 | * of tail of the request to update the last known position | |
1406 | * of the GPU head. | |
1407 | * | |
1408 | * Note this requires that we are always called in request | |
1409 | * completion order. | |
1410 | */ | |
1411 | request->ringbuf->last_retired_head = request->postfix; | |
1412 | ||
1413 | list_del_init(&request->list); | |
1414 | i915_gem_request_remove_from_client(request); | |
1415 | ||
b4716185 CW |
1416 | i915_gem_request_unreference(request); |
1417 | } | |
1418 | ||
1419 | static void | |
1420 | __i915_gem_request_retire__upto(struct drm_i915_gem_request *req) | |
1421 | { | |
4a570db5 | 1422 | struct intel_engine_cs *engine = req->engine; |
b4716185 CW |
1423 | struct drm_i915_gem_request *tmp; |
1424 | ||
1425 | lockdep_assert_held(&engine->dev->struct_mutex); | |
1426 | ||
1427 | if (list_empty(&req->list)) | |
1428 | return; | |
1429 | ||
1430 | do { | |
1431 | tmp = list_first_entry(&engine->request_list, | |
1432 | typeof(*tmp), list); | |
1433 | ||
1434 | i915_gem_request_retire(tmp); | |
1435 | } while (tmp != req); | |
1436 | ||
1437 | WARN_ON(i915_verify_lists(engine->dev)); | |
1438 | } | |
1439 | ||
b361237b | 1440 | /** |
a4b3a571 | 1441 | * Waits for a request to be signaled, and cleans up the |
b361237b CW |
1442 | * request and object lists appropriately for that event. |
1443 | */ | |
1444 | int | |
a4b3a571 | 1445 | i915_wait_request(struct drm_i915_gem_request *req) |
b361237b | 1446 | { |
791bee12 | 1447 | struct drm_i915_private *dev_priv = req->i915; |
a4b3a571 | 1448 | bool interruptible; |
b361237b CW |
1449 | int ret; |
1450 | ||
a4b3a571 DV |
1451 | interruptible = dev_priv->mm.interruptible; |
1452 | ||
791bee12 | 1453 | BUG_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); |
b361237b | 1454 | |
299259a3 | 1455 | ret = __i915_wait_request(req, interruptible, NULL, NULL); |
b4716185 CW |
1456 | if (ret) |
1457 | return ret; | |
d26e3af8 | 1458 | |
b4716185 | 1459 | __i915_gem_request_retire__upto(req); |
d26e3af8 CW |
1460 | return 0; |
1461 | } | |
1462 | ||
b361237b CW |
1463 | /** |
1464 | * Ensures that all rendering to the object has completed and the object is | |
1465 | * safe to unbind from the GTT or access from the CPU. | |
1466 | */ | |
2e2f351d | 1467 | int |
b361237b CW |
1468 | i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj, |
1469 | bool readonly) | |
1470 | { | |
b4716185 | 1471 | int ret, i; |
b361237b | 1472 | |
b4716185 | 1473 | if (!obj->active) |
b361237b CW |
1474 | return 0; |
1475 | ||
b4716185 CW |
1476 | if (readonly) { |
1477 | if (obj->last_write_req != NULL) { | |
1478 | ret = i915_wait_request(obj->last_write_req); | |
1479 | if (ret) | |
1480 | return ret; | |
b361237b | 1481 | |
4a570db5 | 1482 | i = obj->last_write_req->engine->id; |
b4716185 CW |
1483 | if (obj->last_read_req[i] == obj->last_write_req) |
1484 | i915_gem_object_retire__read(obj, i); | |
1485 | else | |
1486 | i915_gem_object_retire__write(obj); | |
1487 | } | |
1488 | } else { | |
666796da | 1489 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
b4716185 CW |
1490 | if (obj->last_read_req[i] == NULL) |
1491 | continue; | |
1492 | ||
1493 | ret = i915_wait_request(obj->last_read_req[i]); | |
1494 | if (ret) | |
1495 | return ret; | |
1496 | ||
1497 | i915_gem_object_retire__read(obj, i); | |
1498 | } | |
d501b1d2 | 1499 | GEM_BUG_ON(obj->active); |
b4716185 CW |
1500 | } |
1501 | ||
1502 | return 0; | |
1503 | } | |
1504 | ||
1505 | static void | |
1506 | i915_gem_object_retire_request(struct drm_i915_gem_object *obj, | |
1507 | struct drm_i915_gem_request *req) | |
1508 | { | |
4a570db5 | 1509 | int ring = req->engine->id; |
b4716185 CW |
1510 | |
1511 | if (obj->last_read_req[ring] == req) | |
1512 | i915_gem_object_retire__read(obj, ring); | |
1513 | else if (obj->last_write_req == req) | |
1514 | i915_gem_object_retire__write(obj); | |
1515 | ||
1516 | __i915_gem_request_retire__upto(req); | |
b361237b CW |
1517 | } |
1518 | ||
3236f57a CW |
1519 | /* A nonblocking variant of the above wait. This is a highly dangerous routine |
1520 | * as the object state may change during this call. | |
1521 | */ | |
1522 | static __must_check int | |
1523 | i915_gem_object_wait_rendering__nonblocking(struct drm_i915_gem_object *obj, | |
2e1b8730 | 1524 | struct intel_rps_client *rps, |
3236f57a CW |
1525 | bool readonly) |
1526 | { | |
1527 | struct drm_device *dev = obj->base.dev; | |
1528 | struct drm_i915_private *dev_priv = dev->dev_private; | |
666796da | 1529 | struct drm_i915_gem_request *requests[I915_NUM_ENGINES]; |
b4716185 | 1530 | int ret, i, n = 0; |
3236f57a CW |
1531 | |
1532 | BUG_ON(!mutex_is_locked(&dev->struct_mutex)); | |
1533 | BUG_ON(!dev_priv->mm.interruptible); | |
1534 | ||
b4716185 | 1535 | if (!obj->active) |
3236f57a CW |
1536 | return 0; |
1537 | ||
b4716185 CW |
1538 | if (readonly) { |
1539 | struct drm_i915_gem_request *req; | |
1540 | ||
1541 | req = obj->last_write_req; | |
1542 | if (req == NULL) | |
1543 | return 0; | |
1544 | ||
b4716185 CW |
1545 | requests[n++] = i915_gem_request_reference(req); |
1546 | } else { | |
666796da | 1547 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
b4716185 CW |
1548 | struct drm_i915_gem_request *req; |
1549 | ||
1550 | req = obj->last_read_req[i]; | |
1551 | if (req == NULL) | |
1552 | continue; | |
1553 | ||
b4716185 CW |
1554 | requests[n++] = i915_gem_request_reference(req); |
1555 | } | |
1556 | } | |
1557 | ||
3236f57a | 1558 | mutex_unlock(&dev->struct_mutex); |
299259a3 | 1559 | ret = 0; |
b4716185 | 1560 | for (i = 0; ret == 0 && i < n; i++) |
299259a3 | 1561 | ret = __i915_wait_request(requests[i], true, NULL, rps); |
3236f57a CW |
1562 | mutex_lock(&dev->struct_mutex); |
1563 | ||
b4716185 CW |
1564 | for (i = 0; i < n; i++) { |
1565 | if (ret == 0) | |
1566 | i915_gem_object_retire_request(obj, requests[i]); | |
1567 | i915_gem_request_unreference(requests[i]); | |
1568 | } | |
1569 | ||
1570 | return ret; | |
3236f57a CW |
1571 | } |
1572 | ||
2e1b8730 CW |
1573 | static struct intel_rps_client *to_rps_client(struct drm_file *file) |
1574 | { | |
1575 | struct drm_i915_file_private *fpriv = file->driver_priv; | |
1576 | return &fpriv->rps; | |
1577 | } | |
1578 | ||
673a394b | 1579 | /** |
2ef7eeaa EA |
1580 | * Called when user space prepares to use an object with the CPU, either |
1581 | * through the mmap ioctl's mapping or a GTT mapping. | |
673a394b EA |
1582 | */ |
1583 | int | |
1584 | i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 1585 | struct drm_file *file) |
673a394b EA |
1586 | { |
1587 | struct drm_i915_gem_set_domain *args = data; | |
05394f39 | 1588 | struct drm_i915_gem_object *obj; |
2ef7eeaa EA |
1589 | uint32_t read_domains = args->read_domains; |
1590 | uint32_t write_domain = args->write_domain; | |
673a394b EA |
1591 | int ret; |
1592 | ||
2ef7eeaa | 1593 | /* Only handle setting domains to types used by the CPU. */ |
21d509e3 | 1594 | if (write_domain & I915_GEM_GPU_DOMAINS) |
2ef7eeaa EA |
1595 | return -EINVAL; |
1596 | ||
21d509e3 | 1597 | if (read_domains & I915_GEM_GPU_DOMAINS) |
2ef7eeaa EA |
1598 | return -EINVAL; |
1599 | ||
1600 | /* Having something in the write domain implies it's in the read | |
1601 | * domain, and only that read domain. Enforce that in the request. | |
1602 | */ | |
1603 | if (write_domain != 0 && read_domains != write_domain) | |
1604 | return -EINVAL; | |
1605 | ||
76c1dec1 | 1606 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 1607 | if (ret) |
76c1dec1 | 1608 | return ret; |
1d7cfea1 | 1609 | |
05394f39 | 1610 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
c8725226 | 1611 | if (&obj->base == NULL) { |
1d7cfea1 CW |
1612 | ret = -ENOENT; |
1613 | goto unlock; | |
76c1dec1 | 1614 | } |
673a394b | 1615 | |
3236f57a CW |
1616 | /* Try to flush the object off the GPU without holding the lock. |
1617 | * We will repeat the flush holding the lock in the normal manner | |
1618 | * to catch cases where we are gazumped. | |
1619 | */ | |
6e4930f6 | 1620 | ret = i915_gem_object_wait_rendering__nonblocking(obj, |
2e1b8730 | 1621 | to_rps_client(file), |
6e4930f6 | 1622 | !write_domain); |
3236f57a CW |
1623 | if (ret) |
1624 | goto unref; | |
1625 | ||
43566ded | 1626 | if (read_domains & I915_GEM_DOMAIN_GTT) |
2ef7eeaa | 1627 | ret = i915_gem_object_set_to_gtt_domain(obj, write_domain != 0); |
43566ded | 1628 | else |
e47c68e9 | 1629 | ret = i915_gem_object_set_to_cpu_domain(obj, write_domain != 0); |
2ef7eeaa | 1630 | |
031b698a DV |
1631 | if (write_domain != 0) |
1632 | intel_fb_obj_invalidate(obj, | |
1633 | write_domain == I915_GEM_DOMAIN_GTT ? | |
1634 | ORIGIN_GTT : ORIGIN_CPU); | |
1635 | ||
3236f57a | 1636 | unref: |
05394f39 | 1637 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 1638 | unlock: |
673a394b EA |
1639 | mutex_unlock(&dev->struct_mutex); |
1640 | return ret; | |
1641 | } | |
1642 | ||
1643 | /** | |
1644 | * Called when user space has done writes to this buffer | |
1645 | */ | |
1646 | int | |
1647 | i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 1648 | struct drm_file *file) |
673a394b EA |
1649 | { |
1650 | struct drm_i915_gem_sw_finish *args = data; | |
05394f39 | 1651 | struct drm_i915_gem_object *obj; |
673a394b EA |
1652 | int ret = 0; |
1653 | ||
76c1dec1 | 1654 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 1655 | if (ret) |
76c1dec1 | 1656 | return ret; |
1d7cfea1 | 1657 | |
05394f39 | 1658 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
c8725226 | 1659 | if (&obj->base == NULL) { |
1d7cfea1 CW |
1660 | ret = -ENOENT; |
1661 | goto unlock; | |
673a394b EA |
1662 | } |
1663 | ||
673a394b | 1664 | /* Pinned buffers may be scanout, so flush the cache */ |
2c22569b | 1665 | if (obj->pin_display) |
e62b59e4 | 1666 | i915_gem_object_flush_cpu_write_domain(obj); |
e47c68e9 | 1667 | |
05394f39 | 1668 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 1669 | unlock: |
673a394b EA |
1670 | mutex_unlock(&dev->struct_mutex); |
1671 | return ret; | |
1672 | } | |
1673 | ||
1674 | /** | |
1675 | * Maps the contents of an object, returning the address it is mapped | |
1676 | * into. | |
1677 | * | |
1678 | * While the mapping holds a reference on the contents of the object, it doesn't | |
1679 | * imply a ref on the object itself. | |
34367381 DV |
1680 | * |
1681 | * IMPORTANT: | |
1682 | * | |
1683 | * DRM driver writers who look a this function as an example for how to do GEM | |
1684 | * mmap support, please don't implement mmap support like here. The modern way | |
1685 | * to implement DRM mmap support is with an mmap offset ioctl (like | |
1686 | * i915_gem_mmap_gtt) and then using the mmap syscall on the DRM fd directly. | |
1687 | * That way debug tooling like valgrind will understand what's going on, hiding | |
1688 | * the mmap call in a driver private ioctl will break that. The i915 driver only | |
1689 | * does cpu mmaps this way because we didn't know better. | |
673a394b EA |
1690 | */ |
1691 | int | |
1692 | i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 1693 | struct drm_file *file) |
673a394b EA |
1694 | { |
1695 | struct drm_i915_gem_mmap *args = data; | |
1696 | struct drm_gem_object *obj; | |
673a394b EA |
1697 | unsigned long addr; |
1698 | ||
1816f923 AG |
1699 | if (args->flags & ~(I915_MMAP_WC)) |
1700 | return -EINVAL; | |
1701 | ||
1702 | if (args->flags & I915_MMAP_WC && !cpu_has_pat) | |
1703 | return -ENODEV; | |
1704 | ||
05394f39 | 1705 | obj = drm_gem_object_lookup(dev, file, args->handle); |
673a394b | 1706 | if (obj == NULL) |
bf79cb91 | 1707 | return -ENOENT; |
673a394b | 1708 | |
1286ff73 DV |
1709 | /* prime objects have no backing filp to GEM mmap |
1710 | * pages from. | |
1711 | */ | |
1712 | if (!obj->filp) { | |
1713 | drm_gem_object_unreference_unlocked(obj); | |
1714 | return -EINVAL; | |
1715 | } | |
1716 | ||
6be5ceb0 | 1717 | addr = vm_mmap(obj->filp, 0, args->size, |
673a394b EA |
1718 | PROT_READ | PROT_WRITE, MAP_SHARED, |
1719 | args->offset); | |
1816f923 AG |
1720 | if (args->flags & I915_MMAP_WC) { |
1721 | struct mm_struct *mm = current->mm; | |
1722 | struct vm_area_struct *vma; | |
1723 | ||
1724 | down_write(&mm->mmap_sem); | |
1725 | vma = find_vma(mm, addr); | |
1726 | if (vma) | |
1727 | vma->vm_page_prot = | |
1728 | pgprot_writecombine(vm_get_page_prot(vma->vm_flags)); | |
1729 | else | |
1730 | addr = -ENOMEM; | |
1731 | up_write(&mm->mmap_sem); | |
1732 | } | |
bc9025bd | 1733 | drm_gem_object_unreference_unlocked(obj); |
673a394b EA |
1734 | if (IS_ERR((void *)addr)) |
1735 | return addr; | |
1736 | ||
1737 | args->addr_ptr = (uint64_t) addr; | |
1738 | ||
1739 | return 0; | |
1740 | } | |
1741 | ||
de151cf6 JB |
1742 | /** |
1743 | * i915_gem_fault - fault a page into the GTT | |
d9072a3e GT |
1744 | * @vma: VMA in question |
1745 | * @vmf: fault info | |
de151cf6 JB |
1746 | * |
1747 | * The fault handler is set up by drm_gem_mmap() when a object is GTT mapped | |
1748 | * from userspace. The fault handler takes care of binding the object to | |
1749 | * the GTT (if needed), allocating and programming a fence register (again, | |
1750 | * only if needed based on whether the old reg is still valid or the object | |
1751 | * is tiled) and inserting a new PTE into the faulting process. | |
1752 | * | |
1753 | * Note that the faulting process may involve evicting existing objects | |
1754 | * from the GTT and/or fence registers to make room. So performance may | |
1755 | * suffer if the GTT working set is large or there are few fence registers | |
1756 | * left. | |
1757 | */ | |
1758 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf) | |
1759 | { | |
05394f39 CW |
1760 | struct drm_i915_gem_object *obj = to_intel_bo(vma->vm_private_data); |
1761 | struct drm_device *dev = obj->base.dev; | |
72e96d64 JL |
1762 | struct drm_i915_private *dev_priv = to_i915(dev); |
1763 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
c5ad54cf | 1764 | struct i915_ggtt_view view = i915_ggtt_view_normal; |
de151cf6 JB |
1765 | pgoff_t page_offset; |
1766 | unsigned long pfn; | |
1767 | int ret = 0; | |
0f973f27 | 1768 | bool write = !!(vmf->flags & FAULT_FLAG_WRITE); |
de151cf6 | 1769 | |
f65c9168 PZ |
1770 | intel_runtime_pm_get(dev_priv); |
1771 | ||
de151cf6 JB |
1772 | /* We don't use vmf->pgoff since that has the fake offset */ |
1773 | page_offset = ((unsigned long)vmf->virtual_address - vma->vm_start) >> | |
1774 | PAGE_SHIFT; | |
1775 | ||
d9bc7e9f CW |
1776 | ret = i915_mutex_lock_interruptible(dev); |
1777 | if (ret) | |
1778 | goto out; | |
a00b10c3 | 1779 | |
db53a302 CW |
1780 | trace_i915_gem_object_fault(obj, page_offset, true, write); |
1781 | ||
6e4930f6 CW |
1782 | /* Try to flush the object off the GPU first without holding the lock. |
1783 | * Upon reacquiring the lock, we will perform our sanity checks and then | |
1784 | * repeat the flush holding the lock in the normal manner to catch cases | |
1785 | * where we are gazumped. | |
1786 | */ | |
1787 | ret = i915_gem_object_wait_rendering__nonblocking(obj, NULL, !write); | |
1788 | if (ret) | |
1789 | goto unlock; | |
1790 | ||
eb119bd6 CW |
1791 | /* Access to snoopable pages through the GTT is incoherent. */ |
1792 | if (obj->cache_level != I915_CACHE_NONE && !HAS_LLC(dev)) { | |
ddeff6ee | 1793 | ret = -EFAULT; |
eb119bd6 CW |
1794 | goto unlock; |
1795 | } | |
1796 | ||
c5ad54cf | 1797 | /* Use a partial view if the object is bigger than the aperture. */ |
72e96d64 | 1798 | if (obj->base.size >= ggtt->mappable_end && |
e7ded2d7 | 1799 | obj->tiling_mode == I915_TILING_NONE) { |
c5ad54cf | 1800 | static const unsigned int chunk_size = 256; // 1 MiB |
e7ded2d7 | 1801 | |
c5ad54cf JL |
1802 | memset(&view, 0, sizeof(view)); |
1803 | view.type = I915_GGTT_VIEW_PARTIAL; | |
1804 | view.params.partial.offset = rounddown(page_offset, chunk_size); | |
1805 | view.params.partial.size = | |
1806 | min_t(unsigned int, | |
1807 | chunk_size, | |
1808 | (vma->vm_end - vma->vm_start)/PAGE_SIZE - | |
1809 | view.params.partial.offset); | |
1810 | } | |
1811 | ||
1812 | /* Now pin it into the GTT if needed */ | |
1813 | ret = i915_gem_object_ggtt_pin(obj, &view, 0, PIN_MAPPABLE); | |
c9839303 CW |
1814 | if (ret) |
1815 | goto unlock; | |
4a684a41 | 1816 | |
c9839303 CW |
1817 | ret = i915_gem_object_set_to_gtt_domain(obj, write); |
1818 | if (ret) | |
1819 | goto unpin; | |
74898d7e | 1820 | |
06d98131 | 1821 | ret = i915_gem_object_get_fence(obj); |
d9e86c0e | 1822 | if (ret) |
c9839303 | 1823 | goto unpin; |
7d1c4804 | 1824 | |
b90b91d8 | 1825 | /* Finally, remap it using the new GTT offset */ |
72e96d64 | 1826 | pfn = ggtt->mappable_base + |
c5ad54cf | 1827 | i915_gem_obj_ggtt_offset_view(obj, &view); |
f343c5f6 | 1828 | pfn >>= PAGE_SHIFT; |
de151cf6 | 1829 | |
c5ad54cf JL |
1830 | if (unlikely(view.type == I915_GGTT_VIEW_PARTIAL)) { |
1831 | /* Overriding existing pages in partial view does not cause | |
1832 | * us any trouble as TLBs are still valid because the fault | |
1833 | * is due to userspace losing part of the mapping or never | |
1834 | * having accessed it before (at this partials' range). | |
1835 | */ | |
1836 | unsigned long base = vma->vm_start + | |
1837 | (view.params.partial.offset << PAGE_SHIFT); | |
1838 | unsigned int i; | |
b90b91d8 | 1839 | |
c5ad54cf JL |
1840 | for (i = 0; i < view.params.partial.size; i++) { |
1841 | ret = vm_insert_pfn(vma, base + i * PAGE_SIZE, pfn + i); | |
b90b91d8 CW |
1842 | if (ret) |
1843 | break; | |
1844 | } | |
1845 | ||
1846 | obj->fault_mappable = true; | |
c5ad54cf JL |
1847 | } else { |
1848 | if (!obj->fault_mappable) { | |
1849 | unsigned long size = min_t(unsigned long, | |
1850 | vma->vm_end - vma->vm_start, | |
1851 | obj->base.size); | |
1852 | int i; | |
1853 | ||
1854 | for (i = 0; i < size >> PAGE_SHIFT; i++) { | |
1855 | ret = vm_insert_pfn(vma, | |
1856 | (unsigned long)vma->vm_start + i * PAGE_SIZE, | |
1857 | pfn + i); | |
1858 | if (ret) | |
1859 | break; | |
1860 | } | |
1861 | ||
1862 | obj->fault_mappable = true; | |
1863 | } else | |
1864 | ret = vm_insert_pfn(vma, | |
1865 | (unsigned long)vmf->virtual_address, | |
1866 | pfn + page_offset); | |
1867 | } | |
c9839303 | 1868 | unpin: |
c5ad54cf | 1869 | i915_gem_object_ggtt_unpin_view(obj, &view); |
c715089f | 1870 | unlock: |
de151cf6 | 1871 | mutex_unlock(&dev->struct_mutex); |
d9bc7e9f | 1872 | out: |
de151cf6 | 1873 | switch (ret) { |
d9bc7e9f | 1874 | case -EIO: |
2232f031 DV |
1875 | /* |
1876 | * We eat errors when the gpu is terminally wedged to avoid | |
1877 | * userspace unduly crashing (gl has no provisions for mmaps to | |
1878 | * fail). But any other -EIO isn't ours (e.g. swap in failure) | |
1879 | * and so needs to be reported. | |
1880 | */ | |
1881 | if (!i915_terminally_wedged(&dev_priv->gpu_error)) { | |
f65c9168 PZ |
1882 | ret = VM_FAULT_SIGBUS; |
1883 | break; | |
1884 | } | |
045e769a | 1885 | case -EAGAIN: |
571c608d DV |
1886 | /* |
1887 | * EAGAIN means the gpu is hung and we'll wait for the error | |
1888 | * handler to reset everything when re-faulting in | |
1889 | * i915_mutex_lock_interruptible. | |
d9bc7e9f | 1890 | */ |
c715089f CW |
1891 | case 0: |
1892 | case -ERESTARTSYS: | |
bed636ab | 1893 | case -EINTR: |
e79e0fe3 DR |
1894 | case -EBUSY: |
1895 | /* | |
1896 | * EBUSY is ok: this just means that another thread | |
1897 | * already did the job. | |
1898 | */ | |
f65c9168 PZ |
1899 | ret = VM_FAULT_NOPAGE; |
1900 | break; | |
de151cf6 | 1901 | case -ENOMEM: |
f65c9168 PZ |
1902 | ret = VM_FAULT_OOM; |
1903 | break; | |
a7c2e1aa | 1904 | case -ENOSPC: |
45d67817 | 1905 | case -EFAULT: |
f65c9168 PZ |
1906 | ret = VM_FAULT_SIGBUS; |
1907 | break; | |
de151cf6 | 1908 | default: |
a7c2e1aa | 1909 | WARN_ONCE(ret, "unhandled error in i915_gem_fault: %i\n", ret); |
f65c9168 PZ |
1910 | ret = VM_FAULT_SIGBUS; |
1911 | break; | |
de151cf6 | 1912 | } |
f65c9168 PZ |
1913 | |
1914 | intel_runtime_pm_put(dev_priv); | |
1915 | return ret; | |
de151cf6 JB |
1916 | } |
1917 | ||
901782b2 CW |
1918 | /** |
1919 | * i915_gem_release_mmap - remove physical page mappings | |
1920 | * @obj: obj in question | |
1921 | * | |
af901ca1 | 1922 | * Preserve the reservation of the mmapping with the DRM core code, but |
901782b2 CW |
1923 | * relinquish ownership of the pages back to the system. |
1924 | * | |
1925 | * It is vital that we remove the page mapping if we have mapped a tiled | |
1926 | * object through the GTT and then lose the fence register due to | |
1927 | * resource pressure. Similarly if the object has been moved out of the | |
1928 | * aperture, than pages mapped into userspace must be revoked. Removing the | |
1929 | * mapping will then trigger a page fault on the next user access, allowing | |
1930 | * fixup by i915_gem_fault(). | |
1931 | */ | |
d05ca301 | 1932 | void |
05394f39 | 1933 | i915_gem_release_mmap(struct drm_i915_gem_object *obj) |
901782b2 | 1934 | { |
349f2ccf CW |
1935 | /* Serialisation between user GTT access and our code depends upon |
1936 | * revoking the CPU's PTE whilst the mutex is held. The next user | |
1937 | * pagefault then has to wait until we release the mutex. | |
1938 | */ | |
1939 | lockdep_assert_held(&obj->base.dev->struct_mutex); | |
1940 | ||
6299f992 CW |
1941 | if (!obj->fault_mappable) |
1942 | return; | |
901782b2 | 1943 | |
6796cb16 DH |
1944 | drm_vma_node_unmap(&obj->base.vma_node, |
1945 | obj->base.dev->anon_inode->i_mapping); | |
349f2ccf CW |
1946 | |
1947 | /* Ensure that the CPU's PTE are revoked and there are not outstanding | |
1948 | * memory transactions from userspace before we return. The TLB | |
1949 | * flushing implied above by changing the PTE above *should* be | |
1950 | * sufficient, an extra barrier here just provides us with a bit | |
1951 | * of paranoid documentation about our requirement to serialise | |
1952 | * memory writes before touching registers / GSM. | |
1953 | */ | |
1954 | wmb(); | |
1955 | ||
6299f992 | 1956 | obj->fault_mappable = false; |
901782b2 CW |
1957 | } |
1958 | ||
eedd10f4 CW |
1959 | void |
1960 | i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv) | |
1961 | { | |
1962 | struct drm_i915_gem_object *obj; | |
1963 | ||
1964 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) | |
1965 | i915_gem_release_mmap(obj); | |
1966 | } | |
1967 | ||
0fa87796 | 1968 | uint32_t |
e28f8711 | 1969 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode) |
92b88aeb | 1970 | { |
e28f8711 | 1971 | uint32_t gtt_size; |
92b88aeb CW |
1972 | |
1973 | if (INTEL_INFO(dev)->gen >= 4 || | |
e28f8711 CW |
1974 | tiling_mode == I915_TILING_NONE) |
1975 | return size; | |
92b88aeb CW |
1976 | |
1977 | /* Previous chips need a power-of-two fence region when tiling */ | |
1978 | if (INTEL_INFO(dev)->gen == 3) | |
e28f8711 | 1979 | gtt_size = 1024*1024; |
92b88aeb | 1980 | else |
e28f8711 | 1981 | gtt_size = 512*1024; |
92b88aeb | 1982 | |
e28f8711 CW |
1983 | while (gtt_size < size) |
1984 | gtt_size <<= 1; | |
92b88aeb | 1985 | |
e28f8711 | 1986 | return gtt_size; |
92b88aeb CW |
1987 | } |
1988 | ||
de151cf6 JB |
1989 | /** |
1990 | * i915_gem_get_gtt_alignment - return required GTT alignment for an object | |
1991 | * @obj: object to check | |
1992 | * | |
1993 | * Return the required GTT alignment for an object, taking into account | |
5e783301 | 1994 | * potential fence register mapping. |
de151cf6 | 1995 | */ |
d865110c ID |
1996 | uint32_t |
1997 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, | |
1998 | int tiling_mode, bool fenced) | |
de151cf6 | 1999 | { |
de151cf6 JB |
2000 | /* |
2001 | * Minimum alignment is 4k (GTT page size), but might be greater | |
2002 | * if a fence register is needed for the object. | |
2003 | */ | |
d865110c | 2004 | if (INTEL_INFO(dev)->gen >= 4 || (!fenced && IS_G33(dev)) || |
e28f8711 | 2005 | tiling_mode == I915_TILING_NONE) |
de151cf6 JB |
2006 | return 4096; |
2007 | ||
a00b10c3 CW |
2008 | /* |
2009 | * Previous chips need to be aligned to the size of the smallest | |
2010 | * fence register that can contain the object. | |
2011 | */ | |
e28f8711 | 2012 | return i915_gem_get_gtt_size(dev, size, tiling_mode); |
a00b10c3 CW |
2013 | } |
2014 | ||
d8cb5086 CW |
2015 | static int i915_gem_object_create_mmap_offset(struct drm_i915_gem_object *obj) |
2016 | { | |
2017 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2018 | int ret; | |
2019 | ||
0de23977 | 2020 | if (drm_vma_node_has_offset(&obj->base.vma_node)) |
d8cb5086 CW |
2021 | return 0; |
2022 | ||
da494d7c DV |
2023 | dev_priv->mm.shrinker_no_lock_stealing = true; |
2024 | ||
d8cb5086 CW |
2025 | ret = drm_gem_create_mmap_offset(&obj->base); |
2026 | if (ret != -ENOSPC) | |
da494d7c | 2027 | goto out; |
d8cb5086 CW |
2028 | |
2029 | /* Badly fragmented mmap space? The only way we can recover | |
2030 | * space is by destroying unwanted objects. We can't randomly release | |
2031 | * mmap_offsets as userspace expects them to be persistent for the | |
2032 | * lifetime of the objects. The closest we can is to release the | |
2033 | * offsets on purgeable objects by truncating it and marking it purged, | |
2034 | * which prevents userspace from ever using that object again. | |
2035 | */ | |
21ab4e74 CW |
2036 | i915_gem_shrink(dev_priv, |
2037 | obj->base.size >> PAGE_SHIFT, | |
2038 | I915_SHRINK_BOUND | | |
2039 | I915_SHRINK_UNBOUND | | |
2040 | I915_SHRINK_PURGEABLE); | |
d8cb5086 CW |
2041 | ret = drm_gem_create_mmap_offset(&obj->base); |
2042 | if (ret != -ENOSPC) | |
da494d7c | 2043 | goto out; |
d8cb5086 CW |
2044 | |
2045 | i915_gem_shrink_all(dev_priv); | |
da494d7c DV |
2046 | ret = drm_gem_create_mmap_offset(&obj->base); |
2047 | out: | |
2048 | dev_priv->mm.shrinker_no_lock_stealing = false; | |
2049 | ||
2050 | return ret; | |
d8cb5086 CW |
2051 | } |
2052 | ||
2053 | static void i915_gem_object_free_mmap_offset(struct drm_i915_gem_object *obj) | |
2054 | { | |
d8cb5086 CW |
2055 | drm_gem_free_mmap_offset(&obj->base); |
2056 | } | |
2057 | ||
da6b51d0 | 2058 | int |
ff72145b DA |
2059 | i915_gem_mmap_gtt(struct drm_file *file, |
2060 | struct drm_device *dev, | |
da6b51d0 | 2061 | uint32_t handle, |
ff72145b | 2062 | uint64_t *offset) |
de151cf6 | 2063 | { |
05394f39 | 2064 | struct drm_i915_gem_object *obj; |
de151cf6 JB |
2065 | int ret; |
2066 | ||
76c1dec1 | 2067 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 2068 | if (ret) |
76c1dec1 | 2069 | return ret; |
de151cf6 | 2070 | |
ff72145b | 2071 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle)); |
c8725226 | 2072 | if (&obj->base == NULL) { |
1d7cfea1 CW |
2073 | ret = -ENOENT; |
2074 | goto unlock; | |
2075 | } | |
de151cf6 | 2076 | |
05394f39 | 2077 | if (obj->madv != I915_MADV_WILLNEED) { |
bd9b6a4e | 2078 | DRM_DEBUG("Attempting to mmap a purgeable buffer\n"); |
8c99e57d | 2079 | ret = -EFAULT; |
1d7cfea1 | 2080 | goto out; |
ab18282d CW |
2081 | } |
2082 | ||
d8cb5086 CW |
2083 | ret = i915_gem_object_create_mmap_offset(obj); |
2084 | if (ret) | |
2085 | goto out; | |
de151cf6 | 2086 | |
0de23977 | 2087 | *offset = drm_vma_node_offset_addr(&obj->base.vma_node); |
de151cf6 | 2088 | |
1d7cfea1 | 2089 | out: |
05394f39 | 2090 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 2091 | unlock: |
de151cf6 | 2092 | mutex_unlock(&dev->struct_mutex); |
1d7cfea1 | 2093 | return ret; |
de151cf6 JB |
2094 | } |
2095 | ||
ff72145b DA |
2096 | /** |
2097 | * i915_gem_mmap_gtt_ioctl - prepare an object for GTT mmap'ing | |
2098 | * @dev: DRM device | |
2099 | * @data: GTT mapping ioctl data | |
2100 | * @file: GEM object info | |
2101 | * | |
2102 | * Simply returns the fake offset to userspace so it can mmap it. | |
2103 | * The mmap call will end up in drm_gem_mmap(), which will set things | |
2104 | * up so we can get faults in the handler above. | |
2105 | * | |
2106 | * The fault handler will take care of binding the object into the GTT | |
2107 | * (since it may have been evicted to make room for something), allocating | |
2108 | * a fence register, and mapping the appropriate aperture address into | |
2109 | * userspace. | |
2110 | */ | |
2111 | int | |
2112 | i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, | |
2113 | struct drm_file *file) | |
2114 | { | |
2115 | struct drm_i915_gem_mmap_gtt *args = data; | |
2116 | ||
da6b51d0 | 2117 | return i915_gem_mmap_gtt(file, dev, args->handle, &args->offset); |
ff72145b DA |
2118 | } |
2119 | ||
225067ee DV |
2120 | /* Immediately discard the backing storage */ |
2121 | static void | |
2122 | i915_gem_object_truncate(struct drm_i915_gem_object *obj) | |
e5281ccd | 2123 | { |
4d6294bf | 2124 | i915_gem_object_free_mmap_offset(obj); |
1286ff73 | 2125 | |
4d6294bf CW |
2126 | if (obj->base.filp == NULL) |
2127 | return; | |
e5281ccd | 2128 | |
225067ee DV |
2129 | /* Our goal here is to return as much of the memory as |
2130 | * is possible back to the system as we are called from OOM. | |
2131 | * To do this we must instruct the shmfs to drop all of its | |
2132 | * backing pages, *now*. | |
2133 | */ | |
5537252b | 2134 | shmem_truncate_range(file_inode(obj->base.filp), 0, (loff_t)-1); |
225067ee DV |
2135 | obj->madv = __I915_MADV_PURGED; |
2136 | } | |
e5281ccd | 2137 | |
5537252b CW |
2138 | /* Try to discard unwanted pages */ |
2139 | static void | |
2140 | i915_gem_object_invalidate(struct drm_i915_gem_object *obj) | |
225067ee | 2141 | { |
5537252b CW |
2142 | struct address_space *mapping; |
2143 | ||
2144 | switch (obj->madv) { | |
2145 | case I915_MADV_DONTNEED: | |
2146 | i915_gem_object_truncate(obj); | |
2147 | case __I915_MADV_PURGED: | |
2148 | return; | |
2149 | } | |
2150 | ||
2151 | if (obj->base.filp == NULL) | |
2152 | return; | |
2153 | ||
2154 | mapping = file_inode(obj->base.filp)->i_mapping, | |
2155 | invalidate_mapping_pages(mapping, 0, (loff_t)-1); | |
e5281ccd CW |
2156 | } |
2157 | ||
5cdf5881 | 2158 | static void |
05394f39 | 2159 | i915_gem_object_put_pages_gtt(struct drm_i915_gem_object *obj) |
673a394b | 2160 | { |
90797e6d ID |
2161 | struct sg_page_iter sg_iter; |
2162 | int ret; | |
1286ff73 | 2163 | |
05394f39 | 2164 | BUG_ON(obj->madv == __I915_MADV_PURGED); |
673a394b | 2165 | |
6c085a72 | 2166 | ret = i915_gem_object_set_to_cpu_domain(obj, true); |
f4457ae7 | 2167 | if (WARN_ON(ret)) { |
6c085a72 CW |
2168 | /* In the event of a disaster, abandon all caches and |
2169 | * hope for the best. | |
2170 | */ | |
2c22569b | 2171 | i915_gem_clflush_object(obj, true); |
6c085a72 CW |
2172 | obj->base.read_domains = obj->base.write_domain = I915_GEM_DOMAIN_CPU; |
2173 | } | |
2174 | ||
e2273302 ID |
2175 | i915_gem_gtt_finish_object(obj); |
2176 | ||
6dacfd2f | 2177 | if (i915_gem_object_needs_bit17_swizzle(obj)) |
280b713b EA |
2178 | i915_gem_object_save_bit_17_swizzle(obj); |
2179 | ||
05394f39 CW |
2180 | if (obj->madv == I915_MADV_DONTNEED) |
2181 | obj->dirty = 0; | |
3ef94daa | 2182 | |
90797e6d | 2183 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, 0) { |
2db76d7c | 2184 | struct page *page = sg_page_iter_page(&sg_iter); |
9da3da66 | 2185 | |
05394f39 | 2186 | if (obj->dirty) |
9da3da66 | 2187 | set_page_dirty(page); |
3ef94daa | 2188 | |
05394f39 | 2189 | if (obj->madv == I915_MADV_WILLNEED) |
9da3da66 | 2190 | mark_page_accessed(page); |
3ef94daa | 2191 | |
09cbfeaf | 2192 | put_page(page); |
3ef94daa | 2193 | } |
05394f39 | 2194 | obj->dirty = 0; |
673a394b | 2195 | |
9da3da66 CW |
2196 | sg_free_table(obj->pages); |
2197 | kfree(obj->pages); | |
37e680a1 | 2198 | } |
6c085a72 | 2199 | |
dd624afd | 2200 | int |
37e680a1 CW |
2201 | i915_gem_object_put_pages(struct drm_i915_gem_object *obj) |
2202 | { | |
2203 | const struct drm_i915_gem_object_ops *ops = obj->ops; | |
2204 | ||
2f745ad3 | 2205 | if (obj->pages == NULL) |
37e680a1 CW |
2206 | return 0; |
2207 | ||
a5570178 CW |
2208 | if (obj->pages_pin_count) |
2209 | return -EBUSY; | |
2210 | ||
9843877d | 2211 | BUG_ON(i915_gem_obj_bound_any(obj)); |
3e123027 | 2212 | |
a2165e31 CW |
2213 | /* ->put_pages might need to allocate memory for the bit17 swizzle |
2214 | * array, hence protect them from being reaped by removing them from gtt | |
2215 | * lists early. */ | |
35c20a60 | 2216 | list_del(&obj->global_list); |
a2165e31 | 2217 | |
0a798eb9 | 2218 | if (obj->mapping) { |
fb8621d3 CW |
2219 | if (is_vmalloc_addr(obj->mapping)) |
2220 | vunmap(obj->mapping); | |
2221 | else | |
2222 | kunmap(kmap_to_page(obj->mapping)); | |
0a798eb9 CW |
2223 | obj->mapping = NULL; |
2224 | } | |
2225 | ||
37e680a1 | 2226 | ops->put_pages(obj); |
05394f39 | 2227 | obj->pages = NULL; |
37e680a1 | 2228 | |
5537252b | 2229 | i915_gem_object_invalidate(obj); |
6c085a72 CW |
2230 | |
2231 | return 0; | |
2232 | } | |
2233 | ||
37e680a1 | 2234 | static int |
6c085a72 | 2235 | i915_gem_object_get_pages_gtt(struct drm_i915_gem_object *obj) |
e5281ccd | 2236 | { |
6c085a72 | 2237 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
e5281ccd CW |
2238 | int page_count, i; |
2239 | struct address_space *mapping; | |
9da3da66 CW |
2240 | struct sg_table *st; |
2241 | struct scatterlist *sg; | |
90797e6d | 2242 | struct sg_page_iter sg_iter; |
e5281ccd | 2243 | struct page *page; |
90797e6d | 2244 | unsigned long last_pfn = 0; /* suppress gcc warning */ |
e2273302 | 2245 | int ret; |
6c085a72 | 2246 | gfp_t gfp; |
e5281ccd | 2247 | |
6c085a72 CW |
2248 | /* Assert that the object is not currently in any GPU domain. As it |
2249 | * wasn't in the GTT, there shouldn't be any way it could have been in | |
2250 | * a GPU cache | |
2251 | */ | |
2252 | BUG_ON(obj->base.read_domains & I915_GEM_GPU_DOMAINS); | |
2253 | BUG_ON(obj->base.write_domain & I915_GEM_GPU_DOMAINS); | |
2254 | ||
9da3da66 CW |
2255 | st = kmalloc(sizeof(*st), GFP_KERNEL); |
2256 | if (st == NULL) | |
2257 | return -ENOMEM; | |
2258 | ||
05394f39 | 2259 | page_count = obj->base.size / PAGE_SIZE; |
9da3da66 | 2260 | if (sg_alloc_table(st, page_count, GFP_KERNEL)) { |
9da3da66 | 2261 | kfree(st); |
e5281ccd | 2262 | return -ENOMEM; |
9da3da66 | 2263 | } |
e5281ccd | 2264 | |
9da3da66 CW |
2265 | /* Get the list of pages out of our struct file. They'll be pinned |
2266 | * at this point until we release them. | |
2267 | * | |
2268 | * Fail silently without starting the shrinker | |
2269 | */ | |
496ad9aa | 2270 | mapping = file_inode(obj->base.filp)->i_mapping; |
c62d2555 | 2271 | gfp = mapping_gfp_constraint(mapping, ~(__GFP_IO | __GFP_RECLAIM)); |
d0164adc | 2272 | gfp |= __GFP_NORETRY | __GFP_NOWARN; |
90797e6d ID |
2273 | sg = st->sgl; |
2274 | st->nents = 0; | |
2275 | for (i = 0; i < page_count; i++) { | |
6c085a72 CW |
2276 | page = shmem_read_mapping_page_gfp(mapping, i, gfp); |
2277 | if (IS_ERR(page)) { | |
21ab4e74 CW |
2278 | i915_gem_shrink(dev_priv, |
2279 | page_count, | |
2280 | I915_SHRINK_BOUND | | |
2281 | I915_SHRINK_UNBOUND | | |
2282 | I915_SHRINK_PURGEABLE); | |
6c085a72 CW |
2283 | page = shmem_read_mapping_page_gfp(mapping, i, gfp); |
2284 | } | |
2285 | if (IS_ERR(page)) { | |
2286 | /* We've tried hard to allocate the memory by reaping | |
2287 | * our own buffer, now let the real VM do its job and | |
2288 | * go down in flames if truly OOM. | |
2289 | */ | |
6c085a72 | 2290 | i915_gem_shrink_all(dev_priv); |
f461d1be | 2291 | page = shmem_read_mapping_page(mapping, i); |
e2273302 ID |
2292 | if (IS_ERR(page)) { |
2293 | ret = PTR_ERR(page); | |
6c085a72 | 2294 | goto err_pages; |
e2273302 | 2295 | } |
6c085a72 | 2296 | } |
426729dc KRW |
2297 | #ifdef CONFIG_SWIOTLB |
2298 | if (swiotlb_nr_tbl()) { | |
2299 | st->nents++; | |
2300 | sg_set_page(sg, page, PAGE_SIZE, 0); | |
2301 | sg = sg_next(sg); | |
2302 | continue; | |
2303 | } | |
2304 | #endif | |
90797e6d ID |
2305 | if (!i || page_to_pfn(page) != last_pfn + 1) { |
2306 | if (i) | |
2307 | sg = sg_next(sg); | |
2308 | st->nents++; | |
2309 | sg_set_page(sg, page, PAGE_SIZE, 0); | |
2310 | } else { | |
2311 | sg->length += PAGE_SIZE; | |
2312 | } | |
2313 | last_pfn = page_to_pfn(page); | |
3bbbe706 DV |
2314 | |
2315 | /* Check that the i965g/gm workaround works. */ | |
2316 | WARN_ON((gfp & __GFP_DMA32) && (last_pfn >= 0x00100000UL)); | |
e5281ccd | 2317 | } |
426729dc KRW |
2318 | #ifdef CONFIG_SWIOTLB |
2319 | if (!swiotlb_nr_tbl()) | |
2320 | #endif | |
2321 | sg_mark_end(sg); | |
74ce6b6c CW |
2322 | obj->pages = st; |
2323 | ||
e2273302 ID |
2324 | ret = i915_gem_gtt_prepare_object(obj); |
2325 | if (ret) | |
2326 | goto err_pages; | |
2327 | ||
6dacfd2f | 2328 | if (i915_gem_object_needs_bit17_swizzle(obj)) |
e5281ccd CW |
2329 | i915_gem_object_do_bit_17_swizzle(obj); |
2330 | ||
656bfa3a DV |
2331 | if (obj->tiling_mode != I915_TILING_NONE && |
2332 | dev_priv->quirks & QUIRK_PIN_SWIZZLED_PAGES) | |
2333 | i915_gem_object_pin_pages(obj); | |
2334 | ||
e5281ccd CW |
2335 | return 0; |
2336 | ||
2337 | err_pages: | |
90797e6d ID |
2338 | sg_mark_end(sg); |
2339 | for_each_sg_page(st->sgl, &sg_iter, st->nents, 0) | |
09cbfeaf | 2340 | put_page(sg_page_iter_page(&sg_iter)); |
9da3da66 CW |
2341 | sg_free_table(st); |
2342 | kfree(st); | |
0820baf3 CW |
2343 | |
2344 | /* shmemfs first checks if there is enough memory to allocate the page | |
2345 | * and reports ENOSPC should there be insufficient, along with the usual | |
2346 | * ENOMEM for a genuine allocation failure. | |
2347 | * | |
2348 | * We use ENOSPC in our driver to mean that we have run out of aperture | |
2349 | * space and so want to translate the error from shmemfs back to our | |
2350 | * usual understanding of ENOMEM. | |
2351 | */ | |
e2273302 ID |
2352 | if (ret == -ENOSPC) |
2353 | ret = -ENOMEM; | |
2354 | ||
2355 | return ret; | |
673a394b EA |
2356 | } |
2357 | ||
37e680a1 CW |
2358 | /* Ensure that the associated pages are gathered from the backing storage |
2359 | * and pinned into our object. i915_gem_object_get_pages() may be called | |
2360 | * multiple times before they are released by a single call to | |
2361 | * i915_gem_object_put_pages() - once the pages are no longer referenced | |
2362 | * either as a result of memory pressure (reaping pages under the shrinker) | |
2363 | * or as the object is itself released. | |
2364 | */ | |
2365 | int | |
2366 | i915_gem_object_get_pages(struct drm_i915_gem_object *obj) | |
2367 | { | |
2368 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2369 | const struct drm_i915_gem_object_ops *ops = obj->ops; | |
2370 | int ret; | |
2371 | ||
2f745ad3 | 2372 | if (obj->pages) |
37e680a1 CW |
2373 | return 0; |
2374 | ||
43e28f09 | 2375 | if (obj->madv != I915_MADV_WILLNEED) { |
bd9b6a4e | 2376 | DRM_DEBUG("Attempting to obtain a purgeable object\n"); |
8c99e57d | 2377 | return -EFAULT; |
43e28f09 CW |
2378 | } |
2379 | ||
a5570178 CW |
2380 | BUG_ON(obj->pages_pin_count); |
2381 | ||
37e680a1 CW |
2382 | ret = ops->get_pages(obj); |
2383 | if (ret) | |
2384 | return ret; | |
2385 | ||
35c20a60 | 2386 | list_add_tail(&obj->global_list, &dev_priv->mm.unbound_list); |
ee286370 CW |
2387 | |
2388 | obj->get_page.sg = obj->pages->sgl; | |
2389 | obj->get_page.last = 0; | |
2390 | ||
37e680a1 | 2391 | return 0; |
673a394b EA |
2392 | } |
2393 | ||
0a798eb9 CW |
2394 | void *i915_gem_object_pin_map(struct drm_i915_gem_object *obj) |
2395 | { | |
2396 | int ret; | |
2397 | ||
2398 | lockdep_assert_held(&obj->base.dev->struct_mutex); | |
2399 | ||
2400 | ret = i915_gem_object_get_pages(obj); | |
2401 | if (ret) | |
2402 | return ERR_PTR(ret); | |
2403 | ||
2404 | i915_gem_object_pin_pages(obj); | |
2405 | ||
2406 | if (obj->mapping == NULL) { | |
0a798eb9 | 2407 | struct page **pages; |
0a798eb9 | 2408 | |
fb8621d3 CW |
2409 | pages = NULL; |
2410 | if (obj->base.size == PAGE_SIZE) | |
2411 | obj->mapping = kmap(sg_page(obj->pages->sgl)); | |
2412 | else | |
2413 | pages = drm_malloc_gfp(obj->base.size >> PAGE_SHIFT, | |
2414 | sizeof(*pages), | |
2415 | GFP_TEMPORARY); | |
0a798eb9 | 2416 | if (pages != NULL) { |
fb8621d3 CW |
2417 | struct sg_page_iter sg_iter; |
2418 | int n; | |
2419 | ||
0a798eb9 CW |
2420 | n = 0; |
2421 | for_each_sg_page(obj->pages->sgl, &sg_iter, | |
2422 | obj->pages->nents, 0) | |
2423 | pages[n++] = sg_page_iter_page(&sg_iter); | |
2424 | ||
2425 | obj->mapping = vmap(pages, n, 0, PAGE_KERNEL); | |
2426 | drm_free_large(pages); | |
2427 | } | |
2428 | if (obj->mapping == NULL) { | |
2429 | i915_gem_object_unpin_pages(obj); | |
2430 | return ERR_PTR(-ENOMEM); | |
2431 | } | |
2432 | } | |
2433 | ||
2434 | return obj->mapping; | |
2435 | } | |
2436 | ||
b4716185 | 2437 | void i915_vma_move_to_active(struct i915_vma *vma, |
b2af0376 | 2438 | struct drm_i915_gem_request *req) |
673a394b | 2439 | { |
b4716185 | 2440 | struct drm_i915_gem_object *obj = vma->obj; |
e2f80391 | 2441 | struct intel_engine_cs *engine; |
b2af0376 | 2442 | |
666796da | 2443 | engine = i915_gem_request_get_engine(req); |
673a394b EA |
2444 | |
2445 | /* Add a reference if we're newly entering the active list. */ | |
b4716185 | 2446 | if (obj->active == 0) |
05394f39 | 2447 | drm_gem_object_reference(&obj->base); |
666796da | 2448 | obj->active |= intel_engine_flag(engine); |
e35a41de | 2449 | |
117897f4 | 2450 | list_move_tail(&obj->engine_list[engine->id], &engine->active_list); |
e2f80391 | 2451 | i915_gem_request_assign(&obj->last_read_req[engine->id], req); |
caea7476 | 2452 | |
1c7f4bca | 2453 | list_move_tail(&vma->vm_link, &vma->vm->active_list); |
caea7476 CW |
2454 | } |
2455 | ||
b4716185 CW |
2456 | static void |
2457 | i915_gem_object_retire__write(struct drm_i915_gem_object *obj) | |
e2d05a8b | 2458 | { |
d501b1d2 CW |
2459 | GEM_BUG_ON(obj->last_write_req == NULL); |
2460 | GEM_BUG_ON(!(obj->active & intel_engine_flag(obj->last_write_req->engine))); | |
b4716185 CW |
2461 | |
2462 | i915_gem_request_assign(&obj->last_write_req, NULL); | |
de152b62 | 2463 | intel_fb_obj_flush(obj, true, ORIGIN_CS); |
e2d05a8b BW |
2464 | } |
2465 | ||
caea7476 | 2466 | static void |
b4716185 | 2467 | i915_gem_object_retire__read(struct drm_i915_gem_object *obj, int ring) |
ce44b0ea | 2468 | { |
feb822cf | 2469 | struct i915_vma *vma; |
ce44b0ea | 2470 | |
d501b1d2 CW |
2471 | GEM_BUG_ON(obj->last_read_req[ring] == NULL); |
2472 | GEM_BUG_ON(!(obj->active & (1 << ring))); | |
b4716185 | 2473 | |
117897f4 | 2474 | list_del_init(&obj->engine_list[ring]); |
b4716185 CW |
2475 | i915_gem_request_assign(&obj->last_read_req[ring], NULL); |
2476 | ||
4a570db5 | 2477 | if (obj->last_write_req && obj->last_write_req->engine->id == ring) |
b4716185 CW |
2478 | i915_gem_object_retire__write(obj); |
2479 | ||
2480 | obj->active &= ~(1 << ring); | |
2481 | if (obj->active) | |
2482 | return; | |
caea7476 | 2483 | |
6c246959 CW |
2484 | /* Bump our place on the bound list to keep it roughly in LRU order |
2485 | * so that we don't steal from recently used but inactive objects | |
2486 | * (unless we are forced to ofc!) | |
2487 | */ | |
2488 | list_move_tail(&obj->global_list, | |
2489 | &to_i915(obj->base.dev)->mm.bound_list); | |
2490 | ||
1c7f4bca CW |
2491 | list_for_each_entry(vma, &obj->vma_list, obj_link) { |
2492 | if (!list_empty(&vma->vm_link)) | |
2493 | list_move_tail(&vma->vm_link, &vma->vm->inactive_list); | |
feb822cf | 2494 | } |
caea7476 | 2495 | |
97b2a6a1 | 2496 | i915_gem_request_assign(&obj->last_fenced_req, NULL); |
caea7476 | 2497 | drm_gem_object_unreference(&obj->base); |
c8725f3d CW |
2498 | } |
2499 | ||
9d773091 | 2500 | static int |
fca26bb4 | 2501 | i915_gem_init_seqno(struct drm_device *dev, u32 seqno) |
53d227f2 | 2502 | { |
9d773091 | 2503 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 2504 | struct intel_engine_cs *engine; |
29dcb570 | 2505 | int ret; |
53d227f2 | 2506 | |
107f27a5 | 2507 | /* Carefully retire all requests without writing to the rings */ |
b4ac5afc | 2508 | for_each_engine(engine, dev_priv) { |
666796da | 2509 | ret = intel_engine_idle(engine); |
107f27a5 CW |
2510 | if (ret) |
2511 | return ret; | |
9d773091 | 2512 | } |
9d773091 | 2513 | i915_gem_retire_requests(dev); |
107f27a5 CW |
2514 | |
2515 | /* Finally reset hw state */ | |
29dcb570 | 2516 | for_each_engine(engine, dev_priv) |
e2f80391 | 2517 | intel_ring_init_seqno(engine, seqno); |
498d2ac1 | 2518 | |
9d773091 | 2519 | return 0; |
53d227f2 DV |
2520 | } |
2521 | ||
fca26bb4 MK |
2522 | int i915_gem_set_seqno(struct drm_device *dev, u32 seqno) |
2523 | { | |
2524 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2525 | int ret; | |
2526 | ||
2527 | if (seqno == 0) | |
2528 | return -EINVAL; | |
2529 | ||
2530 | /* HWS page needs to be set less than what we | |
2531 | * will inject to ring | |
2532 | */ | |
2533 | ret = i915_gem_init_seqno(dev, seqno - 1); | |
2534 | if (ret) | |
2535 | return ret; | |
2536 | ||
2537 | /* Carefully set the last_seqno value so that wrap | |
2538 | * detection still works | |
2539 | */ | |
2540 | dev_priv->next_seqno = seqno; | |
2541 | dev_priv->last_seqno = seqno - 1; | |
2542 | if (dev_priv->last_seqno == 0) | |
2543 | dev_priv->last_seqno--; | |
2544 | ||
2545 | return 0; | |
2546 | } | |
2547 | ||
9d773091 CW |
2548 | int |
2549 | i915_gem_get_seqno(struct drm_device *dev, u32 *seqno) | |
53d227f2 | 2550 | { |
9d773091 CW |
2551 | struct drm_i915_private *dev_priv = dev->dev_private; |
2552 | ||
2553 | /* reserve 0 for non-seqno */ | |
2554 | if (dev_priv->next_seqno == 0) { | |
fca26bb4 | 2555 | int ret = i915_gem_init_seqno(dev, 0); |
9d773091 CW |
2556 | if (ret) |
2557 | return ret; | |
53d227f2 | 2558 | |
9d773091 CW |
2559 | dev_priv->next_seqno = 1; |
2560 | } | |
53d227f2 | 2561 | |
f72b3435 | 2562 | *seqno = dev_priv->last_seqno = dev_priv->next_seqno++; |
9d773091 | 2563 | return 0; |
53d227f2 DV |
2564 | } |
2565 | ||
bf7dc5b7 JH |
2566 | /* |
2567 | * NB: This function is not allowed to fail. Doing so would mean the the | |
2568 | * request is not being tracked for completion but the work itself is | |
2569 | * going to happen on the hardware. This would be a Bad Thing(tm). | |
2570 | */ | |
75289874 | 2571 | void __i915_add_request(struct drm_i915_gem_request *request, |
5b4a60c2 JH |
2572 | struct drm_i915_gem_object *obj, |
2573 | bool flush_caches) | |
673a394b | 2574 | { |
e2f80391 | 2575 | struct intel_engine_cs *engine; |
75289874 | 2576 | struct drm_i915_private *dev_priv; |
48e29f55 | 2577 | struct intel_ringbuffer *ringbuf; |
6d3d8274 | 2578 | u32 request_start; |
0251a963 | 2579 | u32 reserved_tail; |
3cce469c CW |
2580 | int ret; |
2581 | ||
48e29f55 | 2582 | if (WARN_ON(request == NULL)) |
bf7dc5b7 | 2583 | return; |
48e29f55 | 2584 | |
4a570db5 | 2585 | engine = request->engine; |
39dabecd | 2586 | dev_priv = request->i915; |
75289874 JH |
2587 | ringbuf = request->ringbuf; |
2588 | ||
29b1b415 JH |
2589 | /* |
2590 | * To ensure that this call will not fail, space for its emissions | |
2591 | * should already have been reserved in the ring buffer. Let the ring | |
2592 | * know that it is time to use that space up. | |
2593 | */ | |
48e29f55 | 2594 | request_start = intel_ring_get_tail(ringbuf); |
0251a963 CW |
2595 | reserved_tail = request->reserved_space; |
2596 | request->reserved_space = 0; | |
2597 | ||
cc889e0f DV |
2598 | /* |
2599 | * Emit any outstanding flushes - execbuf can fail to emit the flush | |
2600 | * after having emitted the batchbuffer command. Hence we need to fix | |
2601 | * things up similar to emitting the lazy request. The difference here | |
2602 | * is that the flush _must_ happen before the next request, no matter | |
2603 | * what. | |
2604 | */ | |
5b4a60c2 JH |
2605 | if (flush_caches) { |
2606 | if (i915.enable_execlists) | |
4866d729 | 2607 | ret = logical_ring_flush_all_caches(request); |
5b4a60c2 | 2608 | else |
4866d729 | 2609 | ret = intel_ring_flush_all_caches(request); |
5b4a60c2 JH |
2610 | /* Not allowed to fail! */ |
2611 | WARN(ret, "*_ring_flush_all_caches failed: %d!\n", ret); | |
2612 | } | |
cc889e0f | 2613 | |
7c90b7de CW |
2614 | trace_i915_gem_request_add(request); |
2615 | ||
2616 | request->head = request_start; | |
2617 | ||
2618 | /* Whilst this request exists, batch_obj will be on the | |
2619 | * active_list, and so will hold the active reference. Only when this | |
2620 | * request is retired will the the batch_obj be moved onto the | |
2621 | * inactive_list and lose its active reference. Hence we do not need | |
2622 | * to explicitly hold another reference here. | |
2623 | */ | |
2624 | request->batch_obj = obj; | |
2625 | ||
2626 | /* Seal the request and mark it as pending execution. Note that | |
2627 | * we may inspect this state, without holding any locks, during | |
2628 | * hangcheck. Hence we apply the barrier to ensure that we do not | |
2629 | * see a more recent value in the hws than we are tracking. | |
2630 | */ | |
2631 | request->emitted_jiffies = jiffies; | |
2632 | request->previous_seqno = engine->last_submitted_seqno; | |
2633 | smp_store_mb(engine->last_submitted_seqno, request->seqno); | |
2634 | list_add_tail(&request->list, &engine->request_list); | |
2635 | ||
a71d8d94 CW |
2636 | /* Record the position of the start of the request so that |
2637 | * should we detect the updated seqno part-way through the | |
2638 | * GPU processing the request, we never over-estimate the | |
2639 | * position of the head. | |
2640 | */ | |
6d3d8274 | 2641 | request->postfix = intel_ring_get_tail(ringbuf); |
a71d8d94 | 2642 | |
bf7dc5b7 | 2643 | if (i915.enable_execlists) |
e2f80391 | 2644 | ret = engine->emit_request(request); |
bf7dc5b7 | 2645 | else { |
e2f80391 | 2646 | ret = engine->add_request(request); |
53292cdb MT |
2647 | |
2648 | request->tail = intel_ring_get_tail(ringbuf); | |
48e29f55 | 2649 | } |
bf7dc5b7 JH |
2650 | /* Not allowed to fail! */ |
2651 | WARN(ret, "emit|add_request failed: %d!\n", ret); | |
673a394b | 2652 | |
e2f80391 | 2653 | i915_queue_hangcheck(engine->dev); |
10cd45b6 | 2654 | |
87255483 DV |
2655 | queue_delayed_work(dev_priv->wq, |
2656 | &dev_priv->mm.retire_work, | |
2657 | round_jiffies_up_relative(HZ)); | |
2658 | intel_mark_busy(dev_priv->dev); | |
cc889e0f | 2659 | |
29b1b415 | 2660 | /* Sanity check that the reserved size was large enough. */ |
0251a963 CW |
2661 | ret = intel_ring_get_tail(ringbuf) - request_start; |
2662 | if (ret < 0) | |
2663 | ret += ringbuf->size; | |
2664 | WARN_ONCE(ret > reserved_tail, | |
2665 | "Not enough space reserved (%d bytes) " | |
2666 | "for adding the request (%d bytes)\n", | |
2667 | reserved_tail, ret); | |
673a394b EA |
2668 | } |
2669 | ||
939fd762 | 2670 | static bool i915_context_is_banned(struct drm_i915_private *dev_priv, |
273497e5 | 2671 | const struct intel_context *ctx) |
be62acb4 | 2672 | { |
44e2c070 | 2673 | unsigned long elapsed; |
be62acb4 | 2674 | |
44e2c070 MK |
2675 | elapsed = get_seconds() - ctx->hang_stats.guilty_ts; |
2676 | ||
2677 | if (ctx->hang_stats.banned) | |
be62acb4 MK |
2678 | return true; |
2679 | ||
676fa572 CW |
2680 | if (ctx->hang_stats.ban_period_seconds && |
2681 | elapsed <= ctx->hang_stats.ban_period_seconds) { | |
ccc7bed0 | 2682 | if (!i915_gem_context_is_default(ctx)) { |
3fac8978 | 2683 | DRM_DEBUG("context hanging too fast, banning!\n"); |
ccc7bed0 | 2684 | return true; |
88b4aa87 MK |
2685 | } else if (i915_stop_ring_allow_ban(dev_priv)) { |
2686 | if (i915_stop_ring_allow_warn(dev_priv)) | |
2687 | DRM_ERROR("gpu hanging too fast, banning!\n"); | |
ccc7bed0 | 2688 | return true; |
3fac8978 | 2689 | } |
be62acb4 MK |
2690 | } |
2691 | ||
2692 | return false; | |
2693 | } | |
2694 | ||
939fd762 | 2695 | static void i915_set_reset_status(struct drm_i915_private *dev_priv, |
273497e5 | 2696 | struct intel_context *ctx, |
b6b0fac0 | 2697 | const bool guilty) |
aa60c664 | 2698 | { |
44e2c070 MK |
2699 | struct i915_ctx_hang_stats *hs; |
2700 | ||
2701 | if (WARN_ON(!ctx)) | |
2702 | return; | |
aa60c664 | 2703 | |
44e2c070 MK |
2704 | hs = &ctx->hang_stats; |
2705 | ||
2706 | if (guilty) { | |
939fd762 | 2707 | hs->banned = i915_context_is_banned(dev_priv, ctx); |
44e2c070 MK |
2708 | hs->batch_active++; |
2709 | hs->guilty_ts = get_seconds(); | |
2710 | } else { | |
2711 | hs->batch_pending++; | |
aa60c664 MK |
2712 | } |
2713 | } | |
2714 | ||
abfe262a JH |
2715 | void i915_gem_request_free(struct kref *req_ref) |
2716 | { | |
2717 | struct drm_i915_gem_request *req = container_of(req_ref, | |
2718 | typeof(*req), ref); | |
2719 | struct intel_context *ctx = req->ctx; | |
2720 | ||
fcfa423c JH |
2721 | if (req->file_priv) |
2722 | i915_gem_request_remove_from_client(req); | |
2723 | ||
0794aed3 | 2724 | if (ctx) { |
24f1d3cc | 2725 | if (i915.enable_execlists) |
4a570db5 | 2726 | intel_lr_context_unpin(ctx, req->engine); |
abfe262a | 2727 | |
dcb4c12a OM |
2728 | i915_gem_context_unreference(ctx); |
2729 | } | |
abfe262a | 2730 | |
efab6d8d | 2731 | kmem_cache_free(req->i915->requests, req); |
0e50e96b MK |
2732 | } |
2733 | ||
26827088 | 2734 | static inline int |
0bc40be8 | 2735 | __i915_gem_request_alloc(struct intel_engine_cs *engine, |
26827088 DG |
2736 | struct intel_context *ctx, |
2737 | struct drm_i915_gem_request **req_out) | |
6689cb2b | 2738 | { |
0bc40be8 | 2739 | struct drm_i915_private *dev_priv = to_i915(engine->dev); |
299259a3 | 2740 | unsigned reset_counter = i915_reset_counter(&dev_priv->gpu_error); |
eed29a5b | 2741 | struct drm_i915_gem_request *req; |
6689cb2b | 2742 | int ret; |
6689cb2b | 2743 | |
217e46b5 JH |
2744 | if (!req_out) |
2745 | return -EINVAL; | |
2746 | ||
bccca494 | 2747 | *req_out = NULL; |
6689cb2b | 2748 | |
f4457ae7 CW |
2749 | /* ABI: Before userspace accesses the GPU (e.g. execbuffer), report |
2750 | * EIO if the GPU is already wedged, or EAGAIN to drop the struct_mutex | |
2751 | * and restart. | |
2752 | */ | |
2753 | ret = i915_gem_check_wedge(reset_counter, dev_priv->mm.interruptible); | |
299259a3 CW |
2754 | if (ret) |
2755 | return ret; | |
2756 | ||
eed29a5b DV |
2757 | req = kmem_cache_zalloc(dev_priv->requests, GFP_KERNEL); |
2758 | if (req == NULL) | |
6689cb2b JH |
2759 | return -ENOMEM; |
2760 | ||
0bc40be8 | 2761 | ret = i915_gem_get_seqno(engine->dev, &req->seqno); |
9a0c1e27 CW |
2762 | if (ret) |
2763 | goto err; | |
6689cb2b | 2764 | |
40e895ce JH |
2765 | kref_init(&req->ref); |
2766 | req->i915 = dev_priv; | |
4a570db5 | 2767 | req->engine = engine; |
299259a3 | 2768 | req->reset_counter = reset_counter; |
40e895ce JH |
2769 | req->ctx = ctx; |
2770 | i915_gem_context_reference(req->ctx); | |
6689cb2b | 2771 | |
29b1b415 JH |
2772 | /* |
2773 | * Reserve space in the ring buffer for all the commands required to | |
2774 | * eventually emit this request. This is to guarantee that the | |
2775 | * i915_add_request() call can't fail. Note that the reserve may need | |
2776 | * to be redone if the request is not actually submitted straight | |
2777 | * away, e.g. because a GPU scheduler has deferred it. | |
29b1b415 | 2778 | */ |
0251a963 | 2779 | req->reserved_space = MIN_SPACE_FOR_ADD_REQUEST; |
bfa01200 CW |
2780 | |
2781 | if (i915.enable_execlists) | |
2782 | ret = intel_logical_ring_alloc_request_extras(req); | |
2783 | else | |
2784 | ret = intel_ring_alloc_request_extras(req); | |
2785 | if (ret) | |
2786 | goto err_ctx; | |
29b1b415 | 2787 | |
bccca494 | 2788 | *req_out = req; |
6689cb2b | 2789 | return 0; |
9a0c1e27 | 2790 | |
bfa01200 CW |
2791 | err_ctx: |
2792 | i915_gem_context_unreference(ctx); | |
9a0c1e27 CW |
2793 | err: |
2794 | kmem_cache_free(dev_priv->requests, req); | |
2795 | return ret; | |
0e50e96b MK |
2796 | } |
2797 | ||
26827088 DG |
2798 | /** |
2799 | * i915_gem_request_alloc - allocate a request structure | |
2800 | * | |
2801 | * @engine: engine that we wish to issue the request on. | |
2802 | * @ctx: context that the request will be associated with. | |
2803 | * This can be NULL if the request is not directly related to | |
2804 | * any specific user context, in which case this function will | |
2805 | * choose an appropriate context to use. | |
2806 | * | |
2807 | * Returns a pointer to the allocated request if successful, | |
2808 | * or an error code if not. | |
2809 | */ | |
2810 | struct drm_i915_gem_request * | |
2811 | i915_gem_request_alloc(struct intel_engine_cs *engine, | |
2812 | struct intel_context *ctx) | |
2813 | { | |
2814 | struct drm_i915_gem_request *req; | |
2815 | int err; | |
2816 | ||
2817 | if (ctx == NULL) | |
ed54c1a1 | 2818 | ctx = to_i915(engine->dev)->kernel_context; |
26827088 DG |
2819 | err = __i915_gem_request_alloc(engine, ctx, &req); |
2820 | return err ? ERR_PTR(err) : req; | |
2821 | } | |
2822 | ||
8d9fc7fd | 2823 | struct drm_i915_gem_request * |
0bc40be8 | 2824 | i915_gem_find_active_request(struct intel_engine_cs *engine) |
9375e446 | 2825 | { |
4db080f9 CW |
2826 | struct drm_i915_gem_request *request; |
2827 | ||
0bc40be8 | 2828 | list_for_each_entry(request, &engine->request_list, list) { |
1b5a433a | 2829 | if (i915_gem_request_completed(request, false)) |
4db080f9 | 2830 | continue; |
aa60c664 | 2831 | |
b6b0fac0 | 2832 | return request; |
4db080f9 | 2833 | } |
b6b0fac0 MK |
2834 | |
2835 | return NULL; | |
2836 | } | |
2837 | ||
666796da | 2838 | static void i915_gem_reset_engine_status(struct drm_i915_private *dev_priv, |
0bc40be8 | 2839 | struct intel_engine_cs *engine) |
b6b0fac0 MK |
2840 | { |
2841 | struct drm_i915_gem_request *request; | |
2842 | bool ring_hung; | |
2843 | ||
0bc40be8 | 2844 | request = i915_gem_find_active_request(engine); |
b6b0fac0 MK |
2845 | |
2846 | if (request == NULL) | |
2847 | return; | |
2848 | ||
0bc40be8 | 2849 | ring_hung = engine->hangcheck.score >= HANGCHECK_SCORE_RING_HUNG; |
b6b0fac0 | 2850 | |
939fd762 | 2851 | i915_set_reset_status(dev_priv, request->ctx, ring_hung); |
b6b0fac0 | 2852 | |
0bc40be8 | 2853 | list_for_each_entry_continue(request, &engine->request_list, list) |
939fd762 | 2854 | i915_set_reset_status(dev_priv, request->ctx, false); |
4db080f9 | 2855 | } |
aa60c664 | 2856 | |
666796da | 2857 | static void i915_gem_reset_engine_cleanup(struct drm_i915_private *dev_priv, |
0bc40be8 | 2858 | struct intel_engine_cs *engine) |
4db080f9 | 2859 | { |
608c1a52 CW |
2860 | struct intel_ringbuffer *buffer; |
2861 | ||
0bc40be8 | 2862 | while (!list_empty(&engine->active_list)) { |
05394f39 | 2863 | struct drm_i915_gem_object *obj; |
9375e446 | 2864 | |
0bc40be8 | 2865 | obj = list_first_entry(&engine->active_list, |
05394f39 | 2866 | struct drm_i915_gem_object, |
117897f4 | 2867 | engine_list[engine->id]); |
9375e446 | 2868 | |
0bc40be8 | 2869 | i915_gem_object_retire__read(obj, engine->id); |
673a394b | 2870 | } |
1d62beea | 2871 | |
dcb4c12a OM |
2872 | /* |
2873 | * Clear the execlists queue up before freeing the requests, as those | |
2874 | * are the ones that keep the context and ringbuffer backing objects | |
2875 | * pinned in place. | |
2876 | */ | |
dcb4c12a | 2877 | |
7de1691a | 2878 | if (i915.enable_execlists) { |
27af5eea TU |
2879 | /* Ensure irq handler finishes or is cancelled. */ |
2880 | tasklet_kill(&engine->irq_tasklet); | |
1197b4f2 | 2881 | |
27af5eea | 2882 | spin_lock_bh(&engine->execlist_lock); |
c5baa566 | 2883 | /* list_splice_tail_init checks for empty lists */ |
0bc40be8 TU |
2884 | list_splice_tail_init(&engine->execlist_queue, |
2885 | &engine->execlist_retired_req_list); | |
27af5eea | 2886 | spin_unlock_bh(&engine->execlist_lock); |
1197b4f2 | 2887 | |
0bc40be8 | 2888 | intel_execlists_retire_requests(engine); |
dcb4c12a OM |
2889 | } |
2890 | ||
1d62beea BW |
2891 | /* |
2892 | * We must free the requests after all the corresponding objects have | |
2893 | * been moved off active lists. Which is the same order as the normal | |
2894 | * retire_requests function does. This is important if object hold | |
2895 | * implicit references on things like e.g. ppgtt address spaces through | |
2896 | * the request. | |
2897 | */ | |
0bc40be8 | 2898 | while (!list_empty(&engine->request_list)) { |
1d62beea BW |
2899 | struct drm_i915_gem_request *request; |
2900 | ||
0bc40be8 | 2901 | request = list_first_entry(&engine->request_list, |
1d62beea BW |
2902 | struct drm_i915_gem_request, |
2903 | list); | |
2904 | ||
b4716185 | 2905 | i915_gem_request_retire(request); |
1d62beea | 2906 | } |
608c1a52 CW |
2907 | |
2908 | /* Having flushed all requests from all queues, we know that all | |
2909 | * ringbuffers must now be empty. However, since we do not reclaim | |
2910 | * all space when retiring the request (to prevent HEADs colliding | |
2911 | * with rapid ringbuffer wraparound) the amount of available space | |
2912 | * upon reset is less than when we start. Do one more pass over | |
2913 | * all the ringbuffers to reset last_retired_head. | |
2914 | */ | |
0bc40be8 | 2915 | list_for_each_entry(buffer, &engine->buffers, link) { |
608c1a52 CW |
2916 | buffer->last_retired_head = buffer->tail; |
2917 | intel_ring_update_space(buffer); | |
2918 | } | |
2ed53a94 CW |
2919 | |
2920 | intel_ring_init_seqno(engine, engine->last_submitted_seqno); | |
673a394b EA |
2921 | } |
2922 | ||
069efc1d | 2923 | void i915_gem_reset(struct drm_device *dev) |
673a394b | 2924 | { |
77f01230 | 2925 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 2926 | struct intel_engine_cs *engine; |
673a394b | 2927 | |
4db080f9 CW |
2928 | /* |
2929 | * Before we free the objects from the requests, we need to inspect | |
2930 | * them for finding the guilty party. As the requests only borrow | |
2931 | * their reference to the objects, the inspection must be done first. | |
2932 | */ | |
b4ac5afc | 2933 | for_each_engine(engine, dev_priv) |
666796da | 2934 | i915_gem_reset_engine_status(dev_priv, engine); |
4db080f9 | 2935 | |
b4ac5afc | 2936 | for_each_engine(engine, dev_priv) |
666796da | 2937 | i915_gem_reset_engine_cleanup(dev_priv, engine); |
dfaae392 | 2938 | |
acce9ffa BW |
2939 | i915_gem_context_reset(dev); |
2940 | ||
19b2dbde | 2941 | i915_gem_restore_fences(dev); |
b4716185 CW |
2942 | |
2943 | WARN_ON(i915_verify_lists(dev)); | |
673a394b EA |
2944 | } |
2945 | ||
2946 | /** | |
2947 | * This function clears the request list as sequence numbers are passed. | |
2948 | */ | |
1cf0ba14 | 2949 | void |
0bc40be8 | 2950 | i915_gem_retire_requests_ring(struct intel_engine_cs *engine) |
673a394b | 2951 | { |
0bc40be8 | 2952 | WARN_ON(i915_verify_lists(engine->dev)); |
673a394b | 2953 | |
832a3aad CW |
2954 | /* Retire requests first as we use it above for the early return. |
2955 | * If we retire requests last, we may use a later seqno and so clear | |
2956 | * the requests lists without clearing the active list, leading to | |
2957 | * confusion. | |
e9103038 | 2958 | */ |
0bc40be8 | 2959 | while (!list_empty(&engine->request_list)) { |
673a394b | 2960 | struct drm_i915_gem_request *request; |
673a394b | 2961 | |
0bc40be8 | 2962 | request = list_first_entry(&engine->request_list, |
673a394b EA |
2963 | struct drm_i915_gem_request, |
2964 | list); | |
673a394b | 2965 | |
1b5a433a | 2966 | if (!i915_gem_request_completed(request, true)) |
b84d5f0c CW |
2967 | break; |
2968 | ||
b4716185 | 2969 | i915_gem_request_retire(request); |
b84d5f0c | 2970 | } |
673a394b | 2971 | |
832a3aad CW |
2972 | /* Move any buffers on the active list that are no longer referenced |
2973 | * by the ringbuffer to the flushing/inactive lists as appropriate, | |
2974 | * before we free the context associated with the requests. | |
2975 | */ | |
0bc40be8 | 2976 | while (!list_empty(&engine->active_list)) { |
832a3aad CW |
2977 | struct drm_i915_gem_object *obj; |
2978 | ||
0bc40be8 TU |
2979 | obj = list_first_entry(&engine->active_list, |
2980 | struct drm_i915_gem_object, | |
117897f4 | 2981 | engine_list[engine->id]); |
832a3aad | 2982 | |
0bc40be8 | 2983 | if (!list_empty(&obj->last_read_req[engine->id]->list)) |
832a3aad CW |
2984 | break; |
2985 | ||
0bc40be8 | 2986 | i915_gem_object_retire__read(obj, engine->id); |
832a3aad CW |
2987 | } |
2988 | ||
0bc40be8 TU |
2989 | if (unlikely(engine->trace_irq_req && |
2990 | i915_gem_request_completed(engine->trace_irq_req, true))) { | |
2991 | engine->irq_put(engine); | |
2992 | i915_gem_request_assign(&engine->trace_irq_req, NULL); | |
9d34e5db | 2993 | } |
23bc5982 | 2994 | |
0bc40be8 | 2995 | WARN_ON(i915_verify_lists(engine->dev)); |
673a394b EA |
2996 | } |
2997 | ||
b29c19b6 | 2998 | bool |
b09a1fec CW |
2999 | i915_gem_retire_requests(struct drm_device *dev) |
3000 | { | |
3e31c6c0 | 3001 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 3002 | struct intel_engine_cs *engine; |
b29c19b6 | 3003 | bool idle = true; |
b09a1fec | 3004 | |
b4ac5afc | 3005 | for_each_engine(engine, dev_priv) { |
e2f80391 TU |
3006 | i915_gem_retire_requests_ring(engine); |
3007 | idle &= list_empty(&engine->request_list); | |
c86ee3a9 | 3008 | if (i915.enable_execlists) { |
27af5eea | 3009 | spin_lock_bh(&engine->execlist_lock); |
e2f80391 | 3010 | idle &= list_empty(&engine->execlist_queue); |
27af5eea | 3011 | spin_unlock_bh(&engine->execlist_lock); |
c86ee3a9 | 3012 | |
e2f80391 | 3013 | intel_execlists_retire_requests(engine); |
c86ee3a9 | 3014 | } |
b29c19b6 CW |
3015 | } |
3016 | ||
3017 | if (idle) | |
3018 | mod_delayed_work(dev_priv->wq, | |
3019 | &dev_priv->mm.idle_work, | |
3020 | msecs_to_jiffies(100)); | |
3021 | ||
3022 | return idle; | |
b09a1fec CW |
3023 | } |
3024 | ||
75ef9da2 | 3025 | static void |
673a394b EA |
3026 | i915_gem_retire_work_handler(struct work_struct *work) |
3027 | { | |
b29c19b6 CW |
3028 | struct drm_i915_private *dev_priv = |
3029 | container_of(work, typeof(*dev_priv), mm.retire_work.work); | |
3030 | struct drm_device *dev = dev_priv->dev; | |
0a58705b | 3031 | bool idle; |
673a394b | 3032 | |
891b48cf | 3033 | /* Come back later if the device is busy... */ |
b29c19b6 CW |
3034 | idle = false; |
3035 | if (mutex_trylock(&dev->struct_mutex)) { | |
3036 | idle = i915_gem_retire_requests(dev); | |
3037 | mutex_unlock(&dev->struct_mutex); | |
673a394b | 3038 | } |
b29c19b6 | 3039 | if (!idle) |
bcb45086 CW |
3040 | queue_delayed_work(dev_priv->wq, &dev_priv->mm.retire_work, |
3041 | round_jiffies_up_relative(HZ)); | |
b29c19b6 | 3042 | } |
0a58705b | 3043 | |
b29c19b6 CW |
3044 | static void |
3045 | i915_gem_idle_work_handler(struct work_struct *work) | |
3046 | { | |
3047 | struct drm_i915_private *dev_priv = | |
3048 | container_of(work, typeof(*dev_priv), mm.idle_work.work); | |
35c94185 | 3049 | struct drm_device *dev = dev_priv->dev; |
b4ac5afc | 3050 | struct intel_engine_cs *engine; |
b29c19b6 | 3051 | |
b4ac5afc DG |
3052 | for_each_engine(engine, dev_priv) |
3053 | if (!list_empty(&engine->request_list)) | |
423795cb | 3054 | return; |
35c94185 | 3055 | |
30ecad77 | 3056 | /* we probably should sync with hangcheck here, using cancel_work_sync. |
b4ac5afc | 3057 | * Also locking seems to be fubar here, engine->request_list is protected |
30ecad77 DV |
3058 | * by dev->struct_mutex. */ |
3059 | ||
35c94185 CW |
3060 | intel_mark_idle(dev); |
3061 | ||
3062 | if (mutex_trylock(&dev->struct_mutex)) { | |
b4ac5afc | 3063 | for_each_engine(engine, dev_priv) |
e2f80391 | 3064 | i915_gem_batch_pool_fini(&engine->batch_pool); |
b29c19b6 | 3065 | |
35c94185 CW |
3066 | mutex_unlock(&dev->struct_mutex); |
3067 | } | |
673a394b EA |
3068 | } |
3069 | ||
30dfebf3 DV |
3070 | /** |
3071 | * Ensures that an object will eventually get non-busy by flushing any required | |
3072 | * write domains, emitting any outstanding lazy request and retiring and | |
3073 | * completed requests. | |
3074 | */ | |
3075 | static int | |
3076 | i915_gem_object_flush_active(struct drm_i915_gem_object *obj) | |
3077 | { | |
a5ac0f90 | 3078 | int i; |
b4716185 CW |
3079 | |
3080 | if (!obj->active) | |
3081 | return 0; | |
30dfebf3 | 3082 | |
666796da | 3083 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
b4716185 | 3084 | struct drm_i915_gem_request *req; |
41c52415 | 3085 | |
b4716185 CW |
3086 | req = obj->last_read_req[i]; |
3087 | if (req == NULL) | |
3088 | continue; | |
3089 | ||
3090 | if (list_empty(&req->list)) | |
3091 | goto retire; | |
3092 | ||
b4716185 CW |
3093 | if (i915_gem_request_completed(req, true)) { |
3094 | __i915_gem_request_retire__upto(req); | |
3095 | retire: | |
3096 | i915_gem_object_retire__read(obj, i); | |
3097 | } | |
30dfebf3 DV |
3098 | } |
3099 | ||
3100 | return 0; | |
3101 | } | |
3102 | ||
23ba4fd0 BW |
3103 | /** |
3104 | * i915_gem_wait_ioctl - implements DRM_IOCTL_I915_GEM_WAIT | |
3105 | * @DRM_IOCTL_ARGS: standard ioctl arguments | |
3106 | * | |
3107 | * Returns 0 if successful, else an error is returned with the remaining time in | |
3108 | * the timeout parameter. | |
3109 | * -ETIME: object is still busy after timeout | |
3110 | * -ERESTARTSYS: signal interrupted the wait | |
3111 | * -ENONENT: object doesn't exist | |
3112 | * Also possible, but rare: | |
3113 | * -EAGAIN: GPU wedged | |
3114 | * -ENOMEM: damn | |
3115 | * -ENODEV: Internal IRQ fail | |
3116 | * -E?: The add request failed | |
3117 | * | |
3118 | * The wait ioctl with a timeout of 0 reimplements the busy ioctl. With any | |
3119 | * non-zero timeout parameter the wait ioctl will wait for the given number of | |
3120 | * nanoseconds on an object becoming unbusy. Since the wait itself does so | |
3121 | * without holding struct_mutex the object may become re-busied before this | |
3122 | * function completes. A similar but shorter * race condition exists in the busy | |
3123 | * ioctl | |
3124 | */ | |
3125 | int | |
3126 | i915_gem_wait_ioctl(struct drm_device *dev, void *data, struct drm_file *file) | |
3127 | { | |
3128 | struct drm_i915_gem_wait *args = data; | |
3129 | struct drm_i915_gem_object *obj; | |
666796da | 3130 | struct drm_i915_gem_request *req[I915_NUM_ENGINES]; |
b4716185 CW |
3131 | int i, n = 0; |
3132 | int ret; | |
23ba4fd0 | 3133 | |
11b5d511 DV |
3134 | if (args->flags != 0) |
3135 | return -EINVAL; | |
3136 | ||
23ba4fd0 BW |
3137 | ret = i915_mutex_lock_interruptible(dev); |
3138 | if (ret) | |
3139 | return ret; | |
3140 | ||
3141 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->bo_handle)); | |
3142 | if (&obj->base == NULL) { | |
3143 | mutex_unlock(&dev->struct_mutex); | |
3144 | return -ENOENT; | |
3145 | } | |
3146 | ||
30dfebf3 DV |
3147 | /* Need to make sure the object gets inactive eventually. */ |
3148 | ret = i915_gem_object_flush_active(obj); | |
23ba4fd0 BW |
3149 | if (ret) |
3150 | goto out; | |
3151 | ||
b4716185 | 3152 | if (!obj->active) |
97b2a6a1 | 3153 | goto out; |
23ba4fd0 | 3154 | |
23ba4fd0 | 3155 | /* Do this after OLR check to make sure we make forward progress polling |
762e4583 | 3156 | * on this IOCTL with a timeout == 0 (like busy ioctl) |
23ba4fd0 | 3157 | */ |
762e4583 | 3158 | if (args->timeout_ns == 0) { |
23ba4fd0 BW |
3159 | ret = -ETIME; |
3160 | goto out; | |
3161 | } | |
3162 | ||
3163 | drm_gem_object_unreference(&obj->base); | |
b4716185 | 3164 | |
666796da | 3165 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
b4716185 CW |
3166 | if (obj->last_read_req[i] == NULL) |
3167 | continue; | |
3168 | ||
3169 | req[n++] = i915_gem_request_reference(obj->last_read_req[i]); | |
3170 | } | |
3171 | ||
23ba4fd0 BW |
3172 | mutex_unlock(&dev->struct_mutex); |
3173 | ||
b4716185 CW |
3174 | for (i = 0; i < n; i++) { |
3175 | if (ret == 0) | |
299259a3 | 3176 | ret = __i915_wait_request(req[i], true, |
b4716185 | 3177 | args->timeout_ns > 0 ? &args->timeout_ns : NULL, |
b6aa0873 | 3178 | to_rps_client(file)); |
b4716185 CW |
3179 | i915_gem_request_unreference__unlocked(req[i]); |
3180 | } | |
ff865885 | 3181 | return ret; |
23ba4fd0 BW |
3182 | |
3183 | out: | |
3184 | drm_gem_object_unreference(&obj->base); | |
3185 | mutex_unlock(&dev->struct_mutex); | |
3186 | return ret; | |
3187 | } | |
3188 | ||
b4716185 CW |
3189 | static int |
3190 | __i915_gem_object_sync(struct drm_i915_gem_object *obj, | |
3191 | struct intel_engine_cs *to, | |
91af127f JH |
3192 | struct drm_i915_gem_request *from_req, |
3193 | struct drm_i915_gem_request **to_req) | |
b4716185 CW |
3194 | { |
3195 | struct intel_engine_cs *from; | |
3196 | int ret; | |
3197 | ||
666796da | 3198 | from = i915_gem_request_get_engine(from_req); |
b4716185 CW |
3199 | if (to == from) |
3200 | return 0; | |
3201 | ||
91af127f | 3202 | if (i915_gem_request_completed(from_req, true)) |
b4716185 CW |
3203 | return 0; |
3204 | ||
b4716185 | 3205 | if (!i915_semaphore_is_enabled(obj->base.dev)) { |
a6f766f3 | 3206 | struct drm_i915_private *i915 = to_i915(obj->base.dev); |
91af127f | 3207 | ret = __i915_wait_request(from_req, |
a6f766f3 CW |
3208 | i915->mm.interruptible, |
3209 | NULL, | |
3210 | &i915->rps.semaphores); | |
b4716185 CW |
3211 | if (ret) |
3212 | return ret; | |
3213 | ||
91af127f | 3214 | i915_gem_object_retire_request(obj, from_req); |
b4716185 CW |
3215 | } else { |
3216 | int idx = intel_ring_sync_index(from, to); | |
91af127f JH |
3217 | u32 seqno = i915_gem_request_get_seqno(from_req); |
3218 | ||
3219 | WARN_ON(!to_req); | |
b4716185 CW |
3220 | |
3221 | if (seqno <= from->semaphore.sync_seqno[idx]) | |
3222 | return 0; | |
3223 | ||
91af127f | 3224 | if (*to_req == NULL) { |
26827088 DG |
3225 | struct drm_i915_gem_request *req; |
3226 | ||
3227 | req = i915_gem_request_alloc(to, NULL); | |
3228 | if (IS_ERR(req)) | |
3229 | return PTR_ERR(req); | |
3230 | ||
3231 | *to_req = req; | |
91af127f JH |
3232 | } |
3233 | ||
599d924c JH |
3234 | trace_i915_gem_ring_sync_to(*to_req, from, from_req); |
3235 | ret = to->semaphore.sync_to(*to_req, from, seqno); | |
b4716185 CW |
3236 | if (ret) |
3237 | return ret; | |
3238 | ||
3239 | /* We use last_read_req because sync_to() | |
3240 | * might have just caused seqno wrap under | |
3241 | * the radar. | |
3242 | */ | |
3243 | from->semaphore.sync_seqno[idx] = | |
3244 | i915_gem_request_get_seqno(obj->last_read_req[from->id]); | |
3245 | } | |
3246 | ||
3247 | return 0; | |
3248 | } | |
3249 | ||
5816d648 BW |
3250 | /** |
3251 | * i915_gem_object_sync - sync an object to a ring. | |
3252 | * | |
3253 | * @obj: object which may be in use on another ring. | |
3254 | * @to: ring we wish to use the object on. May be NULL. | |
91af127f JH |
3255 | * @to_req: request we wish to use the object for. See below. |
3256 | * This will be allocated and returned if a request is | |
3257 | * required but not passed in. | |
5816d648 BW |
3258 | * |
3259 | * This code is meant to abstract object synchronization with the GPU. | |
3260 | * Calling with NULL implies synchronizing the object with the CPU | |
b4716185 | 3261 | * rather than a particular GPU ring. Conceptually we serialise writes |
91af127f | 3262 | * between engines inside the GPU. We only allow one engine to write |
b4716185 CW |
3263 | * into a buffer at any time, but multiple readers. To ensure each has |
3264 | * a coherent view of memory, we must: | |
3265 | * | |
3266 | * - If there is an outstanding write request to the object, the new | |
3267 | * request must wait for it to complete (either CPU or in hw, requests | |
3268 | * on the same ring will be naturally ordered). | |
3269 | * | |
3270 | * - If we are a write request (pending_write_domain is set), the new | |
3271 | * request must wait for outstanding read requests to complete. | |
5816d648 | 3272 | * |
91af127f JH |
3273 | * For CPU synchronisation (NULL to) no request is required. For syncing with |
3274 | * rings to_req must be non-NULL. However, a request does not have to be | |
3275 | * pre-allocated. If *to_req is NULL and sync commands will be emitted then a | |
3276 | * request will be allocated automatically and returned through *to_req. Note | |
3277 | * that it is not guaranteed that commands will be emitted (because the system | |
3278 | * might already be idle). Hence there is no need to create a request that | |
3279 | * might never have any work submitted. Note further that if a request is | |
3280 | * returned in *to_req, it is the responsibility of the caller to submit | |
3281 | * that request (after potentially adding more work to it). | |
3282 | * | |
5816d648 BW |
3283 | * Returns 0 if successful, else propagates up the lower layer error. |
3284 | */ | |
2911a35b BW |
3285 | int |
3286 | i915_gem_object_sync(struct drm_i915_gem_object *obj, | |
91af127f JH |
3287 | struct intel_engine_cs *to, |
3288 | struct drm_i915_gem_request **to_req) | |
2911a35b | 3289 | { |
b4716185 | 3290 | const bool readonly = obj->base.pending_write_domain == 0; |
666796da | 3291 | struct drm_i915_gem_request *req[I915_NUM_ENGINES]; |
b4716185 | 3292 | int ret, i, n; |
41c52415 | 3293 | |
b4716185 | 3294 | if (!obj->active) |
2911a35b BW |
3295 | return 0; |
3296 | ||
b4716185 CW |
3297 | if (to == NULL) |
3298 | return i915_gem_object_wait_rendering(obj, readonly); | |
2911a35b | 3299 | |
b4716185 CW |
3300 | n = 0; |
3301 | if (readonly) { | |
3302 | if (obj->last_write_req) | |
3303 | req[n++] = obj->last_write_req; | |
3304 | } else { | |
666796da | 3305 | for (i = 0; i < I915_NUM_ENGINES; i++) |
b4716185 CW |
3306 | if (obj->last_read_req[i]) |
3307 | req[n++] = obj->last_read_req[i]; | |
3308 | } | |
3309 | for (i = 0; i < n; i++) { | |
91af127f | 3310 | ret = __i915_gem_object_sync(obj, to, req[i], to_req); |
b4716185 CW |
3311 | if (ret) |
3312 | return ret; | |
3313 | } | |
2911a35b | 3314 | |
b4716185 | 3315 | return 0; |
2911a35b BW |
3316 | } |
3317 | ||
b5ffc9bc CW |
3318 | static void i915_gem_object_finish_gtt(struct drm_i915_gem_object *obj) |
3319 | { | |
3320 | u32 old_write_domain, old_read_domains; | |
3321 | ||
b5ffc9bc CW |
3322 | /* Force a pagefault for domain tracking on next user access */ |
3323 | i915_gem_release_mmap(obj); | |
3324 | ||
b97c3d9c KP |
3325 | if ((obj->base.read_domains & I915_GEM_DOMAIN_GTT) == 0) |
3326 | return; | |
3327 | ||
b5ffc9bc CW |
3328 | old_read_domains = obj->base.read_domains; |
3329 | old_write_domain = obj->base.write_domain; | |
3330 | ||
3331 | obj->base.read_domains &= ~I915_GEM_DOMAIN_GTT; | |
3332 | obj->base.write_domain &= ~I915_GEM_DOMAIN_GTT; | |
3333 | ||
3334 | trace_i915_gem_object_change_domain(obj, | |
3335 | old_read_domains, | |
3336 | old_write_domain); | |
3337 | } | |
3338 | ||
8ef8561f CW |
3339 | static void __i915_vma_iounmap(struct i915_vma *vma) |
3340 | { | |
3341 | GEM_BUG_ON(vma->pin_count); | |
3342 | ||
3343 | if (vma->iomap == NULL) | |
3344 | return; | |
3345 | ||
3346 | io_mapping_unmap(vma->iomap); | |
3347 | vma->iomap = NULL; | |
3348 | } | |
3349 | ||
e9f24d5f | 3350 | static int __i915_vma_unbind(struct i915_vma *vma, bool wait) |
673a394b | 3351 | { |
07fe0b12 | 3352 | struct drm_i915_gem_object *obj = vma->obj; |
3e31c6c0 | 3353 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
43e28f09 | 3354 | int ret; |
673a394b | 3355 | |
1c7f4bca | 3356 | if (list_empty(&vma->obj_link)) |
673a394b EA |
3357 | return 0; |
3358 | ||
0ff501cb DV |
3359 | if (!drm_mm_node_allocated(&vma->node)) { |
3360 | i915_gem_vma_destroy(vma); | |
0ff501cb DV |
3361 | return 0; |
3362 | } | |
433544bd | 3363 | |
d7f46fc4 | 3364 | if (vma->pin_count) |
31d8d651 | 3365 | return -EBUSY; |
673a394b | 3366 | |
c4670ad0 CW |
3367 | BUG_ON(obj->pages == NULL); |
3368 | ||
e9f24d5f TU |
3369 | if (wait) { |
3370 | ret = i915_gem_object_wait_rendering(obj, false); | |
3371 | if (ret) | |
3372 | return ret; | |
3373 | } | |
a8198eea | 3374 | |
596c5923 | 3375 | if (vma->is_ggtt && vma->ggtt_view.type == I915_GGTT_VIEW_NORMAL) { |
8b1bc9b4 | 3376 | i915_gem_object_finish_gtt(obj); |
5323fd04 | 3377 | |
8b1bc9b4 DV |
3378 | /* release the fence reg _after_ flushing */ |
3379 | ret = i915_gem_object_put_fence(obj); | |
3380 | if (ret) | |
3381 | return ret; | |
8ef8561f CW |
3382 | |
3383 | __i915_vma_iounmap(vma); | |
8b1bc9b4 | 3384 | } |
96b47b65 | 3385 | |
07fe0b12 | 3386 | trace_i915_vma_unbind(vma); |
db53a302 | 3387 | |
777dc5bb | 3388 | vma->vm->unbind_vma(vma); |
5e562f1d | 3389 | vma->bound = 0; |
6f65e29a | 3390 | |
1c7f4bca | 3391 | list_del_init(&vma->vm_link); |
596c5923 | 3392 | if (vma->is_ggtt) { |
fe14d5f4 TU |
3393 | if (vma->ggtt_view.type == I915_GGTT_VIEW_NORMAL) { |
3394 | obj->map_and_fenceable = false; | |
3395 | } else if (vma->ggtt_view.pages) { | |
3396 | sg_free_table(vma->ggtt_view.pages); | |
3397 | kfree(vma->ggtt_view.pages); | |
fe14d5f4 | 3398 | } |
016a65a3 | 3399 | vma->ggtt_view.pages = NULL; |
fe14d5f4 | 3400 | } |
673a394b | 3401 | |
2f633156 BW |
3402 | drm_mm_remove_node(&vma->node); |
3403 | i915_gem_vma_destroy(vma); | |
3404 | ||
3405 | /* Since the unbound list is global, only move to that list if | |
b93dab6e | 3406 | * no more VMAs exist. */ |
e2273302 | 3407 | if (list_empty(&obj->vma_list)) |
2f633156 | 3408 | list_move_tail(&obj->global_list, &dev_priv->mm.unbound_list); |
673a394b | 3409 | |
70903c3b CW |
3410 | /* And finally now the object is completely decoupled from this vma, |
3411 | * we can drop its hold on the backing storage and allow it to be | |
3412 | * reaped by the shrinker. | |
3413 | */ | |
3414 | i915_gem_object_unpin_pages(obj); | |
3415 | ||
88241785 | 3416 | return 0; |
54cf91dc CW |
3417 | } |
3418 | ||
e9f24d5f TU |
3419 | int i915_vma_unbind(struct i915_vma *vma) |
3420 | { | |
3421 | return __i915_vma_unbind(vma, true); | |
3422 | } | |
3423 | ||
3424 | int __i915_vma_unbind_no_wait(struct i915_vma *vma) | |
3425 | { | |
3426 | return __i915_vma_unbind(vma, false); | |
3427 | } | |
3428 | ||
b2da9fe5 | 3429 | int i915_gpu_idle(struct drm_device *dev) |
4df2faf4 | 3430 | { |
3e31c6c0 | 3431 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 3432 | struct intel_engine_cs *engine; |
b4ac5afc | 3433 | int ret; |
4df2faf4 | 3434 | |
4df2faf4 | 3435 | /* Flush everything onto the inactive list. */ |
b4ac5afc | 3436 | for_each_engine(engine, dev_priv) { |
ecdb5fd8 | 3437 | if (!i915.enable_execlists) { |
73cfa865 JH |
3438 | struct drm_i915_gem_request *req; |
3439 | ||
e2f80391 | 3440 | req = i915_gem_request_alloc(engine, NULL); |
26827088 DG |
3441 | if (IS_ERR(req)) |
3442 | return PTR_ERR(req); | |
73cfa865 | 3443 | |
ba01cc93 | 3444 | ret = i915_switch_context(req); |
75289874 | 3445 | i915_add_request_no_flush(req); |
aa9b7810 CW |
3446 | if (ret) |
3447 | return ret; | |
ecdb5fd8 | 3448 | } |
b6c7488d | 3449 | |
666796da | 3450 | ret = intel_engine_idle(engine); |
1ec14ad3 CW |
3451 | if (ret) |
3452 | return ret; | |
3453 | } | |
4df2faf4 | 3454 | |
b4716185 | 3455 | WARN_ON(i915_verify_lists(dev)); |
8a1a49f9 | 3456 | return 0; |
4df2faf4 DV |
3457 | } |
3458 | ||
4144f9b5 | 3459 | static bool i915_gem_valid_gtt_space(struct i915_vma *vma, |
42d6ab48 CW |
3460 | unsigned long cache_level) |
3461 | { | |
4144f9b5 | 3462 | struct drm_mm_node *gtt_space = &vma->node; |
42d6ab48 CW |
3463 | struct drm_mm_node *other; |
3464 | ||
4144f9b5 CW |
3465 | /* |
3466 | * On some machines we have to be careful when putting differing types | |
3467 | * of snoopable memory together to avoid the prefetcher crossing memory | |
3468 | * domains and dying. During vm initialisation, we decide whether or not | |
3469 | * these constraints apply and set the drm_mm.color_adjust | |
3470 | * appropriately. | |
42d6ab48 | 3471 | */ |
4144f9b5 | 3472 | if (vma->vm->mm.color_adjust == NULL) |
42d6ab48 CW |
3473 | return true; |
3474 | ||
c6cfb325 | 3475 | if (!drm_mm_node_allocated(gtt_space)) |
42d6ab48 CW |
3476 | return true; |
3477 | ||
3478 | if (list_empty(>t_space->node_list)) | |
3479 | return true; | |
3480 | ||
3481 | other = list_entry(gtt_space->node_list.prev, struct drm_mm_node, node_list); | |
3482 | if (other->allocated && !other->hole_follows && other->color != cache_level) | |
3483 | return false; | |
3484 | ||
3485 | other = list_entry(gtt_space->node_list.next, struct drm_mm_node, node_list); | |
3486 | if (other->allocated && !gtt_space->hole_follows && other->color != cache_level) | |
3487 | return false; | |
3488 | ||
3489 | return true; | |
3490 | } | |
3491 | ||
673a394b | 3492 | /** |
91e6711e JL |
3493 | * Finds free space in the GTT aperture and binds the object or a view of it |
3494 | * there. | |
673a394b | 3495 | */ |
262de145 | 3496 | static struct i915_vma * |
07fe0b12 BW |
3497 | i915_gem_object_bind_to_vm(struct drm_i915_gem_object *obj, |
3498 | struct i915_address_space *vm, | |
ec7adb6e | 3499 | const struct i915_ggtt_view *ggtt_view, |
07fe0b12 | 3500 | unsigned alignment, |
ec7adb6e | 3501 | uint64_t flags) |
673a394b | 3502 | { |
05394f39 | 3503 | struct drm_device *dev = obj->base.dev; |
72e96d64 JL |
3504 | struct drm_i915_private *dev_priv = to_i915(dev); |
3505 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
65bd342f | 3506 | u32 fence_alignment, unfenced_alignment; |
101b506a MT |
3507 | u32 search_flag, alloc_flag; |
3508 | u64 start, end; | |
65bd342f | 3509 | u64 size, fence_size; |
2f633156 | 3510 | struct i915_vma *vma; |
07f73f69 | 3511 | int ret; |
673a394b | 3512 | |
91e6711e JL |
3513 | if (i915_is_ggtt(vm)) { |
3514 | u32 view_size; | |
3515 | ||
3516 | if (WARN_ON(!ggtt_view)) | |
3517 | return ERR_PTR(-EINVAL); | |
ec7adb6e | 3518 | |
91e6711e JL |
3519 | view_size = i915_ggtt_view_size(obj, ggtt_view); |
3520 | ||
3521 | fence_size = i915_gem_get_gtt_size(dev, | |
3522 | view_size, | |
3523 | obj->tiling_mode); | |
3524 | fence_alignment = i915_gem_get_gtt_alignment(dev, | |
3525 | view_size, | |
3526 | obj->tiling_mode, | |
3527 | true); | |
3528 | unfenced_alignment = i915_gem_get_gtt_alignment(dev, | |
3529 | view_size, | |
3530 | obj->tiling_mode, | |
3531 | false); | |
3532 | size = flags & PIN_MAPPABLE ? fence_size : view_size; | |
3533 | } else { | |
3534 | fence_size = i915_gem_get_gtt_size(dev, | |
3535 | obj->base.size, | |
3536 | obj->tiling_mode); | |
3537 | fence_alignment = i915_gem_get_gtt_alignment(dev, | |
3538 | obj->base.size, | |
3539 | obj->tiling_mode, | |
3540 | true); | |
3541 | unfenced_alignment = | |
3542 | i915_gem_get_gtt_alignment(dev, | |
3543 | obj->base.size, | |
3544 | obj->tiling_mode, | |
3545 | false); | |
3546 | size = flags & PIN_MAPPABLE ? fence_size : obj->base.size; | |
3547 | } | |
a00b10c3 | 3548 | |
101b506a MT |
3549 | start = flags & PIN_OFFSET_BIAS ? flags & PIN_OFFSET_MASK : 0; |
3550 | end = vm->total; | |
3551 | if (flags & PIN_MAPPABLE) | |
72e96d64 | 3552 | end = min_t(u64, end, ggtt->mappable_end); |
101b506a | 3553 | if (flags & PIN_ZONE_4G) |
48ea1e32 | 3554 | end = min_t(u64, end, (1ULL << 32) - PAGE_SIZE); |
101b506a | 3555 | |
673a394b | 3556 | if (alignment == 0) |
1ec9e26d | 3557 | alignment = flags & PIN_MAPPABLE ? fence_alignment : |
5e783301 | 3558 | unfenced_alignment; |
1ec9e26d | 3559 | if (flags & PIN_MAPPABLE && alignment & (fence_alignment - 1)) { |
91e6711e JL |
3560 | DRM_DEBUG("Invalid object (view type=%u) alignment requested %u\n", |
3561 | ggtt_view ? ggtt_view->type : 0, | |
3562 | alignment); | |
262de145 | 3563 | return ERR_PTR(-EINVAL); |
673a394b EA |
3564 | } |
3565 | ||
91e6711e JL |
3566 | /* If binding the object/GGTT view requires more space than the entire |
3567 | * aperture has, reject it early before evicting everything in a vain | |
3568 | * attempt to find space. | |
654fc607 | 3569 | */ |
91e6711e | 3570 | if (size > end) { |
65bd342f | 3571 | DRM_DEBUG("Attempting to bind an object (view type=%u) larger than the aperture: size=%llu > %s aperture=%llu\n", |
91e6711e JL |
3572 | ggtt_view ? ggtt_view->type : 0, |
3573 | size, | |
1ec9e26d | 3574 | flags & PIN_MAPPABLE ? "mappable" : "total", |
d23db88c | 3575 | end); |
262de145 | 3576 | return ERR_PTR(-E2BIG); |
654fc607 CW |
3577 | } |
3578 | ||
37e680a1 | 3579 | ret = i915_gem_object_get_pages(obj); |
6c085a72 | 3580 | if (ret) |
262de145 | 3581 | return ERR_PTR(ret); |
6c085a72 | 3582 | |
fbdda6fb CW |
3583 | i915_gem_object_pin_pages(obj); |
3584 | ||
ec7adb6e JL |
3585 | vma = ggtt_view ? i915_gem_obj_lookup_or_create_ggtt_vma(obj, ggtt_view) : |
3586 | i915_gem_obj_lookup_or_create_vma(obj, vm); | |
3587 | ||
262de145 | 3588 | if (IS_ERR(vma)) |
bc6bc15b | 3589 | goto err_unpin; |
2f633156 | 3590 | |
506a8e87 CW |
3591 | if (flags & PIN_OFFSET_FIXED) { |
3592 | uint64_t offset = flags & PIN_OFFSET_MASK; | |
3593 | ||
3594 | if (offset & (alignment - 1) || offset + size > end) { | |
3595 | ret = -EINVAL; | |
3596 | goto err_free_vma; | |
3597 | } | |
3598 | vma->node.start = offset; | |
3599 | vma->node.size = size; | |
3600 | vma->node.color = obj->cache_level; | |
3601 | ret = drm_mm_reserve_node(&vm->mm, &vma->node); | |
3602 | if (ret) { | |
3603 | ret = i915_gem_evict_for_vma(vma); | |
3604 | if (ret == 0) | |
3605 | ret = drm_mm_reserve_node(&vm->mm, &vma->node); | |
3606 | } | |
3607 | if (ret) | |
3608 | goto err_free_vma; | |
101b506a | 3609 | } else { |
506a8e87 CW |
3610 | if (flags & PIN_HIGH) { |
3611 | search_flag = DRM_MM_SEARCH_BELOW; | |
3612 | alloc_flag = DRM_MM_CREATE_TOP; | |
3613 | } else { | |
3614 | search_flag = DRM_MM_SEARCH_DEFAULT; | |
3615 | alloc_flag = DRM_MM_CREATE_DEFAULT; | |
3616 | } | |
101b506a | 3617 | |
0a9ae0d7 | 3618 | search_free: |
506a8e87 CW |
3619 | ret = drm_mm_insert_node_in_range_generic(&vm->mm, &vma->node, |
3620 | size, alignment, | |
3621 | obj->cache_level, | |
3622 | start, end, | |
3623 | search_flag, | |
3624 | alloc_flag); | |
3625 | if (ret) { | |
3626 | ret = i915_gem_evict_something(dev, vm, size, alignment, | |
3627 | obj->cache_level, | |
3628 | start, end, | |
3629 | flags); | |
3630 | if (ret == 0) | |
3631 | goto search_free; | |
9731129c | 3632 | |
506a8e87 CW |
3633 | goto err_free_vma; |
3634 | } | |
673a394b | 3635 | } |
4144f9b5 | 3636 | if (WARN_ON(!i915_gem_valid_gtt_space(vma, obj->cache_level))) { |
2f633156 | 3637 | ret = -EINVAL; |
bc6bc15b | 3638 | goto err_remove_node; |
673a394b EA |
3639 | } |
3640 | ||
fe14d5f4 | 3641 | trace_i915_vma_bind(vma, flags); |
0875546c | 3642 | ret = i915_vma_bind(vma, obj->cache_level, flags); |
fe14d5f4 | 3643 | if (ret) |
e2273302 | 3644 | goto err_remove_node; |
fe14d5f4 | 3645 | |
35c20a60 | 3646 | list_move_tail(&obj->global_list, &dev_priv->mm.bound_list); |
1c7f4bca | 3647 | list_add_tail(&vma->vm_link, &vm->inactive_list); |
bf1a1092 | 3648 | |
262de145 | 3649 | return vma; |
2f633156 | 3650 | |
bc6bc15b | 3651 | err_remove_node: |
6286ef9b | 3652 | drm_mm_remove_node(&vma->node); |
bc6bc15b | 3653 | err_free_vma: |
2f633156 | 3654 | i915_gem_vma_destroy(vma); |
262de145 | 3655 | vma = ERR_PTR(ret); |
bc6bc15b | 3656 | err_unpin: |
2f633156 | 3657 | i915_gem_object_unpin_pages(obj); |
262de145 | 3658 | return vma; |
673a394b EA |
3659 | } |
3660 | ||
000433b6 | 3661 | bool |
2c22569b CW |
3662 | i915_gem_clflush_object(struct drm_i915_gem_object *obj, |
3663 | bool force) | |
673a394b | 3664 | { |
673a394b EA |
3665 | /* If we don't have a page list set up, then we're not pinned |
3666 | * to GPU, and we can ignore the cache flush because it'll happen | |
3667 | * again at bind time. | |
3668 | */ | |
05394f39 | 3669 | if (obj->pages == NULL) |
000433b6 | 3670 | return false; |
673a394b | 3671 | |
769ce464 ID |
3672 | /* |
3673 | * Stolen memory is always coherent with the GPU as it is explicitly | |
3674 | * marked as wc by the system, or the system is cache-coherent. | |
3675 | */ | |
6a2c4232 | 3676 | if (obj->stolen || obj->phys_handle) |
000433b6 | 3677 | return false; |
769ce464 | 3678 | |
9c23f7fc CW |
3679 | /* If the GPU is snooping the contents of the CPU cache, |
3680 | * we do not need to manually clear the CPU cache lines. However, | |
3681 | * the caches are only snooped when the render cache is | |
3682 | * flushed/invalidated. As we always have to emit invalidations | |
3683 | * and flushes when moving into and out of the RENDER domain, correct | |
3684 | * snooping behaviour occurs naturally as the result of our domain | |
3685 | * tracking. | |
3686 | */ | |
0f71979a CW |
3687 | if (!force && cpu_cache_is_coherent(obj->base.dev, obj->cache_level)) { |
3688 | obj->cache_dirty = true; | |
000433b6 | 3689 | return false; |
0f71979a | 3690 | } |
9c23f7fc | 3691 | |
1c5d22f7 | 3692 | trace_i915_gem_object_clflush(obj); |
9da3da66 | 3693 | drm_clflush_sg(obj->pages); |
0f71979a | 3694 | obj->cache_dirty = false; |
000433b6 CW |
3695 | |
3696 | return true; | |
e47c68e9 EA |
3697 | } |
3698 | ||
3699 | /** Flushes the GTT write domain for the object if it's dirty. */ | |
3700 | static void | |
05394f39 | 3701 | i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object *obj) |
e47c68e9 | 3702 | { |
1c5d22f7 CW |
3703 | uint32_t old_write_domain; |
3704 | ||
05394f39 | 3705 | if (obj->base.write_domain != I915_GEM_DOMAIN_GTT) |
e47c68e9 EA |
3706 | return; |
3707 | ||
63256ec5 | 3708 | /* No actual flushing is required for the GTT write domain. Writes |
e47c68e9 EA |
3709 | * to it immediately go to main memory as far as we know, so there's |
3710 | * no chipset flush. It also doesn't land in render cache. | |
63256ec5 CW |
3711 | * |
3712 | * However, we do have to enforce the order so that all writes through | |
3713 | * the GTT land before any writes to the device, such as updates to | |
3714 | * the GATT itself. | |
e47c68e9 | 3715 | */ |
63256ec5 CW |
3716 | wmb(); |
3717 | ||
05394f39 CW |
3718 | old_write_domain = obj->base.write_domain; |
3719 | obj->base.write_domain = 0; | |
1c5d22f7 | 3720 | |
de152b62 | 3721 | intel_fb_obj_flush(obj, false, ORIGIN_GTT); |
f99d7069 | 3722 | |
1c5d22f7 | 3723 | trace_i915_gem_object_change_domain(obj, |
05394f39 | 3724 | obj->base.read_domains, |
1c5d22f7 | 3725 | old_write_domain); |
e47c68e9 EA |
3726 | } |
3727 | ||
3728 | /** Flushes the CPU write domain for the object if it's dirty. */ | |
3729 | static void | |
e62b59e4 | 3730 | i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object *obj) |
e47c68e9 | 3731 | { |
1c5d22f7 | 3732 | uint32_t old_write_domain; |
e47c68e9 | 3733 | |
05394f39 | 3734 | if (obj->base.write_domain != I915_GEM_DOMAIN_CPU) |
e47c68e9 EA |
3735 | return; |
3736 | ||
e62b59e4 | 3737 | if (i915_gem_clflush_object(obj, obj->pin_display)) |
000433b6 CW |
3738 | i915_gem_chipset_flush(obj->base.dev); |
3739 | ||
05394f39 CW |
3740 | old_write_domain = obj->base.write_domain; |
3741 | obj->base.write_domain = 0; | |
1c5d22f7 | 3742 | |
de152b62 | 3743 | intel_fb_obj_flush(obj, false, ORIGIN_CPU); |
f99d7069 | 3744 | |
1c5d22f7 | 3745 | trace_i915_gem_object_change_domain(obj, |
05394f39 | 3746 | obj->base.read_domains, |
1c5d22f7 | 3747 | old_write_domain); |
e47c68e9 EA |
3748 | } |
3749 | ||
2ef7eeaa EA |
3750 | /** |
3751 | * Moves a single object to the GTT read, and possibly write domain. | |
3752 | * | |
3753 | * This function returns when the move is complete, including waiting on | |
3754 | * flushes to occur. | |
3755 | */ | |
79e53945 | 3756 | int |
2021746e | 3757 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, bool write) |
2ef7eeaa | 3758 | { |
72e96d64 JL |
3759 | struct drm_device *dev = obj->base.dev; |
3760 | struct drm_i915_private *dev_priv = to_i915(dev); | |
3761 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
1c5d22f7 | 3762 | uint32_t old_write_domain, old_read_domains; |
43566ded | 3763 | struct i915_vma *vma; |
e47c68e9 | 3764 | int ret; |
2ef7eeaa | 3765 | |
8d7e3de1 CW |
3766 | if (obj->base.write_domain == I915_GEM_DOMAIN_GTT) |
3767 | return 0; | |
3768 | ||
0201f1ec | 3769 | ret = i915_gem_object_wait_rendering(obj, !write); |
88241785 CW |
3770 | if (ret) |
3771 | return ret; | |
3772 | ||
43566ded CW |
3773 | /* Flush and acquire obj->pages so that we are coherent through |
3774 | * direct access in memory with previous cached writes through | |
3775 | * shmemfs and that our cache domain tracking remains valid. | |
3776 | * For example, if the obj->filp was moved to swap without us | |
3777 | * being notified and releasing the pages, we would mistakenly | |
3778 | * continue to assume that the obj remained out of the CPU cached | |
3779 | * domain. | |
3780 | */ | |
3781 | ret = i915_gem_object_get_pages(obj); | |
3782 | if (ret) | |
3783 | return ret; | |
3784 | ||
e62b59e4 | 3785 | i915_gem_object_flush_cpu_write_domain(obj); |
1c5d22f7 | 3786 | |
d0a57789 CW |
3787 | /* Serialise direct access to this object with the barriers for |
3788 | * coherent writes from the GPU, by effectively invalidating the | |
3789 | * GTT domain upon first access. | |
3790 | */ | |
3791 | if ((obj->base.read_domains & I915_GEM_DOMAIN_GTT) == 0) | |
3792 | mb(); | |
3793 | ||
05394f39 CW |
3794 | old_write_domain = obj->base.write_domain; |
3795 | old_read_domains = obj->base.read_domains; | |
1c5d22f7 | 3796 | |
e47c68e9 EA |
3797 | /* It should now be out of any other write domains, and we can update |
3798 | * the domain values for our changes. | |
3799 | */ | |
05394f39 CW |
3800 | BUG_ON((obj->base.write_domain & ~I915_GEM_DOMAIN_GTT) != 0); |
3801 | obj->base.read_domains |= I915_GEM_DOMAIN_GTT; | |
e47c68e9 | 3802 | if (write) { |
05394f39 CW |
3803 | obj->base.read_domains = I915_GEM_DOMAIN_GTT; |
3804 | obj->base.write_domain = I915_GEM_DOMAIN_GTT; | |
3805 | obj->dirty = 1; | |
2ef7eeaa EA |
3806 | } |
3807 | ||
1c5d22f7 CW |
3808 | trace_i915_gem_object_change_domain(obj, |
3809 | old_read_domains, | |
3810 | old_write_domain); | |
3811 | ||
8325a09d | 3812 | /* And bump the LRU for this access */ |
43566ded CW |
3813 | vma = i915_gem_obj_to_ggtt(obj); |
3814 | if (vma && drm_mm_node_allocated(&vma->node) && !obj->active) | |
1c7f4bca | 3815 | list_move_tail(&vma->vm_link, |
72e96d64 | 3816 | &ggtt->base.inactive_list); |
8325a09d | 3817 | |
e47c68e9 EA |
3818 | return 0; |
3819 | } | |
3820 | ||
ef55f92a CW |
3821 | /** |
3822 | * Changes the cache-level of an object across all VMA. | |
3823 | * | |
3824 | * After this function returns, the object will be in the new cache-level | |
3825 | * across all GTT and the contents of the backing storage will be coherent, | |
3826 | * with respect to the new cache-level. In order to keep the backing storage | |
3827 | * coherent for all users, we only allow a single cache level to be set | |
3828 | * globally on the object and prevent it from being changed whilst the | |
3829 | * hardware is reading from the object. That is if the object is currently | |
3830 | * on the scanout it will be set to uncached (or equivalent display | |
3831 | * cache coherency) and all non-MOCS GPU access will also be uncached so | |
3832 | * that all direct access to the scanout remains coherent. | |
3833 | */ | |
e4ffd173 CW |
3834 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
3835 | enum i915_cache_level cache_level) | |
3836 | { | |
7bddb01f | 3837 | struct drm_device *dev = obj->base.dev; |
df6f783a | 3838 | struct i915_vma *vma, *next; |
ef55f92a | 3839 | bool bound = false; |
ed75a55b | 3840 | int ret = 0; |
e4ffd173 CW |
3841 | |
3842 | if (obj->cache_level == cache_level) | |
ed75a55b | 3843 | goto out; |
e4ffd173 | 3844 | |
ef55f92a CW |
3845 | /* Inspect the list of currently bound VMA and unbind any that would |
3846 | * be invalid given the new cache-level. This is principally to | |
3847 | * catch the issue of the CS prefetch crossing page boundaries and | |
3848 | * reading an invalid PTE on older architectures. | |
3849 | */ | |
1c7f4bca | 3850 | list_for_each_entry_safe(vma, next, &obj->vma_list, obj_link) { |
ef55f92a CW |
3851 | if (!drm_mm_node_allocated(&vma->node)) |
3852 | continue; | |
3853 | ||
3854 | if (vma->pin_count) { | |
3855 | DRM_DEBUG("can not change the cache level of pinned objects\n"); | |
3856 | return -EBUSY; | |
3857 | } | |
3858 | ||
4144f9b5 | 3859 | if (!i915_gem_valid_gtt_space(vma, cache_level)) { |
07fe0b12 | 3860 | ret = i915_vma_unbind(vma); |
3089c6f2 BW |
3861 | if (ret) |
3862 | return ret; | |
ef55f92a CW |
3863 | } else |
3864 | bound = true; | |
42d6ab48 CW |
3865 | } |
3866 | ||
ef55f92a CW |
3867 | /* We can reuse the existing drm_mm nodes but need to change the |
3868 | * cache-level on the PTE. We could simply unbind them all and | |
3869 | * rebind with the correct cache-level on next use. However since | |
3870 | * we already have a valid slot, dma mapping, pages etc, we may as | |
3871 | * rewrite the PTE in the belief that doing so tramples upon less | |
3872 | * state and so involves less work. | |
3873 | */ | |
3874 | if (bound) { | |
3875 | /* Before we change the PTE, the GPU must not be accessing it. | |
3876 | * If we wait upon the object, we know that all the bound | |
3877 | * VMA are no longer active. | |
3878 | */ | |
2e2f351d | 3879 | ret = i915_gem_object_wait_rendering(obj, false); |
e4ffd173 CW |
3880 | if (ret) |
3881 | return ret; | |
3882 | ||
ef55f92a CW |
3883 | if (!HAS_LLC(dev) && cache_level != I915_CACHE_NONE) { |
3884 | /* Access to snoopable pages through the GTT is | |
3885 | * incoherent and on some machines causes a hard | |
3886 | * lockup. Relinquish the CPU mmaping to force | |
3887 | * userspace to refault in the pages and we can | |
3888 | * then double check if the GTT mapping is still | |
3889 | * valid for that pointer access. | |
3890 | */ | |
3891 | i915_gem_release_mmap(obj); | |
3892 | ||
3893 | /* As we no longer need a fence for GTT access, | |
3894 | * we can relinquish it now (and so prevent having | |
3895 | * to steal a fence from someone else on the next | |
3896 | * fence request). Note GPU activity would have | |
3897 | * dropped the fence as all snoopable access is | |
3898 | * supposed to be linear. | |
3899 | */ | |
e4ffd173 CW |
3900 | ret = i915_gem_object_put_fence(obj); |
3901 | if (ret) | |
3902 | return ret; | |
ef55f92a CW |
3903 | } else { |
3904 | /* We either have incoherent backing store and | |
3905 | * so no GTT access or the architecture is fully | |
3906 | * coherent. In such cases, existing GTT mmaps | |
3907 | * ignore the cache bit in the PTE and we can | |
3908 | * rewrite it without confusing the GPU or having | |
3909 | * to force userspace to fault back in its mmaps. | |
3910 | */ | |
e4ffd173 CW |
3911 | } |
3912 | ||
1c7f4bca | 3913 | list_for_each_entry(vma, &obj->vma_list, obj_link) { |
ef55f92a CW |
3914 | if (!drm_mm_node_allocated(&vma->node)) |
3915 | continue; | |
3916 | ||
3917 | ret = i915_vma_bind(vma, cache_level, PIN_UPDATE); | |
3918 | if (ret) | |
3919 | return ret; | |
3920 | } | |
e4ffd173 CW |
3921 | } |
3922 | ||
1c7f4bca | 3923 | list_for_each_entry(vma, &obj->vma_list, obj_link) |
2c22569b CW |
3924 | vma->node.color = cache_level; |
3925 | obj->cache_level = cache_level; | |
3926 | ||
ed75a55b | 3927 | out: |
ef55f92a CW |
3928 | /* Flush the dirty CPU caches to the backing storage so that the |
3929 | * object is now coherent at its new cache level (with respect | |
3930 | * to the access domain). | |
3931 | */ | |
0f71979a CW |
3932 | if (obj->cache_dirty && |
3933 | obj->base.write_domain != I915_GEM_DOMAIN_CPU && | |
3934 | cpu_write_needs_clflush(obj)) { | |
3935 | if (i915_gem_clflush_object(obj, true)) | |
3936 | i915_gem_chipset_flush(obj->base.dev); | |
e4ffd173 CW |
3937 | } |
3938 | ||
e4ffd173 CW |
3939 | return 0; |
3940 | } | |
3941 | ||
199adf40 BW |
3942 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
3943 | struct drm_file *file) | |
e6994aee | 3944 | { |
199adf40 | 3945 | struct drm_i915_gem_caching *args = data; |
e6994aee | 3946 | struct drm_i915_gem_object *obj; |
e6994aee CW |
3947 | |
3948 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); | |
432be69d CW |
3949 | if (&obj->base == NULL) |
3950 | return -ENOENT; | |
e6994aee | 3951 | |
651d794f CW |
3952 | switch (obj->cache_level) { |
3953 | case I915_CACHE_LLC: | |
3954 | case I915_CACHE_L3_LLC: | |
3955 | args->caching = I915_CACHING_CACHED; | |
3956 | break; | |
3957 | ||
4257d3ba CW |
3958 | case I915_CACHE_WT: |
3959 | args->caching = I915_CACHING_DISPLAY; | |
3960 | break; | |
3961 | ||
651d794f CW |
3962 | default: |
3963 | args->caching = I915_CACHING_NONE; | |
3964 | break; | |
3965 | } | |
e6994aee | 3966 | |
432be69d CW |
3967 | drm_gem_object_unreference_unlocked(&obj->base); |
3968 | return 0; | |
e6994aee CW |
3969 | } |
3970 | ||
199adf40 BW |
3971 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, |
3972 | struct drm_file *file) | |
e6994aee | 3973 | { |
fd0fe6ac | 3974 | struct drm_i915_private *dev_priv = dev->dev_private; |
199adf40 | 3975 | struct drm_i915_gem_caching *args = data; |
e6994aee CW |
3976 | struct drm_i915_gem_object *obj; |
3977 | enum i915_cache_level level; | |
3978 | int ret; | |
3979 | ||
199adf40 BW |
3980 | switch (args->caching) { |
3981 | case I915_CACHING_NONE: | |
e6994aee CW |
3982 | level = I915_CACHE_NONE; |
3983 | break; | |
199adf40 | 3984 | case I915_CACHING_CACHED: |
e5756c10 ID |
3985 | /* |
3986 | * Due to a HW issue on BXT A stepping, GPU stores via a | |
3987 | * snooped mapping may leave stale data in a corresponding CPU | |
3988 | * cacheline, whereas normally such cachelines would get | |
3989 | * invalidated. | |
3990 | */ | |
ca377809 | 3991 | if (!HAS_LLC(dev) && !HAS_SNOOP(dev)) |
e5756c10 ID |
3992 | return -ENODEV; |
3993 | ||
e6994aee CW |
3994 | level = I915_CACHE_LLC; |
3995 | break; | |
4257d3ba CW |
3996 | case I915_CACHING_DISPLAY: |
3997 | level = HAS_WT(dev) ? I915_CACHE_WT : I915_CACHE_NONE; | |
3998 | break; | |
e6994aee CW |
3999 | default: |
4000 | return -EINVAL; | |
4001 | } | |
4002 | ||
fd0fe6ac ID |
4003 | intel_runtime_pm_get(dev_priv); |
4004 | ||
3bc2913e BW |
4005 | ret = i915_mutex_lock_interruptible(dev); |
4006 | if (ret) | |
fd0fe6ac | 4007 | goto rpm_put; |
3bc2913e | 4008 | |
e6994aee CW |
4009 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
4010 | if (&obj->base == NULL) { | |
4011 | ret = -ENOENT; | |
4012 | goto unlock; | |
4013 | } | |
4014 | ||
4015 | ret = i915_gem_object_set_cache_level(obj, level); | |
4016 | ||
4017 | drm_gem_object_unreference(&obj->base); | |
4018 | unlock: | |
4019 | mutex_unlock(&dev->struct_mutex); | |
fd0fe6ac ID |
4020 | rpm_put: |
4021 | intel_runtime_pm_put(dev_priv); | |
4022 | ||
e6994aee CW |
4023 | return ret; |
4024 | } | |
4025 | ||
b9241ea3 | 4026 | /* |
2da3b9b9 CW |
4027 | * Prepare buffer for display plane (scanout, cursors, etc). |
4028 | * Can be called from an uninterruptible phase (modesetting) and allows | |
4029 | * any flushes to be pipelined (for pageflips). | |
b9241ea3 ZW |
4030 | */ |
4031 | int | |
2da3b9b9 CW |
4032 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
4033 | u32 alignment, | |
e6617330 | 4034 | const struct i915_ggtt_view *view) |
b9241ea3 | 4035 | { |
2da3b9b9 | 4036 | u32 old_read_domains, old_write_domain; |
b9241ea3 ZW |
4037 | int ret; |
4038 | ||
cc98b413 CW |
4039 | /* Mark the pin_display early so that we account for the |
4040 | * display coherency whilst setting up the cache domains. | |
4041 | */ | |
8a0c39b1 | 4042 | obj->pin_display++; |
cc98b413 | 4043 | |
a7ef0640 EA |
4044 | /* The display engine is not coherent with the LLC cache on gen6. As |
4045 | * a result, we make sure that the pinning that is about to occur is | |
4046 | * done with uncached PTEs. This is lowest common denominator for all | |
4047 | * chipsets. | |
4048 | * | |
4049 | * However for gen6+, we could do better by using the GFDT bit instead | |
4050 | * of uncaching, which would allow us to flush all the LLC-cached data | |
4051 | * with that bit in the PTE to main memory with just one PIPE_CONTROL. | |
4052 | */ | |
651d794f CW |
4053 | ret = i915_gem_object_set_cache_level(obj, |
4054 | HAS_WT(obj->base.dev) ? I915_CACHE_WT : I915_CACHE_NONE); | |
a7ef0640 | 4055 | if (ret) |
cc98b413 | 4056 | goto err_unpin_display; |
a7ef0640 | 4057 | |
2da3b9b9 CW |
4058 | /* As the user may map the buffer once pinned in the display plane |
4059 | * (e.g. libkms for the bootup splash), we have to ensure that we | |
4060 | * always use map_and_fenceable for all scanout buffers. | |
4061 | */ | |
50470bb0 TU |
4062 | ret = i915_gem_object_ggtt_pin(obj, view, alignment, |
4063 | view->type == I915_GGTT_VIEW_NORMAL ? | |
4064 | PIN_MAPPABLE : 0); | |
2da3b9b9 | 4065 | if (ret) |
cc98b413 | 4066 | goto err_unpin_display; |
2da3b9b9 | 4067 | |
e62b59e4 | 4068 | i915_gem_object_flush_cpu_write_domain(obj); |
b118c1e3 | 4069 | |
2da3b9b9 | 4070 | old_write_domain = obj->base.write_domain; |
05394f39 | 4071 | old_read_domains = obj->base.read_domains; |
2da3b9b9 CW |
4072 | |
4073 | /* It should now be out of any other write domains, and we can update | |
4074 | * the domain values for our changes. | |
4075 | */ | |
e5f1d962 | 4076 | obj->base.write_domain = 0; |
05394f39 | 4077 | obj->base.read_domains |= I915_GEM_DOMAIN_GTT; |
b9241ea3 ZW |
4078 | |
4079 | trace_i915_gem_object_change_domain(obj, | |
4080 | old_read_domains, | |
2da3b9b9 | 4081 | old_write_domain); |
b9241ea3 ZW |
4082 | |
4083 | return 0; | |
cc98b413 CW |
4084 | |
4085 | err_unpin_display: | |
8a0c39b1 | 4086 | obj->pin_display--; |
cc98b413 CW |
4087 | return ret; |
4088 | } | |
4089 | ||
4090 | void | |
e6617330 TU |
4091 | i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj, |
4092 | const struct i915_ggtt_view *view) | |
cc98b413 | 4093 | { |
8a0c39b1 TU |
4094 | if (WARN_ON(obj->pin_display == 0)) |
4095 | return; | |
4096 | ||
e6617330 TU |
4097 | i915_gem_object_ggtt_unpin_view(obj, view); |
4098 | ||
8a0c39b1 | 4099 | obj->pin_display--; |
b9241ea3 ZW |
4100 | } |
4101 | ||
e47c68e9 EA |
4102 | /** |
4103 | * Moves a single object to the CPU read, and possibly write domain. | |
4104 | * | |
4105 | * This function returns when the move is complete, including waiting on | |
4106 | * flushes to occur. | |
4107 | */ | |
dabdfe02 | 4108 | int |
919926ae | 4109 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write) |
e47c68e9 | 4110 | { |
1c5d22f7 | 4111 | uint32_t old_write_domain, old_read_domains; |
e47c68e9 EA |
4112 | int ret; |
4113 | ||
8d7e3de1 CW |
4114 | if (obj->base.write_domain == I915_GEM_DOMAIN_CPU) |
4115 | return 0; | |
4116 | ||
0201f1ec | 4117 | ret = i915_gem_object_wait_rendering(obj, !write); |
88241785 CW |
4118 | if (ret) |
4119 | return ret; | |
4120 | ||
e47c68e9 | 4121 | i915_gem_object_flush_gtt_write_domain(obj); |
2ef7eeaa | 4122 | |
05394f39 CW |
4123 | old_write_domain = obj->base.write_domain; |
4124 | old_read_domains = obj->base.read_domains; | |
1c5d22f7 | 4125 | |
e47c68e9 | 4126 | /* Flush the CPU cache if it's still invalid. */ |
05394f39 | 4127 | if ((obj->base.read_domains & I915_GEM_DOMAIN_CPU) == 0) { |
2c22569b | 4128 | i915_gem_clflush_object(obj, false); |
2ef7eeaa | 4129 | |
05394f39 | 4130 | obj->base.read_domains |= I915_GEM_DOMAIN_CPU; |
2ef7eeaa EA |
4131 | } |
4132 | ||
4133 | /* It should now be out of any other write domains, and we can update | |
4134 | * the domain values for our changes. | |
4135 | */ | |
05394f39 | 4136 | BUG_ON((obj->base.write_domain & ~I915_GEM_DOMAIN_CPU) != 0); |
e47c68e9 EA |
4137 | |
4138 | /* If we're writing through the CPU, then the GPU read domains will | |
4139 | * need to be invalidated at next use. | |
4140 | */ | |
4141 | if (write) { | |
05394f39 CW |
4142 | obj->base.read_domains = I915_GEM_DOMAIN_CPU; |
4143 | obj->base.write_domain = I915_GEM_DOMAIN_CPU; | |
e47c68e9 | 4144 | } |
2ef7eeaa | 4145 | |
1c5d22f7 CW |
4146 | trace_i915_gem_object_change_domain(obj, |
4147 | old_read_domains, | |
4148 | old_write_domain); | |
4149 | ||
2ef7eeaa EA |
4150 | return 0; |
4151 | } | |
4152 | ||
673a394b EA |
4153 | /* Throttle our rendering by waiting until the ring has completed our requests |
4154 | * emitted over 20 msec ago. | |
4155 | * | |
b962442e EA |
4156 | * Note that if we were to use the current jiffies each time around the loop, |
4157 | * we wouldn't escape the function with any frames outstanding if the time to | |
4158 | * render a frame was over 20ms. | |
4159 | * | |
673a394b EA |
4160 | * This should get us reasonable parallelism between CPU and GPU but also |
4161 | * relatively low latency when blocking on a particular request to finish. | |
4162 | */ | |
40a5f0de | 4163 | static int |
f787a5f5 | 4164 | i915_gem_ring_throttle(struct drm_device *dev, struct drm_file *file) |
40a5f0de | 4165 | { |
f787a5f5 CW |
4166 | struct drm_i915_private *dev_priv = dev->dev_private; |
4167 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
d0bc54f2 | 4168 | unsigned long recent_enough = jiffies - DRM_I915_THROTTLE_JIFFIES; |
54fb2411 | 4169 | struct drm_i915_gem_request *request, *target = NULL; |
f787a5f5 | 4170 | int ret; |
93533c29 | 4171 | |
308887aa DV |
4172 | ret = i915_gem_wait_for_error(&dev_priv->gpu_error); |
4173 | if (ret) | |
4174 | return ret; | |
4175 | ||
f4457ae7 CW |
4176 | /* ABI: return -EIO if already wedged */ |
4177 | if (i915_terminally_wedged(&dev_priv->gpu_error)) | |
4178 | return -EIO; | |
e110e8d6 | 4179 | |
1c25595f | 4180 | spin_lock(&file_priv->mm.lock); |
f787a5f5 | 4181 | list_for_each_entry(request, &file_priv->mm.request_list, client_list) { |
b962442e EA |
4182 | if (time_after_eq(request->emitted_jiffies, recent_enough)) |
4183 | break; | |
40a5f0de | 4184 | |
fcfa423c JH |
4185 | /* |
4186 | * Note that the request might not have been submitted yet. | |
4187 | * In which case emitted_jiffies will be zero. | |
4188 | */ | |
4189 | if (!request->emitted_jiffies) | |
4190 | continue; | |
4191 | ||
54fb2411 | 4192 | target = request; |
b962442e | 4193 | } |
ff865885 JH |
4194 | if (target) |
4195 | i915_gem_request_reference(target); | |
1c25595f | 4196 | spin_unlock(&file_priv->mm.lock); |
40a5f0de | 4197 | |
54fb2411 | 4198 | if (target == NULL) |
f787a5f5 | 4199 | return 0; |
2bc43b5c | 4200 | |
299259a3 | 4201 | ret = __i915_wait_request(target, true, NULL, NULL); |
f787a5f5 CW |
4202 | if (ret == 0) |
4203 | queue_delayed_work(dev_priv->wq, &dev_priv->mm.retire_work, 0); | |
40a5f0de | 4204 | |
41037f9f | 4205 | i915_gem_request_unreference__unlocked(target); |
ff865885 | 4206 | |
40a5f0de EA |
4207 | return ret; |
4208 | } | |
4209 | ||
d23db88c CW |
4210 | static bool |
4211 | i915_vma_misplaced(struct i915_vma *vma, uint32_t alignment, uint64_t flags) | |
4212 | { | |
4213 | struct drm_i915_gem_object *obj = vma->obj; | |
4214 | ||
4215 | if (alignment && | |
4216 | vma->node.start & (alignment - 1)) | |
4217 | return true; | |
4218 | ||
4219 | if (flags & PIN_MAPPABLE && !obj->map_and_fenceable) | |
4220 | return true; | |
4221 | ||
4222 | if (flags & PIN_OFFSET_BIAS && | |
4223 | vma->node.start < (flags & PIN_OFFSET_MASK)) | |
4224 | return true; | |
4225 | ||
506a8e87 CW |
4226 | if (flags & PIN_OFFSET_FIXED && |
4227 | vma->node.start != (flags & PIN_OFFSET_MASK)) | |
4228 | return true; | |
4229 | ||
d23db88c CW |
4230 | return false; |
4231 | } | |
4232 | ||
d0710abb CW |
4233 | void __i915_vma_set_map_and_fenceable(struct i915_vma *vma) |
4234 | { | |
4235 | struct drm_i915_gem_object *obj = vma->obj; | |
4236 | bool mappable, fenceable; | |
4237 | u32 fence_size, fence_alignment; | |
4238 | ||
4239 | fence_size = i915_gem_get_gtt_size(obj->base.dev, | |
4240 | obj->base.size, | |
4241 | obj->tiling_mode); | |
4242 | fence_alignment = i915_gem_get_gtt_alignment(obj->base.dev, | |
4243 | obj->base.size, | |
4244 | obj->tiling_mode, | |
4245 | true); | |
4246 | ||
4247 | fenceable = (vma->node.size == fence_size && | |
4248 | (vma->node.start & (fence_alignment - 1)) == 0); | |
4249 | ||
4250 | mappable = (vma->node.start + fence_size <= | |
62106b4f | 4251 | to_i915(obj->base.dev)->ggtt.mappable_end); |
d0710abb CW |
4252 | |
4253 | obj->map_and_fenceable = mappable && fenceable; | |
4254 | } | |
4255 | ||
ec7adb6e JL |
4256 | static int |
4257 | i915_gem_object_do_pin(struct drm_i915_gem_object *obj, | |
4258 | struct i915_address_space *vm, | |
4259 | const struct i915_ggtt_view *ggtt_view, | |
4260 | uint32_t alignment, | |
4261 | uint64_t flags) | |
673a394b | 4262 | { |
6e7186af | 4263 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
07fe0b12 | 4264 | struct i915_vma *vma; |
ef79e17c | 4265 | unsigned bound; |
673a394b EA |
4266 | int ret; |
4267 | ||
6e7186af BW |
4268 | if (WARN_ON(vm == &dev_priv->mm.aliasing_ppgtt->base)) |
4269 | return -ENODEV; | |
4270 | ||
bf3d149b | 4271 | if (WARN_ON(flags & (PIN_GLOBAL | PIN_MAPPABLE) && !i915_is_ggtt(vm))) |
1ec9e26d | 4272 | return -EINVAL; |
07fe0b12 | 4273 | |
c826c449 CW |
4274 | if (WARN_ON((flags & (PIN_MAPPABLE | PIN_GLOBAL)) == PIN_MAPPABLE)) |
4275 | return -EINVAL; | |
4276 | ||
ec7adb6e JL |
4277 | if (WARN_ON(i915_is_ggtt(vm) != !!ggtt_view)) |
4278 | return -EINVAL; | |
4279 | ||
4280 | vma = ggtt_view ? i915_gem_obj_to_ggtt_view(obj, ggtt_view) : | |
4281 | i915_gem_obj_to_vma(obj, vm); | |
4282 | ||
07fe0b12 | 4283 | if (vma) { |
d7f46fc4 BW |
4284 | if (WARN_ON(vma->pin_count == DRM_I915_GEM_OBJECT_MAX_PIN_COUNT)) |
4285 | return -EBUSY; | |
4286 | ||
d23db88c | 4287 | if (i915_vma_misplaced(vma, alignment, flags)) { |
d7f46fc4 | 4288 | WARN(vma->pin_count, |
ec7adb6e | 4289 | "bo is already pinned in %s with incorrect alignment:" |
088e0df4 | 4290 | " offset=%08x %08x, req.alignment=%x, req.map_and_fenceable=%d," |
75e9e915 | 4291 | " obj->map_and_fenceable=%d\n", |
ec7adb6e | 4292 | ggtt_view ? "ggtt" : "ppgtt", |
088e0df4 MT |
4293 | upper_32_bits(vma->node.start), |
4294 | lower_32_bits(vma->node.start), | |
fe14d5f4 | 4295 | alignment, |
d23db88c | 4296 | !!(flags & PIN_MAPPABLE), |
05394f39 | 4297 | obj->map_and_fenceable); |
07fe0b12 | 4298 | ret = i915_vma_unbind(vma); |
ac0c6b5a CW |
4299 | if (ret) |
4300 | return ret; | |
8ea99c92 DV |
4301 | |
4302 | vma = NULL; | |
ac0c6b5a CW |
4303 | } |
4304 | } | |
4305 | ||
ef79e17c | 4306 | bound = vma ? vma->bound : 0; |
8ea99c92 | 4307 | if (vma == NULL || !drm_mm_node_allocated(&vma->node)) { |
ec7adb6e JL |
4308 | vma = i915_gem_object_bind_to_vm(obj, vm, ggtt_view, alignment, |
4309 | flags); | |
262de145 DV |
4310 | if (IS_ERR(vma)) |
4311 | return PTR_ERR(vma); | |
0875546c DV |
4312 | } else { |
4313 | ret = i915_vma_bind(vma, obj->cache_level, flags); | |
fe14d5f4 TU |
4314 | if (ret) |
4315 | return ret; | |
4316 | } | |
74898d7e | 4317 | |
91e6711e JL |
4318 | if (ggtt_view && ggtt_view->type == I915_GGTT_VIEW_NORMAL && |
4319 | (bound ^ vma->bound) & GLOBAL_BIND) { | |
d0710abb | 4320 | __i915_vma_set_map_and_fenceable(vma); |
91e6711e JL |
4321 | WARN_ON(flags & PIN_MAPPABLE && !obj->map_and_fenceable); |
4322 | } | |
ef79e17c | 4323 | |
8ea99c92 | 4324 | vma->pin_count++; |
673a394b EA |
4325 | return 0; |
4326 | } | |
4327 | ||
ec7adb6e JL |
4328 | int |
4329 | i915_gem_object_pin(struct drm_i915_gem_object *obj, | |
4330 | struct i915_address_space *vm, | |
4331 | uint32_t alignment, | |
4332 | uint64_t flags) | |
4333 | { | |
4334 | return i915_gem_object_do_pin(obj, vm, | |
4335 | i915_is_ggtt(vm) ? &i915_ggtt_view_normal : NULL, | |
4336 | alignment, flags); | |
4337 | } | |
4338 | ||
4339 | int | |
4340 | i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj, | |
4341 | const struct i915_ggtt_view *view, | |
4342 | uint32_t alignment, | |
4343 | uint64_t flags) | |
4344 | { | |
72e96d64 JL |
4345 | struct drm_device *dev = obj->base.dev; |
4346 | struct drm_i915_private *dev_priv = to_i915(dev); | |
4347 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
4348 | ||
ade7daa1 | 4349 | BUG_ON(!view); |
ec7adb6e | 4350 | |
72e96d64 | 4351 | return i915_gem_object_do_pin(obj, &ggtt->base, view, |
6fafab76 | 4352 | alignment, flags | PIN_GLOBAL); |
ec7adb6e JL |
4353 | } |
4354 | ||
673a394b | 4355 | void |
e6617330 TU |
4356 | i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object *obj, |
4357 | const struct i915_ggtt_view *view) | |
673a394b | 4358 | { |
e6617330 | 4359 | struct i915_vma *vma = i915_gem_obj_to_ggtt_view(obj, view); |
673a394b | 4360 | |
e6617330 | 4361 | WARN_ON(vma->pin_count == 0); |
9abc4648 | 4362 | WARN_ON(!i915_gem_obj_ggtt_bound_view(obj, view)); |
d7f46fc4 | 4363 | |
30154650 | 4364 | --vma->pin_count; |
673a394b EA |
4365 | } |
4366 | ||
673a394b EA |
4367 | int |
4368 | i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
05394f39 | 4369 | struct drm_file *file) |
673a394b EA |
4370 | { |
4371 | struct drm_i915_gem_busy *args = data; | |
05394f39 | 4372 | struct drm_i915_gem_object *obj; |
30dbf0c0 CW |
4373 | int ret; |
4374 | ||
76c1dec1 | 4375 | ret = i915_mutex_lock_interruptible(dev); |
1d7cfea1 | 4376 | if (ret) |
76c1dec1 | 4377 | return ret; |
673a394b | 4378 | |
05394f39 | 4379 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, args->handle)); |
c8725226 | 4380 | if (&obj->base == NULL) { |
1d7cfea1 CW |
4381 | ret = -ENOENT; |
4382 | goto unlock; | |
673a394b | 4383 | } |
d1b851fc | 4384 | |
0be555b6 CW |
4385 | /* Count all active objects as busy, even if they are currently not used |
4386 | * by the gpu. Users of this interface expect objects to eventually | |
4387 | * become non-busy without any further actions, therefore emit any | |
4388 | * necessary flushes here. | |
c4de0a5d | 4389 | */ |
30dfebf3 | 4390 | ret = i915_gem_object_flush_active(obj); |
b4716185 CW |
4391 | if (ret) |
4392 | goto unref; | |
0be555b6 | 4393 | |
426960be CW |
4394 | args->busy = 0; |
4395 | if (obj->active) { | |
4396 | int i; | |
4397 | ||
666796da | 4398 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
426960be CW |
4399 | struct drm_i915_gem_request *req; |
4400 | ||
4401 | req = obj->last_read_req[i]; | |
4402 | if (req) | |
4a570db5 | 4403 | args->busy |= 1 << (16 + req->engine->exec_id); |
426960be CW |
4404 | } |
4405 | if (obj->last_write_req) | |
4a570db5 | 4406 | args->busy |= obj->last_write_req->engine->exec_id; |
426960be | 4407 | } |
673a394b | 4408 | |
b4716185 | 4409 | unref: |
05394f39 | 4410 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 4411 | unlock: |
673a394b | 4412 | mutex_unlock(&dev->struct_mutex); |
1d7cfea1 | 4413 | return ret; |
673a394b EA |
4414 | } |
4415 | ||
4416 | int | |
4417 | i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
4418 | struct drm_file *file_priv) | |
4419 | { | |
0206e353 | 4420 | return i915_gem_ring_throttle(dev, file_priv); |
673a394b EA |
4421 | } |
4422 | ||
3ef94daa CW |
4423 | int |
4424 | i915_gem_madvise_ioctl(struct drm_device *dev, void *data, | |
4425 | struct drm_file *file_priv) | |
4426 | { | |
656bfa3a | 4427 | struct drm_i915_private *dev_priv = dev->dev_private; |
3ef94daa | 4428 | struct drm_i915_gem_madvise *args = data; |
05394f39 | 4429 | struct drm_i915_gem_object *obj; |
76c1dec1 | 4430 | int ret; |
3ef94daa CW |
4431 | |
4432 | switch (args->madv) { | |
4433 | case I915_MADV_DONTNEED: | |
4434 | case I915_MADV_WILLNEED: | |
4435 | break; | |
4436 | default: | |
4437 | return -EINVAL; | |
4438 | } | |
4439 | ||
1d7cfea1 CW |
4440 | ret = i915_mutex_lock_interruptible(dev); |
4441 | if (ret) | |
4442 | return ret; | |
4443 | ||
05394f39 | 4444 | obj = to_intel_bo(drm_gem_object_lookup(dev, file_priv, args->handle)); |
c8725226 | 4445 | if (&obj->base == NULL) { |
1d7cfea1 CW |
4446 | ret = -ENOENT; |
4447 | goto unlock; | |
3ef94daa | 4448 | } |
3ef94daa | 4449 | |
d7f46fc4 | 4450 | if (i915_gem_obj_is_pinned(obj)) { |
1d7cfea1 CW |
4451 | ret = -EINVAL; |
4452 | goto out; | |
3ef94daa CW |
4453 | } |
4454 | ||
656bfa3a DV |
4455 | if (obj->pages && |
4456 | obj->tiling_mode != I915_TILING_NONE && | |
4457 | dev_priv->quirks & QUIRK_PIN_SWIZZLED_PAGES) { | |
4458 | if (obj->madv == I915_MADV_WILLNEED) | |
4459 | i915_gem_object_unpin_pages(obj); | |
4460 | if (args->madv == I915_MADV_WILLNEED) | |
4461 | i915_gem_object_pin_pages(obj); | |
4462 | } | |
4463 | ||
05394f39 CW |
4464 | if (obj->madv != __I915_MADV_PURGED) |
4465 | obj->madv = args->madv; | |
3ef94daa | 4466 | |
6c085a72 | 4467 | /* if the object is no longer attached, discard its backing storage */ |
be6a0376 | 4468 | if (obj->madv == I915_MADV_DONTNEED && obj->pages == NULL) |
2d7ef395 CW |
4469 | i915_gem_object_truncate(obj); |
4470 | ||
05394f39 | 4471 | args->retained = obj->madv != __I915_MADV_PURGED; |
bb6baf76 | 4472 | |
1d7cfea1 | 4473 | out: |
05394f39 | 4474 | drm_gem_object_unreference(&obj->base); |
1d7cfea1 | 4475 | unlock: |
3ef94daa | 4476 | mutex_unlock(&dev->struct_mutex); |
1d7cfea1 | 4477 | return ret; |
3ef94daa CW |
4478 | } |
4479 | ||
37e680a1 CW |
4480 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
4481 | const struct drm_i915_gem_object_ops *ops) | |
0327d6ba | 4482 | { |
b4716185 CW |
4483 | int i; |
4484 | ||
35c20a60 | 4485 | INIT_LIST_HEAD(&obj->global_list); |
666796da | 4486 | for (i = 0; i < I915_NUM_ENGINES; i++) |
117897f4 | 4487 | INIT_LIST_HEAD(&obj->engine_list[i]); |
b25cb2f8 | 4488 | INIT_LIST_HEAD(&obj->obj_exec_link); |
2f633156 | 4489 | INIT_LIST_HEAD(&obj->vma_list); |
8d9d5744 | 4490 | INIT_LIST_HEAD(&obj->batch_pool_link); |
0327d6ba | 4491 | |
37e680a1 CW |
4492 | obj->ops = ops; |
4493 | ||
0327d6ba CW |
4494 | obj->fence_reg = I915_FENCE_REG_NONE; |
4495 | obj->madv = I915_MADV_WILLNEED; | |
0327d6ba CW |
4496 | |
4497 | i915_gem_info_add_obj(obj->base.dev->dev_private, obj->base.size); | |
4498 | } | |
4499 | ||
37e680a1 | 4500 | static const struct drm_i915_gem_object_ops i915_gem_object_ops = { |
de472664 | 4501 | .flags = I915_GEM_OBJECT_HAS_STRUCT_PAGE, |
37e680a1 CW |
4502 | .get_pages = i915_gem_object_get_pages_gtt, |
4503 | .put_pages = i915_gem_object_put_pages_gtt, | |
4504 | }; | |
4505 | ||
d37cd8a8 | 4506 | struct drm_i915_gem_object *i915_gem_object_create(struct drm_device *dev, |
05394f39 | 4507 | size_t size) |
ac52bc56 | 4508 | { |
c397b908 | 4509 | struct drm_i915_gem_object *obj; |
5949eac4 | 4510 | struct address_space *mapping; |
1a240d4d | 4511 | gfp_t mask; |
fe3db79b | 4512 | int ret; |
ac52bc56 | 4513 | |
42dcedd4 | 4514 | obj = i915_gem_object_alloc(dev); |
c397b908 | 4515 | if (obj == NULL) |
fe3db79b | 4516 | return ERR_PTR(-ENOMEM); |
673a394b | 4517 | |
fe3db79b CW |
4518 | ret = drm_gem_object_init(dev, &obj->base, size); |
4519 | if (ret) | |
4520 | goto fail; | |
673a394b | 4521 | |
bed1ea95 CW |
4522 | mask = GFP_HIGHUSER | __GFP_RECLAIMABLE; |
4523 | if (IS_CRESTLINE(dev) || IS_BROADWATER(dev)) { | |
4524 | /* 965gm cannot relocate objects above 4GiB. */ | |
4525 | mask &= ~__GFP_HIGHMEM; | |
4526 | mask |= __GFP_DMA32; | |
4527 | } | |
4528 | ||
496ad9aa | 4529 | mapping = file_inode(obj->base.filp)->i_mapping; |
bed1ea95 | 4530 | mapping_set_gfp_mask(mapping, mask); |
5949eac4 | 4531 | |
37e680a1 | 4532 | i915_gem_object_init(obj, &i915_gem_object_ops); |
73aa808f | 4533 | |
c397b908 DV |
4534 | obj->base.write_domain = I915_GEM_DOMAIN_CPU; |
4535 | obj->base.read_domains = I915_GEM_DOMAIN_CPU; | |
673a394b | 4536 | |
3d29b842 ED |
4537 | if (HAS_LLC(dev)) { |
4538 | /* On some devices, we can have the GPU use the LLC (the CPU | |
a1871112 EA |
4539 | * cache) for about a 10% performance improvement |
4540 | * compared to uncached. Graphics requests other than | |
4541 | * display scanout are coherent with the CPU in | |
4542 | * accessing this cache. This means in this mode we | |
4543 | * don't need to clflush on the CPU side, and on the | |
4544 | * GPU side we only need to flush internal caches to | |
4545 | * get data visible to the CPU. | |
4546 | * | |
4547 | * However, we maintain the display planes as UC, and so | |
4548 | * need to rebind when first used as such. | |
4549 | */ | |
4550 | obj->cache_level = I915_CACHE_LLC; | |
4551 | } else | |
4552 | obj->cache_level = I915_CACHE_NONE; | |
4553 | ||
d861e338 DV |
4554 | trace_i915_gem_object_create(obj); |
4555 | ||
05394f39 | 4556 | return obj; |
fe3db79b CW |
4557 | |
4558 | fail: | |
4559 | i915_gem_object_free(obj); | |
4560 | ||
4561 | return ERR_PTR(ret); | |
c397b908 DV |
4562 | } |
4563 | ||
340fbd8c CW |
4564 | static bool discard_backing_storage(struct drm_i915_gem_object *obj) |
4565 | { | |
4566 | /* If we are the last user of the backing storage (be it shmemfs | |
4567 | * pages or stolen etc), we know that the pages are going to be | |
4568 | * immediately released. In this case, we can then skip copying | |
4569 | * back the contents from the GPU. | |
4570 | */ | |
4571 | ||
4572 | if (obj->madv != I915_MADV_WILLNEED) | |
4573 | return false; | |
4574 | ||
4575 | if (obj->base.filp == NULL) | |
4576 | return true; | |
4577 | ||
4578 | /* At first glance, this looks racy, but then again so would be | |
4579 | * userspace racing mmap against close. However, the first external | |
4580 | * reference to the filp can only be obtained through the | |
4581 | * i915_gem_mmap_ioctl() which safeguards us against the user | |
4582 | * acquiring such a reference whilst we are in the middle of | |
4583 | * freeing the object. | |
4584 | */ | |
4585 | return atomic_long_read(&obj->base.filp->f_count) == 1; | |
4586 | } | |
4587 | ||
1488fc08 | 4588 | void i915_gem_free_object(struct drm_gem_object *gem_obj) |
673a394b | 4589 | { |
1488fc08 | 4590 | struct drm_i915_gem_object *obj = to_intel_bo(gem_obj); |
05394f39 | 4591 | struct drm_device *dev = obj->base.dev; |
3e31c6c0 | 4592 | struct drm_i915_private *dev_priv = dev->dev_private; |
07fe0b12 | 4593 | struct i915_vma *vma, *next; |
673a394b | 4594 | |
f65c9168 PZ |
4595 | intel_runtime_pm_get(dev_priv); |
4596 | ||
26e12f89 CW |
4597 | trace_i915_gem_object_destroy(obj); |
4598 | ||
1c7f4bca | 4599 | list_for_each_entry_safe(vma, next, &obj->vma_list, obj_link) { |
d7f46fc4 BW |
4600 | int ret; |
4601 | ||
4602 | vma->pin_count = 0; | |
4603 | ret = i915_vma_unbind(vma); | |
07fe0b12 BW |
4604 | if (WARN_ON(ret == -ERESTARTSYS)) { |
4605 | bool was_interruptible; | |
1488fc08 | 4606 | |
07fe0b12 BW |
4607 | was_interruptible = dev_priv->mm.interruptible; |
4608 | dev_priv->mm.interruptible = false; | |
1488fc08 | 4609 | |
07fe0b12 | 4610 | WARN_ON(i915_vma_unbind(vma)); |
1488fc08 | 4611 | |
07fe0b12 BW |
4612 | dev_priv->mm.interruptible = was_interruptible; |
4613 | } | |
1488fc08 CW |
4614 | } |
4615 | ||
1d64ae71 BW |
4616 | /* Stolen objects don't hold a ref, but do hold pin count. Fix that up |
4617 | * before progressing. */ | |
4618 | if (obj->stolen) | |
4619 | i915_gem_object_unpin_pages(obj); | |
4620 | ||
a071fa00 DV |
4621 | WARN_ON(obj->frontbuffer_bits); |
4622 | ||
656bfa3a DV |
4623 | if (obj->pages && obj->madv == I915_MADV_WILLNEED && |
4624 | dev_priv->quirks & QUIRK_PIN_SWIZZLED_PAGES && | |
4625 | obj->tiling_mode != I915_TILING_NONE) | |
4626 | i915_gem_object_unpin_pages(obj); | |
4627 | ||
401c29f6 BW |
4628 | if (WARN_ON(obj->pages_pin_count)) |
4629 | obj->pages_pin_count = 0; | |
340fbd8c | 4630 | if (discard_backing_storage(obj)) |
5537252b | 4631 | obj->madv = I915_MADV_DONTNEED; |
37e680a1 | 4632 | i915_gem_object_put_pages(obj); |
d8cb5086 | 4633 | i915_gem_object_free_mmap_offset(obj); |
de151cf6 | 4634 | |
9da3da66 CW |
4635 | BUG_ON(obj->pages); |
4636 | ||
2f745ad3 CW |
4637 | if (obj->base.import_attach) |
4638 | drm_prime_gem_destroy(&obj->base, NULL); | |
de151cf6 | 4639 | |
5cc9ed4b CW |
4640 | if (obj->ops->release) |
4641 | obj->ops->release(obj); | |
4642 | ||
05394f39 CW |
4643 | drm_gem_object_release(&obj->base); |
4644 | i915_gem_info_remove_obj(dev_priv, obj->base.size); | |
c397b908 | 4645 | |
05394f39 | 4646 | kfree(obj->bit_17); |
42dcedd4 | 4647 | i915_gem_object_free(obj); |
f65c9168 PZ |
4648 | |
4649 | intel_runtime_pm_put(dev_priv); | |
673a394b EA |
4650 | } |
4651 | ||
ec7adb6e JL |
4652 | struct i915_vma *i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, |
4653 | struct i915_address_space *vm) | |
e656a6cb DV |
4654 | { |
4655 | struct i915_vma *vma; | |
1c7f4bca | 4656 | list_for_each_entry(vma, &obj->vma_list, obj_link) { |
1b683729 TU |
4657 | if (vma->ggtt_view.type == I915_GGTT_VIEW_NORMAL && |
4658 | vma->vm == vm) | |
e656a6cb | 4659 | return vma; |
ec7adb6e JL |
4660 | } |
4661 | return NULL; | |
4662 | } | |
4663 | ||
4664 | struct i915_vma *i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object *obj, | |
4665 | const struct i915_ggtt_view *view) | |
4666 | { | |
ec7adb6e | 4667 | struct i915_vma *vma; |
e656a6cb | 4668 | |
598b9ec8 | 4669 | GEM_BUG_ON(!view); |
ec7adb6e | 4670 | |
1c7f4bca | 4671 | list_for_each_entry(vma, &obj->vma_list, obj_link) |
598b9ec8 | 4672 | if (vma->is_ggtt && i915_ggtt_view_equal(&vma->ggtt_view, view)) |
ec7adb6e | 4673 | return vma; |
e656a6cb DV |
4674 | return NULL; |
4675 | } | |
4676 | ||
2f633156 BW |
4677 | void i915_gem_vma_destroy(struct i915_vma *vma) |
4678 | { | |
4679 | WARN_ON(vma->node.allocated); | |
aaa05667 CW |
4680 | |
4681 | /* Keep the vma as a placeholder in the execbuffer reservation lists */ | |
4682 | if (!list_empty(&vma->exec_list)) | |
4683 | return; | |
4684 | ||
596c5923 CW |
4685 | if (!vma->is_ggtt) |
4686 | i915_ppgtt_put(i915_vm_to_ppgtt(vma->vm)); | |
b9d06dd9 | 4687 | |
1c7f4bca | 4688 | list_del(&vma->obj_link); |
b93dab6e | 4689 | |
e20d2ab7 | 4690 | kmem_cache_free(to_i915(vma->obj->base.dev)->vmas, vma); |
2f633156 BW |
4691 | } |
4692 | ||
e3efda49 | 4693 | static void |
117897f4 | 4694 | i915_gem_stop_engines(struct drm_device *dev) |
e3efda49 CW |
4695 | { |
4696 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2f80391 | 4697 | struct intel_engine_cs *engine; |
e3efda49 | 4698 | |
b4ac5afc | 4699 | for_each_engine(engine, dev_priv) |
117897f4 | 4700 | dev_priv->gt.stop_engine(engine); |
e3efda49 CW |
4701 | } |
4702 | ||
29105ccc | 4703 | int |
45c5f202 | 4704 | i915_gem_suspend(struct drm_device *dev) |
29105ccc | 4705 | { |
3e31c6c0 | 4706 | struct drm_i915_private *dev_priv = dev->dev_private; |
45c5f202 | 4707 | int ret = 0; |
28dfe52a | 4708 | |
45c5f202 | 4709 | mutex_lock(&dev->struct_mutex); |
b2da9fe5 | 4710 | ret = i915_gpu_idle(dev); |
f7403347 | 4711 | if (ret) |
45c5f202 | 4712 | goto err; |
f7403347 | 4713 | |
b2da9fe5 | 4714 | i915_gem_retire_requests(dev); |
673a394b | 4715 | |
117897f4 | 4716 | i915_gem_stop_engines(dev); |
b2e862d0 | 4717 | i915_gem_context_lost(dev_priv); |
45c5f202 CW |
4718 | mutex_unlock(&dev->struct_mutex); |
4719 | ||
737b1506 | 4720 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); |
29105ccc | 4721 | cancel_delayed_work_sync(&dev_priv->mm.retire_work); |
274fa1c1 | 4722 | flush_delayed_work(&dev_priv->mm.idle_work); |
29105ccc | 4723 | |
bdcf120b CW |
4724 | /* Assert that we sucessfully flushed all the work and |
4725 | * reset the GPU back to its idle, low power state. | |
4726 | */ | |
4727 | WARN_ON(dev_priv->mm.busy); | |
4728 | ||
673a394b | 4729 | return 0; |
45c5f202 CW |
4730 | |
4731 | err: | |
4732 | mutex_unlock(&dev->struct_mutex); | |
4733 | return ret; | |
673a394b EA |
4734 | } |
4735 | ||
f691e2f4 DV |
4736 | void i915_gem_init_swizzling(struct drm_device *dev) |
4737 | { | |
3e31c6c0 | 4738 | struct drm_i915_private *dev_priv = dev->dev_private; |
f691e2f4 | 4739 | |
11782b02 | 4740 | if (INTEL_INFO(dev)->gen < 5 || |
f691e2f4 DV |
4741 | dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_NONE) |
4742 | return; | |
4743 | ||
4744 | I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) | | |
4745 | DISP_TILE_SURFACE_SWIZZLING); | |
4746 | ||
11782b02 DV |
4747 | if (IS_GEN5(dev)) |
4748 | return; | |
4749 | ||
f691e2f4 DV |
4750 | I915_WRITE(TILECTL, I915_READ(TILECTL) | TILECTL_SWZCTL); |
4751 | if (IS_GEN6(dev)) | |
6b26c86d | 4752 | I915_WRITE(ARB_MODE, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_SNB)); |
8782e26c | 4753 | else if (IS_GEN7(dev)) |
6b26c86d | 4754 | I915_WRITE(ARB_MODE, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_IVB)); |
31a5336e BW |
4755 | else if (IS_GEN8(dev)) |
4756 | I915_WRITE(GAMTARBMODE, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_BDW)); | |
8782e26c BW |
4757 | else |
4758 | BUG(); | |
f691e2f4 | 4759 | } |
e21af88d | 4760 | |
81e7f200 VS |
4761 | static void init_unused_ring(struct drm_device *dev, u32 base) |
4762 | { | |
4763 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4764 | ||
4765 | I915_WRITE(RING_CTL(base), 0); | |
4766 | I915_WRITE(RING_HEAD(base), 0); | |
4767 | I915_WRITE(RING_TAIL(base), 0); | |
4768 | I915_WRITE(RING_START(base), 0); | |
4769 | } | |
4770 | ||
4771 | static void init_unused_rings(struct drm_device *dev) | |
4772 | { | |
4773 | if (IS_I830(dev)) { | |
4774 | init_unused_ring(dev, PRB1_BASE); | |
4775 | init_unused_ring(dev, SRB0_BASE); | |
4776 | init_unused_ring(dev, SRB1_BASE); | |
4777 | init_unused_ring(dev, SRB2_BASE); | |
4778 | init_unused_ring(dev, SRB3_BASE); | |
4779 | } else if (IS_GEN2(dev)) { | |
4780 | init_unused_ring(dev, SRB0_BASE); | |
4781 | init_unused_ring(dev, SRB1_BASE); | |
4782 | } else if (IS_GEN3(dev)) { | |
4783 | init_unused_ring(dev, PRB1_BASE); | |
4784 | init_unused_ring(dev, PRB2_BASE); | |
4785 | } | |
4786 | } | |
4787 | ||
117897f4 | 4788 | int i915_gem_init_engines(struct drm_device *dev) |
8187a2b7 | 4789 | { |
4fc7c971 | 4790 | struct drm_i915_private *dev_priv = dev->dev_private; |
8187a2b7 | 4791 | int ret; |
68f95ba9 | 4792 | |
5c1143bb | 4793 | ret = intel_init_render_ring_buffer(dev); |
68f95ba9 | 4794 | if (ret) |
b6913e4b | 4795 | return ret; |
68f95ba9 CW |
4796 | |
4797 | if (HAS_BSD(dev)) { | |
5c1143bb | 4798 | ret = intel_init_bsd_ring_buffer(dev); |
68f95ba9 CW |
4799 | if (ret) |
4800 | goto cleanup_render_ring; | |
d1b851fc | 4801 | } |
68f95ba9 | 4802 | |
d39398f5 | 4803 | if (HAS_BLT(dev)) { |
549f7365 CW |
4804 | ret = intel_init_blt_ring_buffer(dev); |
4805 | if (ret) | |
4806 | goto cleanup_bsd_ring; | |
4807 | } | |
4808 | ||
9a8a2213 BW |
4809 | if (HAS_VEBOX(dev)) { |
4810 | ret = intel_init_vebox_ring_buffer(dev); | |
4811 | if (ret) | |
4812 | goto cleanup_blt_ring; | |
4813 | } | |
4814 | ||
845f74a7 ZY |
4815 | if (HAS_BSD2(dev)) { |
4816 | ret = intel_init_bsd2_ring_buffer(dev); | |
4817 | if (ret) | |
4818 | goto cleanup_vebox_ring; | |
4819 | } | |
9a8a2213 | 4820 | |
4fc7c971 BW |
4821 | return 0; |
4822 | ||
9a8a2213 | 4823 | cleanup_vebox_ring: |
117897f4 | 4824 | intel_cleanup_engine(&dev_priv->engine[VECS]); |
4fc7c971 | 4825 | cleanup_blt_ring: |
117897f4 | 4826 | intel_cleanup_engine(&dev_priv->engine[BCS]); |
4fc7c971 | 4827 | cleanup_bsd_ring: |
117897f4 | 4828 | intel_cleanup_engine(&dev_priv->engine[VCS]); |
4fc7c971 | 4829 | cleanup_render_ring: |
117897f4 | 4830 | intel_cleanup_engine(&dev_priv->engine[RCS]); |
4fc7c971 BW |
4831 | |
4832 | return ret; | |
4833 | } | |
4834 | ||
4835 | int | |
4836 | i915_gem_init_hw(struct drm_device *dev) | |
4837 | { | |
3e31c6c0 | 4838 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 4839 | struct intel_engine_cs *engine; |
d200cda6 | 4840 | int ret; |
4fc7c971 BW |
4841 | |
4842 | if (INTEL_INFO(dev)->gen < 6 && !intel_enable_gtt()) | |
4843 | return -EIO; | |
4844 | ||
5e4f5189 CW |
4845 | /* Double layer security blanket, see i915_gem_init() */ |
4846 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); | |
4847 | ||
3accaf7e | 4848 | if (HAS_EDRAM(dev) && INTEL_GEN(dev_priv) < 9) |
05e21cc4 | 4849 | I915_WRITE(HSW_IDICR, I915_READ(HSW_IDICR) | IDIHASHMSK(0xf)); |
4fc7c971 | 4850 | |
0bf21347 VS |
4851 | if (IS_HASWELL(dev)) |
4852 | I915_WRITE(MI_PREDICATE_RESULT_2, IS_HSW_GT3(dev) ? | |
4853 | LOWER_SLICE_ENABLED : LOWER_SLICE_DISABLED); | |
9435373e | 4854 | |
88a2b2a3 | 4855 | if (HAS_PCH_NOP(dev)) { |
6ba844b0 DV |
4856 | if (IS_IVYBRIDGE(dev)) { |
4857 | u32 temp = I915_READ(GEN7_MSG_CTL); | |
4858 | temp &= ~(WAIT_FOR_PCH_FLR_ACK | WAIT_FOR_PCH_RESET_ACK); | |
4859 | I915_WRITE(GEN7_MSG_CTL, temp); | |
4860 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
4861 | u32 temp = I915_READ(HSW_NDE_RSTWRN_OPT); | |
4862 | temp &= ~RESET_PCH_HANDSHAKE_ENABLE; | |
4863 | I915_WRITE(HSW_NDE_RSTWRN_OPT, temp); | |
4864 | } | |
88a2b2a3 BW |
4865 | } |
4866 | ||
4fc7c971 BW |
4867 | i915_gem_init_swizzling(dev); |
4868 | ||
d5abdfda DV |
4869 | /* |
4870 | * At least 830 can leave some of the unused rings | |
4871 | * "active" (ie. head != tail) after resume which | |
4872 | * will prevent c3 entry. Makes sure all unused rings | |
4873 | * are totally idle. | |
4874 | */ | |
4875 | init_unused_rings(dev); | |
4876 | ||
ed54c1a1 | 4877 | BUG_ON(!dev_priv->kernel_context); |
90638cc1 | 4878 | |
4ad2fd88 JH |
4879 | ret = i915_ppgtt_init_hw(dev); |
4880 | if (ret) { | |
4881 | DRM_ERROR("PPGTT enable HW failed %d\n", ret); | |
4882 | goto out; | |
4883 | } | |
4884 | ||
4885 | /* Need to do basic initialisation of all rings first: */ | |
b4ac5afc | 4886 | for_each_engine(engine, dev_priv) { |
e2f80391 | 4887 | ret = engine->init_hw(engine); |
35a57ffb | 4888 | if (ret) |
5e4f5189 | 4889 | goto out; |
35a57ffb | 4890 | } |
99433931 | 4891 | |
0ccdacf6 PA |
4892 | intel_mocs_init_l3cc_table(dev); |
4893 | ||
33a732f4 | 4894 | /* We can't enable contexts until all firmware is loaded */ |
87bcdd2e JB |
4895 | if (HAS_GUC_UCODE(dev)) { |
4896 | ret = intel_guc_ucode_load(dev); | |
4897 | if (ret) { | |
9f9e539f DV |
4898 | DRM_ERROR("Failed to initialize GuC, error %d\n", ret); |
4899 | ret = -EIO; | |
4900 | goto out; | |
87bcdd2e | 4901 | } |
33a732f4 AD |
4902 | } |
4903 | ||
e84fe803 NH |
4904 | /* |
4905 | * Increment the next seqno by 0x100 so we have a visible break | |
4906 | * on re-initialisation | |
4907 | */ | |
4908 | ret = i915_gem_set_seqno(dev, dev_priv->next_seqno+0x100); | |
e21af88d | 4909 | |
5e4f5189 CW |
4910 | out: |
4911 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); | |
2fa48d8d | 4912 | return ret; |
8187a2b7 ZN |
4913 | } |
4914 | ||
1070a42b CW |
4915 | int i915_gem_init(struct drm_device *dev) |
4916 | { | |
4917 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1070a42b CW |
4918 | int ret; |
4919 | ||
127f1003 OM |
4920 | i915.enable_execlists = intel_sanitize_enable_execlists(dev, |
4921 | i915.enable_execlists); | |
4922 | ||
1070a42b | 4923 | mutex_lock(&dev->struct_mutex); |
d62b4892 | 4924 | |
a83014d3 | 4925 | if (!i915.enable_execlists) { |
f3dc74c0 | 4926 | dev_priv->gt.execbuf_submit = i915_gem_ringbuffer_submission; |
117897f4 TU |
4927 | dev_priv->gt.init_engines = i915_gem_init_engines; |
4928 | dev_priv->gt.cleanup_engine = intel_cleanup_engine; | |
4929 | dev_priv->gt.stop_engine = intel_stop_engine; | |
454afebd | 4930 | } else { |
f3dc74c0 | 4931 | dev_priv->gt.execbuf_submit = intel_execlists_submission; |
117897f4 TU |
4932 | dev_priv->gt.init_engines = intel_logical_rings_init; |
4933 | dev_priv->gt.cleanup_engine = intel_logical_ring_cleanup; | |
4934 | dev_priv->gt.stop_engine = intel_logical_ring_stop; | |
a83014d3 OM |
4935 | } |
4936 | ||
5e4f5189 CW |
4937 | /* This is just a security blanket to placate dragons. |
4938 | * On some systems, we very sporadically observe that the first TLBs | |
4939 | * used by the CS may be stale, despite us poking the TLB reset. If | |
4940 | * we hold the forcewake during initialisation these problems | |
4941 | * just magically go away. | |
4942 | */ | |
4943 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); | |
4944 | ||
6c5566a8 | 4945 | ret = i915_gem_init_userptr(dev); |
7bcc3777 JN |
4946 | if (ret) |
4947 | goto out_unlock; | |
6c5566a8 | 4948 | |
d85489d3 | 4949 | i915_gem_init_ggtt(dev); |
d62b4892 | 4950 | |
2fa48d8d | 4951 | ret = i915_gem_context_init(dev); |
7bcc3777 JN |
4952 | if (ret) |
4953 | goto out_unlock; | |
2fa48d8d | 4954 | |
117897f4 | 4955 | ret = dev_priv->gt.init_engines(dev); |
35a57ffb | 4956 | if (ret) |
7bcc3777 | 4957 | goto out_unlock; |
2fa48d8d | 4958 | |
1070a42b | 4959 | ret = i915_gem_init_hw(dev); |
60990320 CW |
4960 | if (ret == -EIO) { |
4961 | /* Allow ring initialisation to fail by marking the GPU as | |
4962 | * wedged. But we only want to do this where the GPU is angry, | |
4963 | * for all other failure, such as an allocation failure, bail. | |
4964 | */ | |
4965 | DRM_ERROR("Failed to initialize GPU, declaring it wedged\n"); | |
805de8f4 | 4966 | atomic_or(I915_WEDGED, &dev_priv->gpu_error.reset_counter); |
60990320 | 4967 | ret = 0; |
1070a42b | 4968 | } |
7bcc3777 JN |
4969 | |
4970 | out_unlock: | |
5e4f5189 | 4971 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
60990320 | 4972 | mutex_unlock(&dev->struct_mutex); |
1070a42b | 4973 | |
60990320 | 4974 | return ret; |
1070a42b CW |
4975 | } |
4976 | ||
8187a2b7 | 4977 | void |
117897f4 | 4978 | i915_gem_cleanup_engines(struct drm_device *dev) |
8187a2b7 | 4979 | { |
3e31c6c0 | 4980 | struct drm_i915_private *dev_priv = dev->dev_private; |
e2f80391 | 4981 | struct intel_engine_cs *engine; |
8187a2b7 | 4982 | |
b4ac5afc | 4983 | for_each_engine(engine, dev_priv) |
117897f4 | 4984 | dev_priv->gt.cleanup_engine(engine); |
a647828a | 4985 | |
ee4b6faf MK |
4986 | if (i915.enable_execlists) |
4987 | /* | |
4988 | * Neither the BIOS, ourselves or any other kernel | |
4989 | * expects the system to be in execlists mode on startup, | |
4990 | * so we need to reset the GPU back to legacy mode. | |
4991 | */ | |
4992 | intel_gpu_reset(dev, ALL_ENGINES); | |
8187a2b7 ZN |
4993 | } |
4994 | ||
64193406 | 4995 | static void |
666796da | 4996 | init_engine_lists(struct intel_engine_cs *engine) |
64193406 | 4997 | { |
0bc40be8 TU |
4998 | INIT_LIST_HEAD(&engine->active_list); |
4999 | INIT_LIST_HEAD(&engine->request_list); | |
64193406 CW |
5000 | } |
5001 | ||
40ae4e16 ID |
5002 | void |
5003 | i915_gem_load_init_fences(struct drm_i915_private *dev_priv) | |
5004 | { | |
5005 | struct drm_device *dev = dev_priv->dev; | |
5006 | ||
5007 | if (INTEL_INFO(dev_priv)->gen >= 7 && !IS_VALLEYVIEW(dev_priv) && | |
5008 | !IS_CHERRYVIEW(dev_priv)) | |
5009 | dev_priv->num_fence_regs = 32; | |
5010 | else if (INTEL_INFO(dev_priv)->gen >= 4 || IS_I945G(dev_priv) || | |
5011 | IS_I945GM(dev_priv) || IS_G33(dev_priv)) | |
5012 | dev_priv->num_fence_regs = 16; | |
5013 | else | |
5014 | dev_priv->num_fence_regs = 8; | |
5015 | ||
5016 | if (intel_vgpu_active(dev)) | |
5017 | dev_priv->num_fence_regs = | |
5018 | I915_READ(vgtif_reg(avail_rs.fence_num)); | |
5019 | ||
5020 | /* Initialize fence registers to zero */ | |
5021 | i915_gem_restore_fences(dev); | |
5022 | ||
5023 | i915_gem_detect_bit_6_swizzle(dev); | |
5024 | } | |
5025 | ||
673a394b | 5026 | void |
d64aa096 | 5027 | i915_gem_load_init(struct drm_device *dev) |
673a394b | 5028 | { |
3e31c6c0 | 5029 | struct drm_i915_private *dev_priv = dev->dev_private; |
42dcedd4 CW |
5030 | int i; |
5031 | ||
efab6d8d | 5032 | dev_priv->objects = |
42dcedd4 CW |
5033 | kmem_cache_create("i915_gem_object", |
5034 | sizeof(struct drm_i915_gem_object), 0, | |
5035 | SLAB_HWCACHE_ALIGN, | |
5036 | NULL); | |
e20d2ab7 CW |
5037 | dev_priv->vmas = |
5038 | kmem_cache_create("i915_gem_vma", | |
5039 | sizeof(struct i915_vma), 0, | |
5040 | SLAB_HWCACHE_ALIGN, | |
5041 | NULL); | |
efab6d8d CW |
5042 | dev_priv->requests = |
5043 | kmem_cache_create("i915_gem_request", | |
5044 | sizeof(struct drm_i915_gem_request), 0, | |
5045 | SLAB_HWCACHE_ALIGN, | |
5046 | NULL); | |
673a394b | 5047 | |
fc8c067e | 5048 | INIT_LIST_HEAD(&dev_priv->vm_list); |
a33afea5 | 5049 | INIT_LIST_HEAD(&dev_priv->context_list); |
6c085a72 CW |
5050 | INIT_LIST_HEAD(&dev_priv->mm.unbound_list); |
5051 | INIT_LIST_HEAD(&dev_priv->mm.bound_list); | |
a09ba7fa | 5052 | INIT_LIST_HEAD(&dev_priv->mm.fence_list); |
666796da TU |
5053 | for (i = 0; i < I915_NUM_ENGINES; i++) |
5054 | init_engine_lists(&dev_priv->engine[i]); | |
4b9de737 | 5055 | for (i = 0; i < I915_MAX_NUM_FENCES; i++) |
007cc8ac | 5056 | INIT_LIST_HEAD(&dev_priv->fence_regs[i].lru_list); |
673a394b EA |
5057 | INIT_DELAYED_WORK(&dev_priv->mm.retire_work, |
5058 | i915_gem_retire_work_handler); | |
b29c19b6 CW |
5059 | INIT_DELAYED_WORK(&dev_priv->mm.idle_work, |
5060 | i915_gem_idle_work_handler); | |
1f83fee0 | 5061 | init_waitqueue_head(&dev_priv->gpu_error.reset_queue); |
31169714 | 5062 | |
72bfa19c CW |
5063 | dev_priv->relative_constants_mode = I915_EXEC_CONSTANTS_REL_GENERAL; |
5064 | ||
e84fe803 NH |
5065 | /* |
5066 | * Set initial sequence number for requests. | |
5067 | * Using this number allows the wraparound to happen early, | |
5068 | * catching any obvious problems. | |
5069 | */ | |
5070 | dev_priv->next_seqno = ((u32)~0 - 0x1100); | |
5071 | dev_priv->last_seqno = ((u32)~0 - 0x1101); | |
5072 | ||
19b2dbde | 5073 | INIT_LIST_HEAD(&dev_priv->mm.fence_list); |
10ed13e4 | 5074 | |
6b95a207 | 5075 | init_waitqueue_head(&dev_priv->pending_flip_queue); |
17250b71 | 5076 | |
ce453d81 CW |
5077 | dev_priv->mm.interruptible = true; |
5078 | ||
f99d7069 | 5079 | mutex_init(&dev_priv->fb_tracking.lock); |
673a394b | 5080 | } |
71acb5eb | 5081 | |
d64aa096 ID |
5082 | void i915_gem_load_cleanup(struct drm_device *dev) |
5083 | { | |
5084 | struct drm_i915_private *dev_priv = to_i915(dev); | |
5085 | ||
5086 | kmem_cache_destroy(dev_priv->requests); | |
5087 | kmem_cache_destroy(dev_priv->vmas); | |
5088 | kmem_cache_destroy(dev_priv->objects); | |
5089 | } | |
5090 | ||
f787a5f5 | 5091 | void i915_gem_release(struct drm_device *dev, struct drm_file *file) |
b962442e | 5092 | { |
f787a5f5 | 5093 | struct drm_i915_file_private *file_priv = file->driver_priv; |
b962442e EA |
5094 | |
5095 | /* Clean up our request list when the client is going away, so that | |
5096 | * later retire_requests won't dereference our soon-to-be-gone | |
5097 | * file_priv. | |
5098 | */ | |
1c25595f | 5099 | spin_lock(&file_priv->mm.lock); |
f787a5f5 CW |
5100 | while (!list_empty(&file_priv->mm.request_list)) { |
5101 | struct drm_i915_gem_request *request; | |
5102 | ||
5103 | request = list_first_entry(&file_priv->mm.request_list, | |
5104 | struct drm_i915_gem_request, | |
5105 | client_list); | |
5106 | list_del(&request->client_list); | |
5107 | request->file_priv = NULL; | |
5108 | } | |
1c25595f | 5109 | spin_unlock(&file_priv->mm.lock); |
b29c19b6 | 5110 | |
2e1b8730 | 5111 | if (!list_empty(&file_priv->rps.link)) { |
8d3afd7d | 5112 | spin_lock(&to_i915(dev)->rps.client_lock); |
2e1b8730 | 5113 | list_del(&file_priv->rps.link); |
8d3afd7d | 5114 | spin_unlock(&to_i915(dev)->rps.client_lock); |
1854d5ca | 5115 | } |
b29c19b6 CW |
5116 | } |
5117 | ||
5118 | int i915_gem_open(struct drm_device *dev, struct drm_file *file) | |
5119 | { | |
5120 | struct drm_i915_file_private *file_priv; | |
e422b888 | 5121 | int ret; |
b29c19b6 CW |
5122 | |
5123 | DRM_DEBUG_DRIVER("\n"); | |
5124 | ||
5125 | file_priv = kzalloc(sizeof(*file_priv), GFP_KERNEL); | |
5126 | if (!file_priv) | |
5127 | return -ENOMEM; | |
5128 | ||
5129 | file->driver_priv = file_priv; | |
5130 | file_priv->dev_priv = dev->dev_private; | |
ab0e7ff9 | 5131 | file_priv->file = file; |
2e1b8730 | 5132 | INIT_LIST_HEAD(&file_priv->rps.link); |
b29c19b6 CW |
5133 | |
5134 | spin_lock_init(&file_priv->mm.lock); | |
5135 | INIT_LIST_HEAD(&file_priv->mm.request_list); | |
b29c19b6 | 5136 | |
de1add36 TU |
5137 | file_priv->bsd_ring = -1; |
5138 | ||
e422b888 BW |
5139 | ret = i915_gem_context_open(dev, file); |
5140 | if (ret) | |
5141 | kfree(file_priv); | |
b29c19b6 | 5142 | |
e422b888 | 5143 | return ret; |
b29c19b6 CW |
5144 | } |
5145 | ||
b680c37a DV |
5146 | /** |
5147 | * i915_gem_track_fb - update frontbuffer tracking | |
d9072a3e GT |
5148 | * @old: current GEM buffer for the frontbuffer slots |
5149 | * @new: new GEM buffer for the frontbuffer slots | |
5150 | * @frontbuffer_bits: bitmask of frontbuffer slots | |
b680c37a DV |
5151 | * |
5152 | * This updates the frontbuffer tracking bits @frontbuffer_bits by clearing them | |
5153 | * from @old and setting them in @new. Both @old and @new can be NULL. | |
5154 | */ | |
a071fa00 DV |
5155 | void i915_gem_track_fb(struct drm_i915_gem_object *old, |
5156 | struct drm_i915_gem_object *new, | |
5157 | unsigned frontbuffer_bits) | |
5158 | { | |
5159 | if (old) { | |
5160 | WARN_ON(!mutex_is_locked(&old->base.dev->struct_mutex)); | |
5161 | WARN_ON(!(old->frontbuffer_bits & frontbuffer_bits)); | |
5162 | old->frontbuffer_bits &= ~frontbuffer_bits; | |
5163 | } | |
5164 | ||
5165 | if (new) { | |
5166 | WARN_ON(!mutex_is_locked(&new->base.dev->struct_mutex)); | |
5167 | WARN_ON(new->frontbuffer_bits & frontbuffer_bits); | |
5168 | new->frontbuffer_bits |= frontbuffer_bits; | |
5169 | } | |
5170 | } | |
5171 | ||
a70a3148 | 5172 | /* All the new VM stuff */ |
088e0df4 MT |
5173 | u64 i915_gem_obj_offset(struct drm_i915_gem_object *o, |
5174 | struct i915_address_space *vm) | |
a70a3148 BW |
5175 | { |
5176 | struct drm_i915_private *dev_priv = o->base.dev->dev_private; | |
5177 | struct i915_vma *vma; | |
5178 | ||
896ab1a5 | 5179 | WARN_ON(vm == &dev_priv->mm.aliasing_ppgtt->base); |
a70a3148 | 5180 | |
1c7f4bca | 5181 | list_for_each_entry(vma, &o->vma_list, obj_link) { |
596c5923 | 5182 | if (vma->is_ggtt && |
ec7adb6e JL |
5183 | vma->ggtt_view.type != I915_GGTT_VIEW_NORMAL) |
5184 | continue; | |
5185 | if (vma->vm == vm) | |
a70a3148 | 5186 | return vma->node.start; |
a70a3148 | 5187 | } |
ec7adb6e | 5188 | |
f25748ea DV |
5189 | WARN(1, "%s vma for this object not found.\n", |
5190 | i915_is_ggtt(vm) ? "global" : "ppgtt"); | |
a70a3148 BW |
5191 | return -1; |
5192 | } | |
5193 | ||
088e0df4 MT |
5194 | u64 i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object *o, |
5195 | const struct i915_ggtt_view *view) | |
a70a3148 BW |
5196 | { |
5197 | struct i915_vma *vma; | |
5198 | ||
1c7f4bca | 5199 | list_for_each_entry(vma, &o->vma_list, obj_link) |
8aac2220 | 5200 | if (vma->is_ggtt && i915_ggtt_view_equal(&vma->ggtt_view, view)) |
ec7adb6e JL |
5201 | return vma->node.start; |
5202 | ||
5678ad73 | 5203 | WARN(1, "global vma for this object not found. (view=%u)\n", view->type); |
ec7adb6e JL |
5204 | return -1; |
5205 | } | |
5206 | ||
5207 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, | |
5208 | struct i915_address_space *vm) | |
5209 | { | |
5210 | struct i915_vma *vma; | |
5211 | ||
1c7f4bca | 5212 | list_for_each_entry(vma, &o->vma_list, obj_link) { |
596c5923 | 5213 | if (vma->is_ggtt && |
ec7adb6e JL |
5214 | vma->ggtt_view.type != I915_GGTT_VIEW_NORMAL) |
5215 | continue; | |
5216 | if (vma->vm == vm && drm_mm_node_allocated(&vma->node)) | |
5217 | return true; | |
5218 | } | |
5219 | ||
5220 | return false; | |
5221 | } | |
5222 | ||
5223 | bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object *o, | |
9abc4648 | 5224 | const struct i915_ggtt_view *view) |
ec7adb6e | 5225 | { |
ec7adb6e JL |
5226 | struct i915_vma *vma; |
5227 | ||
1c7f4bca | 5228 | list_for_each_entry(vma, &o->vma_list, obj_link) |
ff5ec22d | 5229 | if (vma->is_ggtt && |
9abc4648 | 5230 | i915_ggtt_view_equal(&vma->ggtt_view, view) && |
fe14d5f4 | 5231 | drm_mm_node_allocated(&vma->node)) |
a70a3148 BW |
5232 | return true; |
5233 | ||
5234 | return false; | |
5235 | } | |
5236 | ||
5237 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o) | |
5238 | { | |
5a1d5eb0 | 5239 | struct i915_vma *vma; |
a70a3148 | 5240 | |
1c7f4bca | 5241 | list_for_each_entry(vma, &o->vma_list, obj_link) |
5a1d5eb0 | 5242 | if (drm_mm_node_allocated(&vma->node)) |
a70a3148 BW |
5243 | return true; |
5244 | ||
5245 | return false; | |
5246 | } | |
5247 | ||
8da32727 | 5248 | unsigned long i915_gem_obj_ggtt_size(struct drm_i915_gem_object *o) |
a70a3148 | 5249 | { |
a70a3148 BW |
5250 | struct i915_vma *vma; |
5251 | ||
8da32727 | 5252 | GEM_BUG_ON(list_empty(&o->vma_list)); |
a70a3148 | 5253 | |
1c7f4bca | 5254 | list_for_each_entry(vma, &o->vma_list, obj_link) { |
596c5923 | 5255 | if (vma->is_ggtt && |
8da32727 | 5256 | vma->ggtt_view.type == I915_GGTT_VIEW_NORMAL) |
a70a3148 | 5257 | return vma->node.size; |
ec7adb6e | 5258 | } |
8da32727 | 5259 | |
a70a3148 BW |
5260 | return 0; |
5261 | } | |
5262 | ||
ec7adb6e | 5263 | bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj) |
5c2abbea BW |
5264 | { |
5265 | struct i915_vma *vma; | |
1c7f4bca | 5266 | list_for_each_entry(vma, &obj->vma_list, obj_link) |
ec7adb6e JL |
5267 | if (vma->pin_count > 0) |
5268 | return true; | |
a6631ae1 | 5269 | |
ec7adb6e | 5270 | return false; |
5c2abbea | 5271 | } |
ea70299d | 5272 | |
033908ae DG |
5273 | /* Like i915_gem_object_get_page(), but mark the returned page dirty */ |
5274 | struct page * | |
5275 | i915_gem_object_get_dirty_page(struct drm_i915_gem_object *obj, int n) | |
5276 | { | |
5277 | struct page *page; | |
5278 | ||
5279 | /* Only default objects have per-page dirty tracking */ | |
de472664 | 5280 | if (WARN_ON((obj->ops->flags & I915_GEM_OBJECT_HAS_STRUCT_PAGE) == 0)) |
033908ae DG |
5281 | return NULL; |
5282 | ||
5283 | page = i915_gem_object_get_page(obj, n); | |
5284 | set_page_dirty(page); | |
5285 | return page; | |
5286 | } | |
5287 | ||
ea70299d DG |
5288 | /* Allocate a new GEM object and fill it with the supplied data */ |
5289 | struct drm_i915_gem_object * | |
5290 | i915_gem_object_create_from_data(struct drm_device *dev, | |
5291 | const void *data, size_t size) | |
5292 | { | |
5293 | struct drm_i915_gem_object *obj; | |
5294 | struct sg_table *sg; | |
5295 | size_t bytes; | |
5296 | int ret; | |
5297 | ||
d37cd8a8 | 5298 | obj = i915_gem_object_create(dev, round_up(size, PAGE_SIZE)); |
fe3db79b | 5299 | if (IS_ERR(obj)) |
ea70299d DG |
5300 | return obj; |
5301 | ||
5302 | ret = i915_gem_object_set_to_cpu_domain(obj, true); | |
5303 | if (ret) | |
5304 | goto fail; | |
5305 | ||
5306 | ret = i915_gem_object_get_pages(obj); | |
5307 | if (ret) | |
5308 | goto fail; | |
5309 | ||
5310 | i915_gem_object_pin_pages(obj); | |
5311 | sg = obj->pages; | |
5312 | bytes = sg_copy_from_buffer(sg->sgl, sg->nents, (void *)data, size); | |
9e7d18c0 | 5313 | obj->dirty = 1; /* Backing store is now out of date */ |
ea70299d DG |
5314 | i915_gem_object_unpin_pages(obj); |
5315 | ||
5316 | if (WARN_ON(bytes != size)) { | |
5317 | DRM_ERROR("Incomplete copy, wrote %zu of %zu", bytes, size); | |
5318 | ret = -EFAULT; | |
5319 | goto fail; | |
5320 | } | |
5321 | ||
5322 | return obj; | |
5323 | ||
5324 | fail: | |
5325 | drm_gem_object_unreference(&obj->base); | |
5326 | return ERR_PTR(ret); | |
5327 | } |