Commit | Line | Data |
---|---|---|
254f965c BW |
1 | /* |
2 | * Copyright © 2011-2012 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Ben Widawsky <ben@bwidawsk.net> | |
25 | * | |
26 | */ | |
27 | ||
28 | /* | |
29 | * This file implements HW context support. On gen5+ a HW context consists of an | |
30 | * opaque GPU object which is referenced at times of context saves and restores. | |
31 | * With RC6 enabled, the context is also referenced as the GPU enters and exists | |
32 | * from RC6 (GPU has it's own internal power context, except on gen5). Though | |
33 | * something like a context does exist for the media ring, the code only | |
34 | * supports contexts for the render ring. | |
35 | * | |
36 | * In software, there is a distinction between contexts created by the user, | |
37 | * and the default HW context. The default HW context is used by GPU clients | |
38 | * that do not request setup of their own hardware context. The default | |
39 | * context's state is never restored to help prevent programming errors. This | |
40 | * would happen if a client ran and piggy-backed off another clients GPU state. | |
41 | * The default context only exists to give the GPU some offset to load as the | |
42 | * current to invoke a save of the context we actually care about. In fact, the | |
43 | * code could likely be constructed, albeit in a more complicated fashion, to | |
44 | * never use the default context, though that limits the driver's ability to | |
45 | * swap out, and/or destroy other contexts. | |
46 | * | |
47 | * All other contexts are created as a request by the GPU client. These contexts | |
48 | * store GPU state, and thus allow GPU clients to not re-emit state (and | |
49 | * potentially query certain state) at any time. The kernel driver makes | |
50 | * certain that the appropriate commands are inserted. | |
51 | * | |
52 | * The context life cycle is semi-complicated in that context BOs may live | |
53 | * longer than the context itself because of the way the hardware, and object | |
54 | * tracking works. Below is a very crude representation of the state machine | |
55 | * describing the context life. | |
56 | * refcount pincount active | |
57 | * S0: initial state 0 0 0 | |
58 | * S1: context created 1 0 0 | |
59 | * S2: context is currently running 2 1 X | |
60 | * S3: GPU referenced, but not current 2 0 1 | |
61 | * S4: context is current, but destroyed 1 1 0 | |
62 | * S5: like S3, but destroyed 1 0 1 | |
63 | * | |
64 | * The most common (but not all) transitions: | |
65 | * S0->S1: client creates a context | |
66 | * S1->S2: client submits execbuf with context | |
67 | * S2->S3: other clients submits execbuf with context | |
68 | * S3->S1: context object was retired | |
69 | * S3->S2: clients submits another execbuf | |
70 | * S2->S4: context destroy called with current context | |
71 | * S3->S5->S0: destroy path | |
72 | * S4->S5->S0: destroy path on current context | |
73 | * | |
74 | * There are two confusing terms used above: | |
75 | * The "current context" means the context which is currently running on the | |
508842a0 | 76 | * GPU. The GPU has loaded its state already and has stored away the gtt |
254f965c BW |
77 | * offset of the BO. The GPU is not actively referencing the data at this |
78 | * offset, but it will on the next context switch. The only way to avoid this | |
79 | * is to do a GPU reset. | |
80 | * | |
81 | * An "active context' is one which was previously the "current context" and is | |
82 | * on the active list waiting for the next context switch to occur. Until this | |
83 | * happens, the object must remain at the same gtt offset. It is therefore | |
84 | * possible to destroy a context, but it is still active. | |
85 | * | |
86 | */ | |
87 | ||
760285e7 DH |
88 | #include <drm/drmP.h> |
89 | #include <drm/i915_drm.h> | |
254f965c | 90 | #include "i915_drv.h" |
198c974d | 91 | #include "i915_trace.h" |
254f965c | 92 | |
40521054 BW |
93 | /* This is a HW constraint. The value below is the largest known requirement |
94 | * I've seen in a spec to date, and that was a workaround for a non-shipping | |
95 | * part. It should be safe to decrease this, but it's more future proof as is. | |
96 | */ | |
b731d33d BW |
97 | #define GEN6_CONTEXT_ALIGN (64<<10) |
98 | #define GEN7_CONTEXT_ALIGN 4096 | |
40521054 | 99 | |
b731d33d BW |
100 | static size_t get_context_alignment(struct drm_device *dev) |
101 | { | |
102 | if (IS_GEN6(dev)) | |
103 | return GEN6_CONTEXT_ALIGN; | |
104 | ||
105 | return GEN7_CONTEXT_ALIGN; | |
106 | } | |
107 | ||
254f965c BW |
108 | static int get_context_size(struct drm_device *dev) |
109 | { | |
110 | struct drm_i915_private *dev_priv = dev->dev_private; | |
111 | int ret; | |
112 | u32 reg; | |
113 | ||
114 | switch (INTEL_INFO(dev)->gen) { | |
115 | case 6: | |
116 | reg = I915_READ(CXT_SIZE); | |
117 | ret = GEN6_CXT_TOTAL_SIZE(reg) * 64; | |
118 | break; | |
119 | case 7: | |
4f91dd6f | 120 | reg = I915_READ(GEN7_CXT_SIZE); |
2e4291e0 | 121 | if (IS_HASWELL(dev)) |
a0de80a0 | 122 | ret = HSW_CXT_TOTAL_SIZE; |
2e4291e0 BW |
123 | else |
124 | ret = GEN7_CXT_TOTAL_SIZE(reg) * 64; | |
254f965c | 125 | break; |
8897644a BW |
126 | case 8: |
127 | ret = GEN8_CXT_TOTAL_SIZE; | |
128 | break; | |
254f965c BW |
129 | default: |
130 | BUG(); | |
131 | } | |
132 | ||
133 | return ret; | |
134 | } | |
135 | ||
dce3271b | 136 | void i915_gem_context_free(struct kref *ctx_ref) |
40521054 | 137 | { |
273497e5 | 138 | struct intel_context *ctx = container_of(ctx_ref, |
ae6c4806 | 139 | typeof(*ctx), ref); |
40521054 | 140 | |
198c974d DCS |
141 | trace_i915_context_free(ctx); |
142 | ||
ae6c4806 | 143 | if (i915.enable_execlists) |
ede7d42b | 144 | intel_lr_context_free(ctx); |
c7c48dfd | 145 | |
ae6c4806 DV |
146 | i915_ppgtt_put(ctx->ppgtt); |
147 | ||
2f295791 BW |
148 | if (ctx->legacy_hw_ctx.rcs_state) |
149 | drm_gem_object_unreference(&ctx->legacy_hw_ctx.rcs_state->base); | |
c7c48dfd | 150 | list_del(&ctx->link); |
40521054 BW |
151 | kfree(ctx); |
152 | } | |
153 | ||
8c857917 | 154 | struct drm_i915_gem_object * |
aa0c13da OM |
155 | i915_gem_alloc_context_obj(struct drm_device *dev, size_t size) |
156 | { | |
157 | struct drm_i915_gem_object *obj; | |
158 | int ret; | |
159 | ||
149c86e7 CW |
160 | obj = i915_gem_object_create_stolen(dev, size); |
161 | if (obj == NULL) | |
162 | obj = i915_gem_alloc_object(dev, size); | |
aa0c13da OM |
163 | if (obj == NULL) |
164 | return ERR_PTR(-ENOMEM); | |
165 | ||
166 | /* | |
167 | * Try to make the context utilize L3 as well as LLC. | |
168 | * | |
169 | * On VLV we don't have L3 controls in the PTEs so we | |
170 | * shouldn't touch the cache level, especially as that | |
171 | * would make the object snooped which might have a | |
172 | * negative performance impact. | |
173 | */ | |
174 | if (INTEL_INFO(dev)->gen >= 7 && !IS_VALLEYVIEW(dev)) { | |
175 | ret = i915_gem_object_set_cache_level(obj, I915_CACHE_L3_LLC); | |
176 | /* Failure shouldn't ever happen this early */ | |
177 | if (WARN_ON(ret)) { | |
178 | drm_gem_object_unreference(&obj->base); | |
179 | return ERR_PTR(ret); | |
180 | } | |
181 | } | |
182 | ||
183 | return obj; | |
184 | } | |
185 | ||
273497e5 | 186 | static struct intel_context * |
0eea67eb | 187 | __create_hw_context(struct drm_device *dev, |
ee960be7 | 188 | struct drm_i915_file_private *file_priv) |
40521054 BW |
189 | { |
190 | struct drm_i915_private *dev_priv = dev->dev_private; | |
273497e5 | 191 | struct intel_context *ctx; |
c8c470af | 192 | int ret; |
40521054 | 193 | |
f94982b0 | 194 | ctx = kzalloc(sizeof(*ctx), GFP_KERNEL); |
146937e5 BW |
195 | if (ctx == NULL) |
196 | return ERR_PTR(-ENOMEM); | |
40521054 | 197 | |
dce3271b | 198 | kref_init(&ctx->ref); |
691e6415 | 199 | list_add_tail(&ctx->link, &dev_priv->context_list); |
40521054 | 200 | |
691e6415 | 201 | if (dev_priv->hw_context_size) { |
aa0c13da OM |
202 | struct drm_i915_gem_object *obj = |
203 | i915_gem_alloc_context_obj(dev, dev_priv->hw_context_size); | |
204 | if (IS_ERR(obj)) { | |
205 | ret = PTR_ERR(obj); | |
4615d4c9 | 206 | goto err_out; |
691e6415 | 207 | } |
ea0c76f8 | 208 | ctx->legacy_hw_ctx.rcs_state = obj; |
691e6415 | 209 | } |
40521054 BW |
210 | |
211 | /* Default context will never have a file_priv */ | |
691e6415 CW |
212 | if (file_priv != NULL) { |
213 | ret = idr_alloc(&file_priv->context_idr, ctx, | |
821d66dd | 214 | DEFAULT_CONTEXT_HANDLE, 0, GFP_KERNEL); |
691e6415 CW |
215 | if (ret < 0) |
216 | goto err_out; | |
217 | } else | |
821d66dd | 218 | ret = DEFAULT_CONTEXT_HANDLE; |
dce3271b MK |
219 | |
220 | ctx->file_priv = file_priv; | |
821d66dd | 221 | ctx->user_handle = ret; |
3ccfd19d BW |
222 | /* NB: Mark all slices as needing a remap so that when the context first |
223 | * loads it will restore whatever remap state already exists. If there | |
224 | * is no remap info, it will be a NOP. */ | |
225 | ctx->remap_slice = (1 << NUM_L3_SLICES(dev)) - 1; | |
40521054 | 226 | |
676fa572 CW |
227 | ctx->hang_stats.ban_period_seconds = DRM_I915_CTX_BAN_PERIOD; |
228 | ||
146937e5 | 229 | return ctx; |
40521054 BW |
230 | |
231 | err_out: | |
dce3271b | 232 | i915_gem_context_unreference(ctx); |
146937e5 | 233 | return ERR_PTR(ret); |
40521054 BW |
234 | } |
235 | ||
254f965c BW |
236 | /** |
237 | * The default context needs to exist per ring that uses contexts. It stores the | |
238 | * context state of the GPU for applications that don't utilize HW contexts, as | |
239 | * well as an idle case. | |
240 | */ | |
273497e5 | 241 | static struct intel_context * |
0eea67eb | 242 | i915_gem_create_context(struct drm_device *dev, |
d624d86e | 243 | struct drm_i915_file_private *file_priv) |
254f965c | 244 | { |
42c3b603 | 245 | const bool is_global_default_ctx = file_priv == NULL; |
273497e5 | 246 | struct intel_context *ctx; |
bdf4fd7e | 247 | int ret = 0; |
40521054 | 248 | |
b731d33d | 249 | BUG_ON(!mutex_is_locked(&dev->struct_mutex)); |
40521054 | 250 | |
0eea67eb | 251 | ctx = __create_hw_context(dev, file_priv); |
146937e5 | 252 | if (IS_ERR(ctx)) |
a45d0f6a | 253 | return ctx; |
40521054 | 254 | |
ea0c76f8 | 255 | if (is_global_default_ctx && ctx->legacy_hw_ctx.rcs_state) { |
42c3b603 CW |
256 | /* We may need to do things with the shrinker which |
257 | * require us to immediately switch back to the default | |
258 | * context. This can cause a problem as pinning the | |
259 | * default context also requires GTT space which may not | |
260 | * be available. To avoid this we always pin the default | |
261 | * context. | |
262 | */ | |
ea0c76f8 | 263 | ret = i915_gem_obj_ggtt_pin(ctx->legacy_hw_ctx.rcs_state, |
1ec9e26d | 264 | get_context_alignment(dev), 0); |
42c3b603 CW |
265 | if (ret) { |
266 | DRM_DEBUG_DRIVER("Couldn't pin %d\n", ret); | |
267 | goto err_destroy; | |
268 | } | |
269 | } | |
270 | ||
d624d86e | 271 | if (USES_FULL_PPGTT(dev)) { |
4d884705 | 272 | struct i915_hw_ppgtt *ppgtt = i915_ppgtt_create(dev, file_priv); |
bdf4fd7e BW |
273 | |
274 | if (IS_ERR_OR_NULL(ppgtt)) { | |
0eea67eb BW |
275 | DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n", |
276 | PTR_ERR(ppgtt)); | |
bdf4fd7e | 277 | ret = PTR_ERR(ppgtt); |
42c3b603 | 278 | goto err_unpin; |
ae6c4806 DV |
279 | } |
280 | ||
281 | ctx->ppgtt = ppgtt; | |
282 | } | |
bdf4fd7e | 283 | |
198c974d DCS |
284 | trace_i915_context_create(ctx); |
285 | ||
a45d0f6a | 286 | return ctx; |
9a3b5304 | 287 | |
42c3b603 | 288 | err_unpin: |
ea0c76f8 OM |
289 | if (is_global_default_ctx && ctx->legacy_hw_ctx.rcs_state) |
290 | i915_gem_object_ggtt_unpin(ctx->legacy_hw_ctx.rcs_state); | |
9a3b5304 | 291 | err_destroy: |
dce3271b | 292 | i915_gem_context_unreference(ctx); |
a45d0f6a | 293 | return ERR_PTR(ret); |
254f965c BW |
294 | } |
295 | ||
acce9ffa BW |
296 | void i915_gem_context_reset(struct drm_device *dev) |
297 | { | |
298 | struct drm_i915_private *dev_priv = dev->dev_private; | |
acce9ffa BW |
299 | int i; |
300 | ||
3e5b6f05 TD |
301 | if (i915.enable_execlists) { |
302 | struct intel_context *ctx; | |
303 | ||
304 | list_for_each_entry(ctx, &dev_priv->context_list, link) { | |
305 | intel_lr_context_reset(dev, ctx); | |
306 | } | |
307 | ||
ecdb5fd8 | 308 | return; |
3e5b6f05 | 309 | } |
ecdb5fd8 | 310 | |
acce9ffa | 311 | for (i = 0; i < I915_NUM_RINGS; i++) { |
a4872ba6 | 312 | struct intel_engine_cs *ring = &dev_priv->ring[i]; |
ea0c76f8 | 313 | struct intel_context *lctx = ring->last_context; |
acce9ffa | 314 | |
6689c167 MA |
315 | if (lctx) { |
316 | if (lctx->legacy_hw_ctx.rcs_state && i == RCS) | |
317 | i915_gem_object_ggtt_unpin(lctx->legacy_hw_ctx.rcs_state); | |
acce9ffa | 318 | |
6689c167 MA |
319 | i915_gem_context_unreference(lctx); |
320 | ring->last_context = NULL; | |
acce9ffa | 321 | } |
acce9ffa BW |
322 | } |
323 | } | |
324 | ||
8245be31 | 325 | int i915_gem_context_init(struct drm_device *dev) |
254f965c BW |
326 | { |
327 | struct drm_i915_private *dev_priv = dev->dev_private; | |
273497e5 | 328 | struct intel_context *ctx; |
a45d0f6a | 329 | int i; |
254f965c | 330 | |
2fa48d8d BW |
331 | /* Init should only be called once per module load. Eventually the |
332 | * restriction on the context_disabled check can be loosened. */ | |
333 | if (WARN_ON(dev_priv->ring[RCS].default_context)) | |
8245be31 | 334 | return 0; |
254f965c | 335 | |
ede7d42b OM |
336 | if (i915.enable_execlists) { |
337 | /* NB: intentionally left blank. We will allocate our own | |
338 | * backing objects as we need them, thank you very much */ | |
339 | dev_priv->hw_context_size = 0; | |
340 | } else if (HAS_HW_CONTEXTS(dev)) { | |
691e6415 CW |
341 | dev_priv->hw_context_size = round_up(get_context_size(dev), 4096); |
342 | if (dev_priv->hw_context_size > (1<<20)) { | |
343 | DRM_DEBUG_DRIVER("Disabling HW Contexts; invalid size %d\n", | |
344 | dev_priv->hw_context_size); | |
345 | dev_priv->hw_context_size = 0; | |
346 | } | |
254f965c BW |
347 | } |
348 | ||
d624d86e | 349 | ctx = i915_gem_create_context(dev, NULL); |
691e6415 CW |
350 | if (IS_ERR(ctx)) { |
351 | DRM_ERROR("Failed to create default global context (error %ld)\n", | |
352 | PTR_ERR(ctx)); | |
353 | return PTR_ERR(ctx); | |
254f965c BW |
354 | } |
355 | ||
ede7d42b OM |
356 | for (i = 0; i < I915_NUM_RINGS; i++) { |
357 | struct intel_engine_cs *ring = &dev_priv->ring[i]; | |
358 | ||
359 | /* NB: RCS will hold a ref for all rings */ | |
360 | ring->default_context = ctx; | |
ede7d42b | 361 | } |
67e3d297 | 362 | |
ede7d42b OM |
363 | DRM_DEBUG_DRIVER("%s context support initialized\n", |
364 | i915.enable_execlists ? "LR" : | |
365 | dev_priv->hw_context_size ? "HW" : "fake"); | |
8245be31 | 366 | return 0; |
254f965c BW |
367 | } |
368 | ||
369 | void i915_gem_context_fini(struct drm_device *dev) | |
370 | { | |
371 | struct drm_i915_private *dev_priv = dev->dev_private; | |
273497e5 | 372 | struct intel_context *dctx = dev_priv->ring[RCS].default_context; |
67e3d297 | 373 | int i; |
254f965c | 374 | |
ea0c76f8 | 375 | if (dctx->legacy_hw_ctx.rcs_state) { |
691e6415 CW |
376 | /* The only known way to stop the gpu from accessing the hw context is |
377 | * to reset it. Do this as the very last operation to avoid confusing | |
378 | * other code, leading to spurious errors. */ | |
379 | intel_gpu_reset(dev); | |
380 | ||
381 | /* When default context is created and switched to, base object refcount | |
382 | * will be 2 (+1 from object creation and +1 from do_switch()). | |
383 | * i915_gem_context_fini() will be called after gpu_idle() has switched | |
384 | * to default context. So we need to unreference the base object once | |
385 | * to offset the do_switch part, so that i915_gem_context_unreference() | |
386 | * can then free the base object correctly. */ | |
387 | WARN_ON(!dev_priv->ring[RCS].last_context); | |
388 | if (dev_priv->ring[RCS].last_context == dctx) { | |
389 | /* Fake switch to NULL context */ | |
ea0c76f8 OM |
390 | WARN_ON(dctx->legacy_hw_ctx.rcs_state->active); |
391 | i915_gem_object_ggtt_unpin(dctx->legacy_hw_ctx.rcs_state); | |
691e6415 CW |
392 | i915_gem_context_unreference(dctx); |
393 | dev_priv->ring[RCS].last_context = NULL; | |
394 | } | |
d3b448d9 | 395 | |
ea0c76f8 | 396 | i915_gem_object_ggtt_unpin(dctx->legacy_hw_ctx.rcs_state); |
67e3d297 BW |
397 | } |
398 | ||
399 | for (i = 0; i < I915_NUM_RINGS; i++) { | |
a4872ba6 | 400 | struct intel_engine_cs *ring = &dev_priv->ring[i]; |
67e3d297 BW |
401 | |
402 | if (ring->last_context) | |
403 | i915_gem_context_unreference(ring->last_context); | |
404 | ||
405 | ring->default_context = NULL; | |
0009e46c | 406 | ring->last_context = NULL; |
71b76d00 BW |
407 | } |
408 | ||
dce3271b | 409 | i915_gem_context_unreference(dctx); |
254f965c BW |
410 | } |
411 | ||
2fa48d8d BW |
412 | int i915_gem_context_enable(struct drm_i915_private *dev_priv) |
413 | { | |
a4872ba6 | 414 | struct intel_engine_cs *ring; |
2fa48d8d BW |
415 | int ret, i; |
416 | ||
2fa48d8d | 417 | BUG_ON(!dev_priv->ring[RCS].default_context); |
bdf4fd7e | 418 | |
e7778be1 TD |
419 | if (i915.enable_execlists) { |
420 | for_each_ring(ring, dev_priv, i) { | |
421 | if (ring->init_context) { | |
422 | ret = ring->init_context(ring, | |
423 | ring->default_context); | |
424 | if (ret) { | |
425 | DRM_ERROR("ring init context: %d\n", | |
426 | ret); | |
427 | return ret; | |
428 | } | |
429 | } | |
430 | } | |
ecdb5fd8 | 431 | |
e7778be1 TD |
432 | } else |
433 | for_each_ring(ring, dev_priv, i) { | |
434 | ret = i915_switch_context(ring, ring->default_context); | |
435 | if (ret) | |
436 | return ret; | |
437 | } | |
2fa48d8d BW |
438 | |
439 | return 0; | |
440 | } | |
441 | ||
40521054 BW |
442 | static int context_idr_cleanup(int id, void *p, void *data) |
443 | { | |
273497e5 | 444 | struct intel_context *ctx = p; |
40521054 | 445 | |
dce3271b | 446 | i915_gem_context_unreference(ctx); |
40521054 | 447 | return 0; |
254f965c BW |
448 | } |
449 | ||
e422b888 BW |
450 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file) |
451 | { | |
452 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
f83d6518 | 453 | struct intel_context *ctx; |
e422b888 BW |
454 | |
455 | idr_init(&file_priv->context_idr); | |
456 | ||
0eea67eb | 457 | mutex_lock(&dev->struct_mutex); |
d624d86e | 458 | ctx = i915_gem_create_context(dev, file_priv); |
0eea67eb BW |
459 | mutex_unlock(&dev->struct_mutex); |
460 | ||
f83d6518 | 461 | if (IS_ERR(ctx)) { |
0eea67eb | 462 | idr_destroy(&file_priv->context_idr); |
f83d6518 | 463 | return PTR_ERR(ctx); |
0eea67eb BW |
464 | } |
465 | ||
e422b888 BW |
466 | return 0; |
467 | } | |
468 | ||
254f965c BW |
469 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file) |
470 | { | |
40521054 | 471 | struct drm_i915_file_private *file_priv = file->driver_priv; |
254f965c | 472 | |
73c273eb | 473 | idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL); |
40521054 | 474 | idr_destroy(&file_priv->context_idr); |
40521054 BW |
475 | } |
476 | ||
273497e5 | 477 | struct intel_context * |
40521054 BW |
478 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id) |
479 | { | |
273497e5 | 480 | struct intel_context *ctx; |
72ad5c45 | 481 | |
273497e5 | 482 | ctx = (struct intel_context *)idr_find(&file_priv->context_idr, id); |
72ad5c45 BW |
483 | if (!ctx) |
484 | return ERR_PTR(-ENOENT); | |
485 | ||
486 | return ctx; | |
254f965c | 487 | } |
e0556841 BW |
488 | |
489 | static inline int | |
a4872ba6 | 490 | mi_set_context(struct intel_engine_cs *ring, |
273497e5 | 491 | struct intel_context *new_context, |
e0556841 BW |
492 | u32 hw_flags) |
493 | { | |
e80f14b6 | 494 | u32 flags = hw_flags | MI_MM_SPACE_GTT; |
2c550183 CW |
495 | const int num_rings = |
496 | /* Use an extended w/a on ivb+ if signalling from other rings */ | |
497 | i915_semaphore_is_enabled(ring->dev) ? | |
498 | hweight32(INTEL_INFO(ring->dev)->ring_mask) - 1 : | |
499 | 0; | |
500 | int len, i, ret; | |
e0556841 | 501 | |
12b0286f BW |
502 | /* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB |
503 | * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value | |
504 | * explicitly, so we rely on the value at ring init, stored in | |
505 | * itlb_before_ctx_switch. | |
506 | */ | |
057f6a8a | 507 | if (IS_GEN6(ring->dev)) { |
ac82ea2e | 508 | ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, 0); |
12b0286f BW |
509 | if (ret) |
510 | return ret; | |
511 | } | |
512 | ||
e80f14b6 BW |
513 | /* These flags are for resource streamer on HSW+ */ |
514 | if (!IS_HASWELL(ring->dev) && INTEL_INFO(ring->dev)->gen < 8) | |
515 | flags |= (MI_SAVE_EXT_STATE_EN | MI_RESTORE_EXT_STATE_EN); | |
516 | ||
2c550183 CW |
517 | |
518 | len = 4; | |
519 | if (INTEL_INFO(ring->dev)->gen >= 7) | |
520 | len += 2 + (num_rings ? 4*num_rings + 2 : 0); | |
521 | ||
522 | ret = intel_ring_begin(ring, len); | |
e0556841 BW |
523 | if (ret) |
524 | return ret; | |
525 | ||
b3f797ac | 526 | /* WaProgramMiArbOnOffAroundMiSetContext:ivb,vlv,hsw,bdw,chv */ |
2c550183 | 527 | if (INTEL_INFO(ring->dev)->gen >= 7) { |
e37ec39b | 528 | intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_DISABLE); |
2c550183 CW |
529 | if (num_rings) { |
530 | struct intel_engine_cs *signaller; | |
531 | ||
532 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(num_rings)); | |
533 | for_each_ring(signaller, to_i915(ring->dev), i) { | |
534 | if (signaller == ring) | |
535 | continue; | |
536 | ||
537 | intel_ring_emit(ring, RING_PSMI_CTL(signaller->mmio_base)); | |
538 | intel_ring_emit(ring, _MASKED_BIT_ENABLE(GEN6_PSMI_SLEEP_MSG_DISABLE)); | |
539 | } | |
540 | } | |
541 | } | |
e37ec39b | 542 | |
e0556841 BW |
543 | intel_ring_emit(ring, MI_NOOP); |
544 | intel_ring_emit(ring, MI_SET_CONTEXT); | |
ea0c76f8 | 545 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(new_context->legacy_hw_ctx.rcs_state) | |
e80f14b6 | 546 | flags); |
2b7e8082 VS |
547 | /* |
548 | * w/a: MI_SET_CONTEXT must always be followed by MI_NOOP | |
549 | * WaMiSetContext_Hang:snb,ivb,vlv | |
550 | */ | |
e0556841 BW |
551 | intel_ring_emit(ring, MI_NOOP); |
552 | ||
2c550183 CW |
553 | if (INTEL_INFO(ring->dev)->gen >= 7) { |
554 | if (num_rings) { | |
555 | struct intel_engine_cs *signaller; | |
556 | ||
557 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(num_rings)); | |
558 | for_each_ring(signaller, to_i915(ring->dev), i) { | |
559 | if (signaller == ring) | |
560 | continue; | |
561 | ||
562 | intel_ring_emit(ring, RING_PSMI_CTL(signaller->mmio_base)); | |
563 | intel_ring_emit(ring, _MASKED_BIT_DISABLE(GEN6_PSMI_SLEEP_MSG_DISABLE)); | |
564 | } | |
565 | } | |
e37ec39b | 566 | intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_ENABLE); |
2c550183 | 567 | } |
e37ec39b | 568 | |
e0556841 BW |
569 | intel_ring_advance(ring); |
570 | ||
571 | return ret; | |
572 | } | |
573 | ||
317b4e90 BW |
574 | static inline bool should_skip_switch(struct intel_engine_cs *ring, |
575 | struct intel_context *from, | |
576 | struct intel_context *to) | |
577 | { | |
563222a7 BW |
578 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
579 | ||
580 | if (to->remap_slice) | |
581 | return false; | |
582 | ||
583 | if (to->ppgtt) { | |
584 | if (from == to && !test_bit(ring->id, | |
585 | &to->ppgtt->pd_dirty_rings)) | |
586 | return true; | |
587 | } else if (dev_priv->mm.aliasing_ppgtt) { | |
588 | if (from == to && !test_bit(ring->id, | |
589 | &dev_priv->mm.aliasing_ppgtt->pd_dirty_rings)) | |
590 | return true; | |
591 | } | |
317b4e90 BW |
592 | |
593 | return false; | |
594 | } | |
595 | ||
596 | static bool | |
597 | needs_pd_load_pre(struct intel_engine_cs *ring, struct intel_context *to) | |
598 | { | |
599 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
600 | ||
601 | if (!to->ppgtt) | |
602 | return false; | |
603 | ||
604 | if (INTEL_INFO(ring->dev)->gen < 8) | |
605 | return true; | |
606 | ||
607 | if (ring != &dev_priv->ring[RCS]) | |
608 | return true; | |
609 | ||
610 | return false; | |
611 | } | |
612 | ||
613 | static bool | |
6702cf16 BW |
614 | needs_pd_load_post(struct intel_engine_cs *ring, struct intel_context *to, |
615 | u32 hw_flags) | |
317b4e90 BW |
616 | { |
617 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
618 | ||
619 | if (!to->ppgtt) | |
620 | return false; | |
621 | ||
622 | if (!IS_GEN8(ring->dev)) | |
623 | return false; | |
624 | ||
625 | if (ring != &dev_priv->ring[RCS]) | |
626 | return false; | |
627 | ||
6702cf16 | 628 | if (hw_flags & MI_RESTORE_INHIBIT) |
317b4e90 BW |
629 | return true; |
630 | ||
631 | return false; | |
632 | } | |
633 | ||
a4872ba6 | 634 | static int do_switch(struct intel_engine_cs *ring, |
273497e5 | 635 | struct intel_context *to) |
e0556841 | 636 | { |
6f65e29a | 637 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
273497e5 | 638 | struct intel_context *from = ring->last_context; |
e0556841 | 639 | u32 hw_flags = 0; |
967ab6b1 | 640 | bool uninitialized = false; |
aff43766 | 641 | struct i915_vma *vma; |
3ccfd19d | 642 | int ret, i; |
e0556841 | 643 | |
67e3d297 | 644 | if (from != NULL && ring == &dev_priv->ring[RCS]) { |
ea0c76f8 OM |
645 | BUG_ON(from->legacy_hw_ctx.rcs_state == NULL); |
646 | BUG_ON(!i915_gem_obj_is_pinned(from->legacy_hw_ctx.rcs_state)); | |
67e3d297 | 647 | } |
e0556841 | 648 | |
317b4e90 | 649 | if (should_skip_switch(ring, from, to)) |
9a3b5304 CW |
650 | return 0; |
651 | ||
7e0d96bc BW |
652 | /* Trying to pin first makes error handling easier. */ |
653 | if (ring == &dev_priv->ring[RCS]) { | |
ea0c76f8 | 654 | ret = i915_gem_obj_ggtt_pin(to->legacy_hw_ctx.rcs_state, |
1ec9e26d | 655 | get_context_alignment(ring->dev), 0); |
7e0d96bc BW |
656 | if (ret) |
657 | return ret; | |
67e3d297 BW |
658 | } |
659 | ||
acc240d4 DV |
660 | /* |
661 | * Pin can switch back to the default context if we end up calling into | |
662 | * evict_everything - as a last ditch gtt defrag effort that also | |
663 | * switches to the default context. Hence we need to reload from here. | |
664 | */ | |
665 | from = ring->last_context; | |
666 | ||
317b4e90 BW |
667 | if (needs_pd_load_pre(ring, to)) { |
668 | /* Older GENs and non render rings still want the load first, | |
669 | * "PP_DCLV followed by PP_DIR_BASE register through Load | |
670 | * Register Immediate commands in Ring Buffer before submitting | |
671 | * a context."*/ | |
198c974d | 672 | trace_switch_mm(ring, to); |
6689c167 | 673 | ret = to->ppgtt->switch_mm(to->ppgtt, ring); |
7e0d96bc BW |
674 | if (ret) |
675 | goto unpin_out; | |
563222a7 BW |
676 | |
677 | /* Doing a PD load always reloads the page dirs */ | |
678 | clear_bit(ring->id, &to->ppgtt->pd_dirty_rings); | |
7e0d96bc BW |
679 | } |
680 | ||
681 | if (ring != &dev_priv->ring[RCS]) { | |
682 | if (from) | |
683 | i915_gem_context_unreference(from); | |
684 | goto done; | |
685 | } | |
686 | ||
acc240d4 DV |
687 | /* |
688 | * Clear this page out of any CPU caches for coherent swap-in/out. Note | |
d3373a24 CW |
689 | * that thanks to write = false in this call and us not setting any gpu |
690 | * write domains when putting a context object onto the active list | |
691 | * (when switching away from it), this won't block. | |
acc240d4 DV |
692 | * |
693 | * XXX: We need a real interface to do this instead of trickery. | |
694 | */ | |
ea0c76f8 | 695 | ret = i915_gem_object_set_to_gtt_domain(to->legacy_hw_ctx.rcs_state, false); |
7e0d96bc BW |
696 | if (ret) |
697 | goto unpin_out; | |
d3373a24 | 698 | |
aff43766 | 699 | vma = i915_gem_obj_to_ggtt(to->legacy_hw_ctx.rcs_state); |
fe14d5f4 TU |
700 | if (!(vma->bound & GLOBAL_BIND)) { |
701 | ret = i915_vma_bind(vma, | |
702 | to->legacy_hw_ctx.rcs_state->cache_level, | |
703 | GLOBAL_BIND); | |
704 | /* This shouldn't ever fail. */ | |
705 | if (WARN_ONCE(ret, "GGTT context bind failed!")) | |
706 | goto unpin_out; | |
707 | } | |
3af7b857 | 708 | |
6702cf16 | 709 | if (!to->legacy_hw_ctx.initialized) { |
e0556841 | 710 | hw_flags |= MI_RESTORE_INHIBIT; |
6702cf16 BW |
711 | /* NB: If we inhibit the restore, the context is not allowed to |
712 | * die because future work may end up depending on valid address | |
713 | * space. This means we must enforce that a page table load | |
714 | * occur when this occurs. */ | |
715 | } else if (to->ppgtt && | |
716 | test_and_clear_bit(ring->id, &to->ppgtt->pd_dirty_rings)) | |
563222a7 | 717 | hw_flags |= MI_FORCE_RESTORE; |
e0556841 | 718 | |
6702cf16 BW |
719 | /* We should never emit switch_mm more than once */ |
720 | WARN_ON(needs_pd_load_pre(ring, to) && | |
721 | needs_pd_load_post(ring, to, hw_flags)); | |
722 | ||
e0556841 | 723 | ret = mi_set_context(ring, to, hw_flags); |
7e0d96bc BW |
724 | if (ret) |
725 | goto unpin_out; | |
e0556841 | 726 | |
6702cf16 BW |
727 | /* GEN8 does *not* require an explicit reload if the PDPs have been |
728 | * setup, and we do not wish to move them. | |
729 | */ | |
730 | if (needs_pd_load_post(ring, to, hw_flags)) { | |
317b4e90 BW |
731 | trace_switch_mm(ring, to); |
732 | ret = to->ppgtt->switch_mm(to->ppgtt, ring); | |
733 | /* The hardware context switch is emitted, but we haven't | |
734 | * actually changed the state - so it's probably safe to bail | |
735 | * here. Still, let the user know something dangerous has | |
736 | * happened. | |
737 | */ | |
738 | if (ret) { | |
739 | DRM_ERROR("Failed to change address space on context switch\n"); | |
740 | goto unpin_out; | |
741 | } | |
742 | } | |
743 | ||
3ccfd19d BW |
744 | for (i = 0; i < MAX_L3_SLICES; i++) { |
745 | if (!(to->remap_slice & (1<<i))) | |
746 | continue; | |
747 | ||
748 | ret = i915_gem_l3_remap(ring, i); | |
749 | /* If it failed, try again next round */ | |
750 | if (ret) | |
751 | DRM_DEBUG_DRIVER("L3 remapping failed\n"); | |
752 | else | |
753 | to->remap_slice &= ~(1<<i); | |
754 | } | |
755 | ||
e0556841 BW |
756 | /* The backing object for the context is done after switching to the |
757 | * *next* context. Therefore we cannot retire the previous context until | |
758 | * the next context has already started running. In fact, the below code | |
759 | * is a bit suboptimal because the retiring can occur simply after the | |
760 | * MI_SET_CONTEXT instead of when the next seqno has completed. | |
761 | */ | |
112522f6 | 762 | if (from != NULL) { |
ea0c76f8 OM |
763 | from->legacy_hw_ctx.rcs_state->base.read_domains = I915_GEM_DOMAIN_INSTRUCTION; |
764 | i915_vma_move_to_active(i915_gem_obj_to_ggtt(from->legacy_hw_ctx.rcs_state), ring); | |
e0556841 BW |
765 | /* As long as MI_SET_CONTEXT is serializing, ie. it flushes the |
766 | * whole damn pipeline, we don't need to explicitly mark the | |
767 | * object dirty. The only exception is that the context must be | |
768 | * correct in case the object gets swapped out. Ideally we'd be | |
769 | * able to defer doing this until we know the object would be | |
770 | * swapped, but there is no way to do that yet. | |
771 | */ | |
ea0c76f8 | 772 | from->legacy_hw_ctx.rcs_state->dirty = 1; |
41c52415 JH |
773 | BUG_ON(i915_gem_request_get_ring( |
774 | from->legacy_hw_ctx.rcs_state->last_read_req) != ring); | |
112522f6 | 775 | |
c0321e2c | 776 | /* obj is kept alive until the next request by its active ref */ |
ea0c76f8 | 777 | i915_gem_object_ggtt_unpin(from->legacy_hw_ctx.rcs_state); |
112522f6 | 778 | i915_gem_context_unreference(from); |
e0556841 BW |
779 | } |
780 | ||
6702cf16 | 781 | uninitialized = !to->legacy_hw_ctx.initialized; |
ea0c76f8 | 782 | to->legacy_hw_ctx.initialized = true; |
967ab6b1 | 783 | |
67e3d297 | 784 | done: |
112522f6 CW |
785 | i915_gem_context_reference(to); |
786 | ring->last_context = to; | |
e0556841 | 787 | |
967ab6b1 | 788 | if (uninitialized) { |
86d7f238 | 789 | if (ring->init_context) { |
771b9a53 | 790 | ret = ring->init_context(ring, to); |
86d7f238 AS |
791 | if (ret) |
792 | DRM_ERROR("ring init context: %d\n", ret); | |
793 | } | |
46470fc9 MK |
794 | } |
795 | ||
e0556841 | 796 | return 0; |
7e0d96bc BW |
797 | |
798 | unpin_out: | |
799 | if (ring->id == RCS) | |
ea0c76f8 | 800 | i915_gem_object_ggtt_unpin(to->legacy_hw_ctx.rcs_state); |
7e0d96bc | 801 | return ret; |
e0556841 BW |
802 | } |
803 | ||
804 | /** | |
805 | * i915_switch_context() - perform a GPU context switch. | |
806 | * @ring: ring for which we'll execute the context switch | |
96a6f0f1 | 807 | * @to: the context to switch to |
e0556841 BW |
808 | * |
809 | * The context life cycle is simple. The context refcount is incremented and | |
810 | * decremented by 1 and create and destroy. If the context is in use by the GPU, | |
ecdb5fd8 | 811 | * it will have a refcount > 1. This allows us to destroy the context abstract |
e0556841 | 812 | * object while letting the normal object tracking destroy the backing BO. |
ecdb5fd8 TD |
813 | * |
814 | * This function should not be used in execlists mode. Instead the context is | |
815 | * switched by writing to the ELSP and requests keep a reference to their | |
816 | * context. | |
e0556841 | 817 | */ |
a4872ba6 | 818 | int i915_switch_context(struct intel_engine_cs *ring, |
273497e5 | 819 | struct intel_context *to) |
e0556841 BW |
820 | { |
821 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
e0556841 | 822 | |
ecdb5fd8 | 823 | WARN_ON(i915.enable_execlists); |
0eea67eb BW |
824 | WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); |
825 | ||
ea0c76f8 | 826 | if (to->legacy_hw_ctx.rcs_state == NULL) { /* We have the fake context */ |
691e6415 CW |
827 | if (to != ring->last_context) { |
828 | i915_gem_context_reference(to); | |
829 | if (ring->last_context) | |
830 | i915_gem_context_unreference(ring->last_context); | |
831 | ring->last_context = to; | |
832 | } | |
c482972a | 833 | return 0; |
a95f6a00 | 834 | } |
c482972a | 835 | |
67e3d297 | 836 | return do_switch(ring, to); |
e0556841 | 837 | } |
84624813 | 838 | |
ec3e9963 | 839 | static bool contexts_enabled(struct drm_device *dev) |
691e6415 | 840 | { |
ec3e9963 | 841 | return i915.enable_execlists || to_i915(dev)->hw_context_size; |
691e6415 CW |
842 | } |
843 | ||
84624813 BW |
844 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
845 | struct drm_file *file) | |
846 | { | |
84624813 BW |
847 | struct drm_i915_gem_context_create *args = data; |
848 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
273497e5 | 849 | struct intel_context *ctx; |
84624813 BW |
850 | int ret; |
851 | ||
ec3e9963 | 852 | if (!contexts_enabled(dev)) |
5fa8be65 DV |
853 | return -ENODEV; |
854 | ||
84624813 BW |
855 | ret = i915_mutex_lock_interruptible(dev); |
856 | if (ret) | |
857 | return ret; | |
858 | ||
d624d86e | 859 | ctx = i915_gem_create_context(dev, file_priv); |
84624813 | 860 | mutex_unlock(&dev->struct_mutex); |
be636387 DC |
861 | if (IS_ERR(ctx)) |
862 | return PTR_ERR(ctx); | |
84624813 | 863 | |
821d66dd | 864 | args->ctx_id = ctx->user_handle; |
84624813 BW |
865 | DRM_DEBUG_DRIVER("HW context %d created\n", args->ctx_id); |
866 | ||
be636387 | 867 | return 0; |
84624813 BW |
868 | } |
869 | ||
870 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
871 | struct drm_file *file) | |
872 | { | |
873 | struct drm_i915_gem_context_destroy *args = data; | |
874 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
273497e5 | 875 | struct intel_context *ctx; |
84624813 BW |
876 | int ret; |
877 | ||
821d66dd | 878 | if (args->ctx_id == DEFAULT_CONTEXT_HANDLE) |
c2cf2416 | 879 | return -ENOENT; |
0eea67eb | 880 | |
84624813 BW |
881 | ret = i915_mutex_lock_interruptible(dev); |
882 | if (ret) | |
883 | return ret; | |
884 | ||
885 | ctx = i915_gem_context_get(file_priv, args->ctx_id); | |
72ad5c45 | 886 | if (IS_ERR(ctx)) { |
84624813 | 887 | mutex_unlock(&dev->struct_mutex); |
72ad5c45 | 888 | return PTR_ERR(ctx); |
84624813 BW |
889 | } |
890 | ||
821d66dd | 891 | idr_remove(&ctx->file_priv->context_idr, ctx->user_handle); |
dce3271b | 892 | i915_gem_context_unreference(ctx); |
84624813 BW |
893 | mutex_unlock(&dev->struct_mutex); |
894 | ||
895 | DRM_DEBUG_DRIVER("HW context %d destroyed\n", args->ctx_id); | |
896 | return 0; | |
897 | } | |
c9dc0f35 CW |
898 | |
899 | int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data, | |
900 | struct drm_file *file) | |
901 | { | |
902 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
903 | struct drm_i915_gem_context_param *args = data; | |
904 | struct intel_context *ctx; | |
905 | int ret; | |
906 | ||
907 | ret = i915_mutex_lock_interruptible(dev); | |
908 | if (ret) | |
909 | return ret; | |
910 | ||
911 | ctx = i915_gem_context_get(file_priv, args->ctx_id); | |
912 | if (IS_ERR(ctx)) { | |
913 | mutex_unlock(&dev->struct_mutex); | |
914 | return PTR_ERR(ctx); | |
915 | } | |
916 | ||
917 | args->size = 0; | |
918 | switch (args->param) { | |
919 | case I915_CONTEXT_PARAM_BAN_PERIOD: | |
920 | args->value = ctx->hang_stats.ban_period_seconds; | |
921 | break; | |
922 | default: | |
923 | ret = -EINVAL; | |
924 | break; | |
925 | } | |
926 | mutex_unlock(&dev->struct_mutex); | |
927 | ||
928 | return ret; | |
929 | } | |
930 | ||
931 | int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data, | |
932 | struct drm_file *file) | |
933 | { | |
934 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
935 | struct drm_i915_gem_context_param *args = data; | |
936 | struct intel_context *ctx; | |
937 | int ret; | |
938 | ||
939 | ret = i915_mutex_lock_interruptible(dev); | |
940 | if (ret) | |
941 | return ret; | |
942 | ||
943 | ctx = i915_gem_context_get(file_priv, args->ctx_id); | |
944 | if (IS_ERR(ctx)) { | |
945 | mutex_unlock(&dev->struct_mutex); | |
946 | return PTR_ERR(ctx); | |
947 | } | |
948 | ||
949 | switch (args->param) { | |
950 | case I915_CONTEXT_PARAM_BAN_PERIOD: | |
951 | if (args->size) | |
952 | ret = -EINVAL; | |
953 | else if (args->value < ctx->hang_stats.ban_period_seconds && | |
954 | !capable(CAP_SYS_ADMIN)) | |
955 | ret = -EPERM; | |
956 | else | |
957 | ctx->hang_stats.ban_period_seconds = args->value; | |
958 | break; | |
959 | default: | |
960 | ret = -EINVAL; | |
961 | break; | |
962 | } | |
963 | mutex_unlock(&dev->struct_mutex); | |
964 | ||
965 | return ret; | |
966 | } |