Commit | Line | Data |
---|---|---|
0260c420 BW |
1 | /* |
2 | * Copyright © 2014 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Please try to maintain the following order within this file unless it makes | |
24 | * sense to do otherwise. From top to bottom: | |
25 | * 1. typedefs | |
26 | * 2. #defines, and macros | |
27 | * 3. structure definitions | |
28 | * 4. function prototypes | |
29 | * | |
30 | * Within each section, please try to order by generation in ascending order, | |
31 | * from top to bottom (ie. gen6 on the top, gen8 on the bottom). | |
32 | */ | |
33 | ||
34 | #ifndef __I915_GEM_GTT_H__ | |
35 | #define __I915_GEM_GTT_H__ | |
36 | ||
4d884705 DV |
37 | struct drm_i915_file_private; |
38 | ||
07749ef3 MT |
39 | typedef uint32_t gen6_pte_t; |
40 | typedef uint64_t gen8_pte_t; | |
41 | typedef uint64_t gen8_pde_t; | |
0260c420 BW |
42 | |
43 | #define gtt_total_entries(gtt) ((gtt).base.total >> PAGE_SHIFT) | |
44 | ||
07749ef3 | 45 | |
0260c420 BW |
46 | /* gen6-hsw has bit 11-4 for physical addr bit 39-32 */ |
47 | #define GEN6_GTT_ADDR_ENCODE(addr) ((addr) | (((addr) >> 28) & 0xff0)) | |
48 | #define GEN6_PTE_ADDR_ENCODE(addr) GEN6_GTT_ADDR_ENCODE(addr) | |
49 | #define GEN6_PDE_ADDR_ENCODE(addr) GEN6_GTT_ADDR_ENCODE(addr) | |
50 | #define GEN6_PTE_CACHE_LLC (2 << 1) | |
51 | #define GEN6_PTE_UNCACHED (1 << 1) | |
52 | #define GEN6_PTE_VALID (1 << 0) | |
53 | ||
07749ef3 MT |
54 | #define I915_PTES(pte_len) (PAGE_SIZE / (pte_len)) |
55 | #define I915_PTE_MASK(pte_len) (I915_PTES(pte_len) - 1) | |
56 | #define I915_PDES 512 | |
57 | #define I915_PDE_MASK (I915_PDES - 1) | |
678d96fb | 58 | #define NUM_PTE(pde_shift) (1 << (pde_shift - PAGE_SHIFT)) |
07749ef3 MT |
59 | |
60 | #define GEN6_PTES I915_PTES(sizeof(gen6_pte_t)) | |
61 | #define GEN6_PD_SIZE (I915_PDES * PAGE_SIZE) | |
0260c420 | 62 | #define GEN6_PD_ALIGN (PAGE_SIZE * 16) |
678d96fb | 63 | #define GEN6_PDE_SHIFT 22 |
0260c420 BW |
64 | #define GEN6_PDE_VALID (1 << 0) |
65 | ||
66 | #define GEN7_PTE_CACHE_L3_LLC (3 << 1) | |
67 | ||
68 | #define BYT_PTE_SNOOPED_BY_CPU_CACHES (1 << 2) | |
69 | #define BYT_PTE_WRITEABLE (1 << 1) | |
70 | ||
71 | /* Cacheability Control is a 4-bit value. The low three bits are stored in bits | |
72 | * 3:1 of the PTE, while the fourth bit is stored in bit 11 of the PTE. | |
73 | */ | |
74 | #define HSW_CACHEABILITY_CONTROL(bits) ((((bits) & 0x7) << 1) | \ | |
75 | (((bits) & 0x8) << (11 - 3))) | |
76 | #define HSW_WB_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x2) | |
77 | #define HSW_WB_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x3) | |
78 | #define HSW_WB_ELLC_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x8) | |
79 | #define HSW_WB_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0xb) | |
80 | #define HSW_WT_ELLC_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x7) | |
81 | #define HSW_WT_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x6) | |
82 | #define HSW_PTE_UNCACHED (0) | |
83 | #define HSW_GTT_ADDR_ENCODE(addr) ((addr) | (((addr) >> 28) & 0x7f0)) | |
84 | #define HSW_PTE_ADDR_ENCODE(addr) HSW_GTT_ADDR_ENCODE(addr) | |
85 | ||
86 | /* GEN8 legacy style address is defined as a 3 level page table: | |
87 | * 31:30 | 29:21 | 20:12 | 11:0 | |
88 | * PDPE | PDE | PTE | offset | |
89 | * The difference as compared to normal x86 3 level page table is the PDPEs are | |
90 | * programmed via register. | |
91 | */ | |
92 | #define GEN8_PDPE_SHIFT 30 | |
93 | #define GEN8_PDPE_MASK 0x3 | |
94 | #define GEN8_PDE_SHIFT 21 | |
95 | #define GEN8_PDE_MASK 0x1ff | |
96 | #define GEN8_PTE_SHIFT 12 | |
97 | #define GEN8_PTE_MASK 0x1ff | |
76643600 | 98 | #define GEN8_LEGACY_PDPES 4 |
07749ef3 | 99 | #define GEN8_PTES I915_PTES(sizeof(gen8_pte_t)) |
0260c420 BW |
100 | |
101 | #define PPAT_UNCACHED_INDEX (_PAGE_PWT | _PAGE_PCD) | |
102 | #define PPAT_CACHED_PDE_INDEX 0 /* WB LLC */ | |
103 | #define PPAT_CACHED_INDEX _PAGE_PAT /* WB LLCeLLC */ | |
104 | #define PPAT_DISPLAY_ELLC_INDEX _PAGE_PCD /* WT eLLC */ | |
105 | ||
ee0ce478 | 106 | #define CHV_PPAT_SNOOP (1<<6) |
0260c420 BW |
107 | #define GEN8_PPAT_AGE(x) (x<<4) |
108 | #define GEN8_PPAT_LLCeLLC (3<<2) | |
109 | #define GEN8_PPAT_LLCELLC (2<<2) | |
110 | #define GEN8_PPAT_LLC (1<<2) | |
111 | #define GEN8_PPAT_WB (3<<0) | |
112 | #define GEN8_PPAT_WT (2<<0) | |
113 | #define GEN8_PPAT_WC (1<<0) | |
114 | #define GEN8_PPAT_UC (0<<0) | |
115 | #define GEN8_PPAT_ELLC_OVERRIDE (0<<2) | |
116 | #define GEN8_PPAT(i, x) ((uint64_t) (x) << ((i) * 8)) | |
117 | ||
fe14d5f4 TU |
118 | enum i915_ggtt_view_type { |
119 | I915_GGTT_VIEW_NORMAL = 0, | |
50470bb0 TU |
120 | I915_GGTT_VIEW_ROTATED |
121 | }; | |
122 | ||
123 | struct intel_rotation_info { | |
124 | unsigned int height; | |
125 | unsigned int pitch; | |
126 | uint32_t pixel_format; | |
127 | uint64_t fb_modifier; | |
fe14d5f4 TU |
128 | }; |
129 | ||
130 | struct i915_ggtt_view { | |
131 | enum i915_ggtt_view_type type; | |
132 | ||
133 | struct sg_table *pages; | |
50470bb0 TU |
134 | |
135 | union { | |
136 | struct intel_rotation_info rotation_info; | |
137 | }; | |
fe14d5f4 TU |
138 | }; |
139 | ||
140 | extern const struct i915_ggtt_view i915_ggtt_view_normal; | |
9abc4648 | 141 | extern const struct i915_ggtt_view i915_ggtt_view_rotated; |
fe14d5f4 | 142 | |
0260c420 | 143 | enum i915_cache_level; |
fe14d5f4 | 144 | |
0260c420 BW |
145 | /** |
146 | * A VMA represents a GEM BO that is bound into an address space. Therefore, a | |
147 | * VMA's presence cannot be guaranteed before binding, or after unbinding the | |
148 | * object into/from the address space. | |
149 | * | |
150 | * To make things as simple as possible (ie. no refcounting), a VMA's lifetime | |
151 | * will always be <= an objects lifetime. So object refcounting should cover us. | |
152 | */ | |
153 | struct i915_vma { | |
154 | struct drm_mm_node node; | |
155 | struct drm_i915_gem_object *obj; | |
156 | struct i915_address_space *vm; | |
157 | ||
aff43766 TU |
158 | /** Flags and address space this VMA is bound to */ |
159 | #define GLOBAL_BIND (1<<0) | |
160 | #define LOCAL_BIND (1<<1) | |
161 | #define PTE_READ_ONLY (1<<2) | |
162 | unsigned int bound : 4; | |
163 | ||
fe14d5f4 TU |
164 | /** |
165 | * Support different GGTT views into the same object. | |
166 | * This means there can be multiple VMA mappings per object and per VM. | |
167 | * i915_ggtt_view_type is used to distinguish between those entries. | |
168 | * The default one of zero (I915_GGTT_VIEW_NORMAL) is default and also | |
169 | * assumed in GEM functions which take no ggtt view parameter. | |
170 | */ | |
171 | struct i915_ggtt_view ggtt_view; | |
172 | ||
0260c420 BW |
173 | /** This object's place on the active/inactive lists */ |
174 | struct list_head mm_list; | |
175 | ||
176 | struct list_head vma_link; /* Link in the object's VMA list */ | |
177 | ||
178 | /** This vma's place in the batchbuffer or on the eviction list */ | |
179 | struct list_head exec_list; | |
180 | ||
181 | /** | |
182 | * Used for performing relocations during execbuffer insertion. | |
183 | */ | |
184 | struct hlist_node exec_node; | |
185 | unsigned long exec_handle; | |
186 | struct drm_i915_gem_exec_object2 *exec_entry; | |
187 | ||
188 | /** | |
189 | * How many users have pinned this object in GTT space. The following | |
4feb7659 DV |
190 | * users can each hold at most one reference: pwrite/pread, execbuffer |
191 | * (objects are not allowed multiple times for the same batchbuffer), | |
192 | * and the framebuffer code. When switching/pageflipping, the | |
193 | * framebuffer code has at most two buffers pinned per crtc. | |
0260c420 BW |
194 | * |
195 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
196 | * bits with absolutely no headroom. So use 4 bits. */ | |
197 | unsigned int pin_count:4; | |
198 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf | |
0260c420 BW |
199 | }; |
200 | ||
ec565b3c | 201 | struct i915_page_table { |
d7b3de91 | 202 | struct page *page; |
7324cc04 | 203 | dma_addr_t daddr; |
678d96fb BW |
204 | |
205 | unsigned long *used_ptes; | |
d7b3de91 BW |
206 | }; |
207 | ||
ec565b3c | 208 | struct i915_page_directory { |
d7b3de91 | 209 | struct page *page; /* NULL for GEN6-GEN7 */ |
7324cc04 BW |
210 | union { |
211 | uint32_t pd_offset; | |
212 | dma_addr_t daddr; | |
213 | }; | |
214 | ||
33c8819f | 215 | unsigned long *used_pdes; |
ec565b3c | 216 | struct i915_page_table *page_table[I915_PDES]; /* PDEs */ |
d7b3de91 BW |
217 | }; |
218 | ||
ec565b3c | 219 | struct i915_page_directory_pointer { |
d7b3de91 | 220 | /* struct page *page; */ |
33c8819f | 221 | DECLARE_BITMAP(used_pdpes, GEN8_LEGACY_PDPES); |
ec565b3c | 222 | struct i915_page_directory *page_directory[GEN8_LEGACY_PDPES]; |
d7b3de91 BW |
223 | }; |
224 | ||
0260c420 BW |
225 | struct i915_address_space { |
226 | struct drm_mm mm; | |
227 | struct drm_device *dev; | |
228 | struct list_head global_link; | |
229 | unsigned long start; /* Start offset always 0 for dri2 */ | |
230 | size_t total; /* size addr space maps (ex. 2GB for ggtt) */ | |
231 | ||
232 | struct { | |
233 | dma_addr_t addr; | |
234 | struct page *page; | |
235 | } scratch; | |
236 | ||
237 | /** | |
238 | * List of objects currently involved in rendering. | |
239 | * | |
240 | * Includes buffers having the contents of their GPU caches | |
97b2a6a1 | 241 | * flushed, not necessarily primitives. last_read_req |
0260c420 BW |
242 | * represents when the rendering involved will be completed. |
243 | * | |
244 | * A reference is held on the buffer while on this list. | |
245 | */ | |
246 | struct list_head active_list; | |
247 | ||
248 | /** | |
249 | * LRU list of objects which are not in the ringbuffer and | |
250 | * are ready to unbind, but are still in the GTT. | |
251 | * | |
97b2a6a1 | 252 | * last_read_req is NULL while an object is in this list. |
0260c420 BW |
253 | * |
254 | * A reference is not held on the buffer while on this list, | |
255 | * as merely being GTT-bound shouldn't prevent its being | |
256 | * freed, and we'll pull it off the list in the free path. | |
257 | */ | |
258 | struct list_head inactive_list; | |
259 | ||
260 | /* FIXME: Need a more generic return type */ | |
07749ef3 MT |
261 | gen6_pte_t (*pte_encode)(dma_addr_t addr, |
262 | enum i915_cache_level level, | |
263 | bool valid, u32 flags); /* Create a valid PTE */ | |
678d96fb BW |
264 | int (*allocate_va_range)(struct i915_address_space *vm, |
265 | uint64_t start, | |
266 | uint64_t length); | |
0260c420 BW |
267 | void (*clear_range)(struct i915_address_space *vm, |
268 | uint64_t start, | |
269 | uint64_t length, | |
270 | bool use_scratch); | |
271 | void (*insert_entries)(struct i915_address_space *vm, | |
272 | struct sg_table *st, | |
273 | uint64_t start, | |
24f3a8cf | 274 | enum i915_cache_level cache_level, u32 flags); |
0260c420 | 275 | void (*cleanup)(struct i915_address_space *vm); |
777dc5bb DV |
276 | /** Unmap an object from an address space. This usually consists of |
277 | * setting the valid PTE entries to a reserved scratch page. */ | |
278 | void (*unbind_vma)(struct i915_vma *vma); | |
279 | /* Map an object into an address space with the given cache flags. */ | |
280 | void (*bind_vma)(struct i915_vma *vma, | |
281 | enum i915_cache_level cache_level, | |
282 | u32 flags); | |
0260c420 BW |
283 | }; |
284 | ||
285 | /* The Graphics Translation Table is the way in which GEN hardware translates a | |
286 | * Graphics Virtual Address into a Physical Address. In addition to the normal | |
287 | * collateral associated with any va->pa translations GEN hardware also has a | |
288 | * portion of the GTT which can be mapped by the CPU and remain both coherent | |
289 | * and correct (in cases like swizzling). That region is referred to as GMADR in | |
290 | * the spec. | |
291 | */ | |
292 | struct i915_gtt { | |
293 | struct i915_address_space base; | |
294 | size_t stolen_size; /* Total size of stolen memory */ | |
295 | ||
296 | unsigned long mappable_end; /* End offset that we can CPU map */ | |
297 | struct io_mapping *mappable; /* Mapping to our CPU mappable region */ | |
298 | phys_addr_t mappable_base; /* PA of our GMADR */ | |
299 | ||
300 | /** "Graphics Stolen Memory" holds the global PTEs */ | |
301 | void __iomem *gsm; | |
302 | ||
303 | bool do_idle_maps; | |
304 | ||
305 | int mtrr; | |
306 | ||
307 | /* global gtt ops */ | |
308 | int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total, | |
309 | size_t *stolen, phys_addr_t *mappable_base, | |
310 | unsigned long *mappable_end); | |
311 | }; | |
312 | ||
313 | struct i915_hw_ppgtt { | |
314 | struct i915_address_space base; | |
315 | struct kref ref; | |
316 | struct drm_mm_node node; | |
563222a7 | 317 | unsigned long pd_dirty_rings; |
d7b3de91 | 318 | union { |
ec565b3c MT |
319 | struct i915_page_directory_pointer pdp; |
320 | struct i915_page_directory pd; | |
d7b3de91 | 321 | }; |
0260c420 | 322 | |
ec565b3c | 323 | struct i915_page_table *scratch_pt; |
7cb6d7ac | 324 | struct i915_page_directory *scratch_pd; |
4933d519 | 325 | |
4d884705 | 326 | struct drm_i915_file_private *file_priv; |
0260c420 | 327 | |
678d96fb BW |
328 | gen6_pte_t __iomem *pd_addr; |
329 | ||
0260c420 BW |
330 | int (*enable)(struct i915_hw_ppgtt *ppgtt); |
331 | int (*switch_mm)(struct i915_hw_ppgtt *ppgtt, | |
6689c167 | 332 | struct intel_engine_cs *ring); |
0260c420 BW |
333 | void (*debug_dump)(struct i915_hw_ppgtt *ppgtt, struct seq_file *m); |
334 | }; | |
335 | ||
678d96fb BW |
336 | /* For each pde iterates over every pde between from start until start + length. |
337 | * If start, and start+length are not perfectly divisible, the macro will round | |
338 | * down, and up as needed. The macro modifies pde, start, and length. Dev is | |
339 | * only used to differentiate shift values. Temp is temp. On gen6/7, start = 0, | |
340 | * and length = 2G effectively iterates over every PDE in the system. | |
341 | * | |
342 | * XXX: temp is not actually needed, but it saves doing the ALIGN operation. | |
343 | */ | |
344 | #define gen6_for_each_pde(pt, pd, start, length, temp, iter) \ | |
fdc454c1 MT |
345 | for (iter = gen6_pde_index(start); \ |
346 | pt = (pd)->page_table[iter], length > 0 && iter < I915_PDES; \ | |
347 | iter++, \ | |
678d96fb BW |
348 | temp = ALIGN(start+1, 1 << GEN6_PDE_SHIFT) - start, \ |
349 | temp = min_t(unsigned, temp, length), \ | |
350 | start += temp, length -= temp) | |
351 | ||
09942c65 MT |
352 | #define gen6_for_all_pdes(pt, ppgtt, iter) \ |
353 | for (iter = 0; \ | |
354 | pt = ppgtt->pd.page_table[iter], iter < I915_PDES; \ | |
355 | iter++) | |
356 | ||
678d96fb BW |
357 | static inline uint32_t i915_pte_index(uint64_t address, uint32_t pde_shift) |
358 | { | |
359 | const uint32_t mask = NUM_PTE(pde_shift) - 1; | |
360 | ||
361 | return (address >> PAGE_SHIFT) & mask; | |
362 | } | |
363 | ||
364 | /* Helper to counts the number of PTEs within the given length. This count | |
365 | * does not cross a page table boundary, so the max value would be | |
366 | * GEN6_PTES for GEN6, and GEN8_PTES for GEN8. | |
367 | */ | |
368 | static inline uint32_t i915_pte_count(uint64_t addr, size_t length, | |
369 | uint32_t pde_shift) | |
370 | { | |
371 | const uint64_t mask = ~((1 << pde_shift) - 1); | |
372 | uint64_t end; | |
373 | ||
374 | WARN_ON(length == 0); | |
375 | WARN_ON(offset_in_page(addr|length)); | |
376 | ||
377 | end = addr + length; | |
378 | ||
379 | if ((addr & mask) != (end & mask)) | |
380 | return NUM_PTE(pde_shift) - i915_pte_index(addr, pde_shift); | |
381 | ||
382 | return i915_pte_index(end, pde_shift) - i915_pte_index(addr, pde_shift); | |
383 | } | |
384 | ||
385 | static inline uint32_t i915_pde_index(uint64_t addr, uint32_t shift) | |
386 | { | |
387 | return (addr >> shift) & I915_PDE_MASK; | |
388 | } | |
389 | ||
390 | static inline uint32_t gen6_pte_index(uint32_t addr) | |
391 | { | |
392 | return i915_pte_index(addr, GEN6_PDE_SHIFT); | |
393 | } | |
394 | ||
395 | static inline size_t gen6_pte_count(uint32_t addr, uint32_t length) | |
396 | { | |
397 | return i915_pte_count(addr, length, GEN6_PDE_SHIFT); | |
398 | } | |
399 | ||
400 | static inline uint32_t gen6_pde_index(uint32_t addr) | |
401 | { | |
402 | return i915_pde_index(addr, GEN6_PDE_SHIFT); | |
403 | } | |
404 | ||
9271d959 MT |
405 | /* Equivalent to the gen6 version, For each pde iterates over every pde |
406 | * between from start until start + length. On gen8+ it simply iterates | |
407 | * over every page directory entry in a page directory. | |
408 | */ | |
409 | #define gen8_for_each_pde(pt, pd, start, length, temp, iter) \ | |
410 | for (iter = gen8_pde_index(start); \ | |
411 | pt = (pd)->page_table[iter], length > 0 && iter < I915_PDES; \ | |
412 | iter++, \ | |
413 | temp = ALIGN(start+1, 1 << GEN8_PDE_SHIFT) - start, \ | |
414 | temp = min(temp, length), \ | |
415 | start += temp, length -= temp) | |
416 | ||
417 | #define gen8_for_each_pdpe(pd, pdp, start, length, temp, iter) \ | |
418 | for (iter = gen8_pdpe_index(start); \ | |
419 | pd = (pdp)->page_directory[iter], length > 0 && iter < GEN8_LEGACY_PDPES; \ | |
420 | iter++, \ | |
421 | temp = ALIGN(start+1, 1 << GEN8_PDPE_SHIFT) - start, \ | |
422 | temp = min(temp, length), \ | |
423 | start += temp, length -= temp) | |
424 | ||
425 | /* Clamp length to the next page_directory boundary */ | |
426 | static inline uint64_t gen8_clamp_pd(uint64_t start, uint64_t length) | |
427 | { | |
428 | uint64_t next_pd = ALIGN(start + 1, 1 << GEN8_PDPE_SHIFT); | |
429 | ||
430 | if (next_pd > (start + length)) | |
431 | return length; | |
432 | ||
433 | return next_pd - start; | |
434 | } | |
435 | ||
436 | static inline uint32_t gen8_pte_index(uint64_t address) | |
437 | { | |
438 | return i915_pte_index(address, GEN8_PDE_SHIFT); | |
439 | } | |
440 | ||
441 | static inline uint32_t gen8_pde_index(uint64_t address) | |
442 | { | |
443 | return i915_pde_index(address, GEN8_PDE_SHIFT); | |
444 | } | |
445 | ||
446 | static inline uint32_t gen8_pdpe_index(uint64_t address) | |
447 | { | |
448 | return (address >> GEN8_PDPE_SHIFT) & GEN8_PDPE_MASK; | |
449 | } | |
450 | ||
451 | static inline uint32_t gen8_pml4e_index(uint64_t address) | |
452 | { | |
453 | WARN_ON(1); /* For 64B */ | |
454 | return 0; | |
455 | } | |
456 | ||
33c8819f MT |
457 | static inline size_t gen8_pte_count(uint64_t address, uint64_t length) |
458 | { | |
459 | return i915_pte_count(address, length, GEN8_PDE_SHIFT); | |
460 | } | |
461 | ||
0260c420 BW |
462 | int i915_gem_gtt_init(struct drm_device *dev); |
463 | void i915_gem_init_global_gtt(struct drm_device *dev); | |
90d0a0e8 | 464 | void i915_global_gtt_cleanup(struct drm_device *dev); |
0260c420 | 465 | |
ee960be7 DV |
466 | |
467 | int i915_ppgtt_init(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt); | |
82460d97 | 468 | int i915_ppgtt_init_hw(struct drm_device *dev); |
ee960be7 | 469 | void i915_ppgtt_release(struct kref *kref); |
4d884705 DV |
470 | struct i915_hw_ppgtt *i915_ppgtt_create(struct drm_device *dev, |
471 | struct drm_i915_file_private *fpriv); | |
ee960be7 DV |
472 | static inline void i915_ppgtt_get(struct i915_hw_ppgtt *ppgtt) |
473 | { | |
474 | if (ppgtt) | |
475 | kref_get(&ppgtt->ref); | |
476 | } | |
477 | static inline void i915_ppgtt_put(struct i915_hw_ppgtt *ppgtt) | |
478 | { | |
479 | if (ppgtt) | |
480 | kref_put(&ppgtt->ref, i915_ppgtt_release); | |
481 | } | |
0260c420 BW |
482 | |
483 | void i915_check_and_clear_faults(struct drm_device *dev); | |
484 | void i915_gem_suspend_gtt_mappings(struct drm_device *dev); | |
485 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); | |
486 | ||
487 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); | |
488 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); | |
489 | ||
9abc4648 JL |
490 | static inline bool |
491 | i915_ggtt_view_equal(const struct i915_ggtt_view *a, | |
492 | const struct i915_ggtt_view *b) | |
493 | { | |
494 | if (WARN_ON(!a || !b)) | |
495 | return false; | |
496 | ||
497 | return a->type == b->type; | |
498 | } | |
499 | ||
0260c420 | 500 | #endif |