projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Implement workaround for broken CS tlb on i830/845
[deliverable/linux.git] / drivers / gpu / drm / i915 / i915_irq.c
CommitLineData
0d6aa60b 1/* i915_irq.c -- IRQ support for the I915 -*- linux-c -*-
1da177e4 2 */
0d6aa60b 3/*
1da177e4
LT		 4 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
5 * All Rights Reserved.
bc54fd1a
DA		 6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the
9 * "Software"), to deal in the Software without restriction, including
10 * without limitation the rights to use, copy, modify, merge, publish,
11 * distribute, sub license, and/or sell copies of the Software, and to
12 * permit persons to whom the Software is furnished to do so, subject to
13 * the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the
16 * next paragraph) shall be included in all copies or substantial portions
17 * of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
22 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
23 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
24 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
25 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 *
0d6aa60b 27 */
1da177e4 28
a70491cc
JP		 29#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
30
63eeaf38 31#include <linux/sysrq.h>
5a0e3ad6 32#include <linux/slab.h>
760285e7
DH		 33#include <drm/drmP.h>
34#include <drm/i915_drm.h>
1da177e4 35#include "i915_drv.h"
1c5d22f7 36#include "i915_trace.h"
79e53945 37#include "intel_drv.h"
1da177e4 38
036a4a7d 39/* For display hotplug interrupt */
995b6762 40static void
f2b115e6 41ironlake_enable_display_irq(drm_i915_private_t *dev_priv, u32 mask)
036a4a7d 42{
1ec14ad3
CW		 43 if ((dev_priv->irq_mask & mask) != 0) {
44 dev_priv->irq_mask &= ~mask;
45 I915_WRITE(DEIMR, dev_priv->irq_mask);
3143a2bf 46 POSTING_READ(DEIMR);
036a4a7d
ZW		 47 }
48}
49
50static inline void
f2b115e6 51ironlake_disable_display_irq(drm_i915_private_t *dev_priv, u32 mask)
036a4a7d 52{
1ec14ad3
CW		 53 if ((dev_priv->irq_mask & mask) != mask) {
54 dev_priv->irq_mask |= mask;
55 I915_WRITE(DEIMR, dev_priv->irq_mask);
3143a2bf 56 POSTING_READ(DEIMR);
036a4a7d
ZW		 57 }
58}
59
7c463586
KP		 60void
61i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask)
62{
63 if ((dev_priv->pipestat[pipe] & mask) != mask) {
9db4a9c7 64 u32 reg = PIPESTAT(pipe);
7c463586
KP		 65
66 dev_priv->pipestat[pipe] |= mask;
67 /* Enable the interrupt, clear any pending status */
68 I915_WRITE(reg, dev_priv->pipestat[pipe] | (mask >> 16));
3143a2bf 69 POSTING_READ(reg);
7c463586
KP		 70 }
71}
72
73void
74i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask)
75{
76 if ((dev_priv->pipestat[pipe] & mask) != 0) {
9db4a9c7 77 u32 reg = PIPESTAT(pipe);
7c463586
KP		 78
79 dev_priv->pipestat[pipe] &= ~mask;
80 I915_WRITE(reg, dev_priv->pipestat[pipe]);
3143a2bf 81 POSTING_READ(reg);
7c463586
KP		 82 }
83}
84
01c66889
ZY		 85/**
86 * intel_enable_asle - enable ASLE interrupt for OpRegion
87 */
1ec14ad3 88void intel_enable_asle(struct drm_device *dev)
01c66889 89{
1ec14ad3
CW		 90 drm_i915_private_t *dev_priv = dev->dev_private;
91 unsigned long irqflags;
92
7e231dbe
JB		 93 /* FIXME: opregion/asle for VLV */
94 if (IS_VALLEYVIEW(dev))
95 return;
96
1ec14ad3 97 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
01c66889 98
c619eed4 99 if (HAS_PCH_SPLIT(dev))
f2b115e6 100 ironlake_enable_display_irq(dev_priv, DE_GSE);
edcb49ca 101 else {
01c66889 102 i915_enable_pipestat(dev_priv, 1,
d874bcff 103 PIPE_LEGACY_BLC_EVENT_ENABLE);
a6c45cf0 104 if (INTEL_INFO(dev)->gen >= 4)
edcb49ca 105 i915_enable_pipestat(dev_priv, 0,
d874bcff 106 PIPE_LEGACY_BLC_EVENT_ENABLE);
edcb49ca 107 }
1ec14ad3
CW		 108
109 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
01c66889
ZY		 110}
111
0a3e67a4
JB		 112/**
113 * i915_pipe_enabled - check if a pipe is enabled
114 * @dev: DRM device
115 * @pipe: pipe to check
116 *
117 * Reading certain registers when the pipe is disabled can hang the chip.
118 * Use this routine to make sure the PLL is running and the pipe is active
119 * before reading such registers if unsure.
120 */
121static int
122i915_pipe_enabled(struct drm_device *dev, int pipe)
123{
124 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
702e7a56
PZ		 125 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
126 pipe);
127
128 return I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_ENABLE;
0a3e67a4
JB		 129}
130
42f52ef8
KP		 131/* Called from drm generic code, passed a 'crtc', which
132 * we use as a pipe index
133 */
f71d4af4 134static u32 i915_get_vblank_counter(struct drm_device *dev, int pipe)
0a3e67a4
JB		 135{
136 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
137 unsigned long high_frame;
138 unsigned long low_frame;
5eddb70b 139 u32 high1, high2, low;
0a3e67a4
JB		 140
141 if (!i915_pipe_enabled(dev, pipe)) {
44d98a61 142 DRM_DEBUG_DRIVER("trying to get vblank count for disabled "
9db4a9c7 143 "pipe %c\n", pipe_name(pipe));
0a3e67a4
JB		 144 return 0;
145 }
146
9db4a9c7
JB		 147 high_frame = PIPEFRAME(pipe);
148 low_frame = PIPEFRAMEPIXEL(pipe);
5eddb70b 149
0a3e67a4
JB		 150 /*
151 * High & low register fields aren't synchronized, so make sure
152 * we get a low value that's stable across two reads of the high
153 * register.
154 */
155 do {
5eddb70b
CW		 156 high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK;
157 low = I915_READ(low_frame) & PIPE_FRAME_LOW_MASK;
158 high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK;
0a3e67a4
JB		 159 } while (high1 != high2);
160
5eddb70b
CW		 161 high1 >>= PIPE_FRAME_HIGH_SHIFT;
162 low >>= PIPE_FRAME_LOW_SHIFT;
163 return (high1 << 8) | low;
0a3e67a4
JB		 164}
165
f71d4af4 166static u32 gm45_get_vblank_counter(struct drm_device *dev, int pipe)
9880b7a5
JB		 167{
168 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
9db4a9c7 169 int reg = PIPE_FRMCOUNT_GM45(pipe);
9880b7a5
JB		 170
171 if (!i915_pipe_enabled(dev, pipe)) {
44d98a61 172 DRM_DEBUG_DRIVER("trying to get vblank count for disabled "
9db4a9c7 173 "pipe %c\n", pipe_name(pipe));
9880b7a5
JB		 174 return 0;
175 }
176
177 return I915_READ(reg);
178}
179
f71d4af4 180static int i915_get_crtc_scanoutpos(struct drm_device *dev, int pipe,
0af7e4df
MK		 181 int *vpos, int *hpos)
182{
183 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
184 u32 vbl = 0, position = 0;
185 int vbl_start, vbl_end, htotal, vtotal;
186 bool in_vbl = true;
187 int ret = 0;
fe2b8f9d
PZ		 188 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
189 pipe);
0af7e4df
MK		 190
191 if (!i915_pipe_enabled(dev, pipe)) {
192 DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled "
9db4a9c7 193 "pipe %c\n", pipe_name(pipe));
0af7e4df
MK		 194 return 0;
195 }
196
197 /* Get vtotal. */
fe2b8f9d 198 vtotal = 1 + ((I915_READ(VTOTAL(cpu_transcoder)) >> 16) & 0x1fff);
0af7e4df
MK		 199
200 if (INTEL_INFO(dev)->gen >= 4) {
201 /* No obvious pixelcount register. Only query vertical
202 * scanout position from Display scan line register.
203 */
204 position = I915_READ(PIPEDSL(pipe));
205
206 /* Decode into vertical scanout position. Don't have
207 * horizontal scanout position.
208 */
209 *vpos = position & 0x1fff;
210 *hpos = 0;
211 } else {
212 /* Have access to pixelcount since start of frame.
213 * We can split this into vertical and horizontal
214 * scanout position.
215 */
216 position = (I915_READ(PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT;
217
fe2b8f9d 218 htotal = 1 + ((I915_READ(HTOTAL(cpu_transcoder)) >> 16) & 0x1fff);
0af7e4df
MK		 219 *vpos = position / htotal;
220 *hpos = position - (*vpos * htotal);
221 }
222
223 /* Query vblank area. */
fe2b8f9d 224 vbl = I915_READ(VBLANK(cpu_transcoder));
0af7e4df
MK		 225
226 /* Test position against vblank region. */
227 vbl_start = vbl & 0x1fff;
228 vbl_end = (vbl >> 16) & 0x1fff;
229
230 if ((*vpos < vbl_start) || (*vpos > vbl_end))
231 in_vbl = false;
232
233 /* Inside "upper part" of vblank area? Apply corrective offset: */
234 if (in_vbl && (*vpos >= vbl_start))
235 *vpos = *vpos - vtotal;
236
237 /* Readouts valid? */
238 if (vbl > 0)
239 ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE;
240
241 /* In vblank? */
242 if (in_vbl)
243 ret |= DRM_SCANOUTPOS_INVBL;
244
245 return ret;
246}
247
f71d4af4 248static int i915_get_vblank_timestamp(struct drm_device *dev, int pipe,
0af7e4df
MK		 249 int *max_error,
250 struct timeval *vblank_time,
251 unsigned flags)
252{
4041b853
CW		 253 struct drm_i915_private *dev_priv = dev->dev_private;
254 struct drm_crtc *crtc;
0af7e4df 255
4041b853
CW		 256 if (pipe < 0 || pipe >= dev_priv->num_pipe) {
257 DRM_ERROR("Invalid crtc %d\n", pipe);
0af7e4df
MK		 258 return -EINVAL;
259 }
260
261 /* Get drm_crtc to timestamp: */
4041b853
CW		 262 crtc = intel_get_crtc_for_pipe(dev, pipe);
263 if (crtc == NULL) {
264 DRM_ERROR("Invalid crtc %d\n", pipe);
265 return -EINVAL;
266 }
267
268 if (!crtc->enabled) {
269 DRM_DEBUG_KMS("crtc %d is disabled\n", pipe);
270 return -EBUSY;
271 }
0af7e4df
MK		 272
273 /* Helper routine in DRM core does all the work: */
4041b853
CW		 274 return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error,
275 vblank_time, flags,
276 crtc);
0af7e4df
MK		 277}
278
5ca58282
JB		 279/*
280 * Handle hotplug events outside the interrupt handler proper.
281 */
282static void i915_hotplug_work_func(struct work_struct *work)
283{
284 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
285 hotplug_work);
286 struct drm_device *dev = dev_priv->dev;
c31c4ba3 287 struct drm_mode_config *mode_config = &dev->mode_config;
4ef69c7a
CW		 288 struct intel_encoder *encoder;
289
a65e34c7 290 mutex_lock(&mode_config->mutex);
e67189ab
JB		 291 DRM_DEBUG_KMS("running encoder hotplug functions\n");
292
4ef69c7a
CW		 293 list_for_each_entry(encoder, &mode_config->encoder_list, base.head)
294 if (encoder->hot_plug)
295 encoder->hot_plug(encoder);
296
40ee3381
KP		 297 mutex_unlock(&mode_config->mutex);
298
5ca58282 299 /* Just fire off a uevent and let userspace tell us what to do */
eb1f8e4f 300 drm_helper_hpd_irq_event(dev);
5ca58282
JB		 301}
302
9270388e
DV		 303/* defined intel_pm.c */
304extern spinlock_t mchdev_lock;
305
73edd18f 306static void ironlake_handle_rps_change(struct drm_device *dev)
f97108d1
JB		 307{
308 drm_i915_private_t *dev_priv = dev->dev_private;
b5b72e89 309 u32 busy_up, busy_down, max_avg, min_avg;
9270388e
DV		 310 u8 new_delay;
311 unsigned long flags;
312
313 spin_lock_irqsave(&mchdev_lock, flags);
f97108d1 314
73edd18f
DV		 315 I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS));
316
20e4d407 317 new_delay = dev_priv->ips.cur_delay;
9270388e 318
7648fa99 319 I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG);
b5b72e89
MG		 320 busy_up = I915_READ(RCPREVBSYTUPAVG);
321 busy_down = I915_READ(RCPREVBSYTDNAVG);
f97108d1
JB		 322 max_avg = I915_READ(RCBMAXAVG);
323 min_avg = I915_READ(RCBMINAVG);
324
325 /* Handle RCS change request from hw */
b5b72e89 326 if (busy_up > max_avg) {
20e4d407
DV		 327 if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay)
328 new_delay = dev_priv->ips.cur_delay - 1;
329 if (new_delay < dev_priv->ips.max_delay)
330 new_delay = dev_priv->ips.max_delay;
b5b72e89 331 } else if (busy_down < min_avg) {
20e4d407
DV		 332 if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay)
333 new_delay = dev_priv->ips.cur_delay + 1;
334 if (new_delay > dev_priv->ips.min_delay)
335 new_delay = dev_priv->ips.min_delay;
f97108d1
JB		 336 }
337
7648fa99 338 if (ironlake_set_drps(dev, new_delay))
20e4d407 339 dev_priv->ips.cur_delay = new_delay;
f97108d1 340
9270388e
DV		 341 spin_unlock_irqrestore(&mchdev_lock, flags);
342
f97108d1
JB		 343 return;
344}
345
549f7365
CW		 346static void notify_ring(struct drm_device *dev,
347 struct intel_ring_buffer *ring)
348{
349 struct drm_i915_private *dev_priv = dev->dev_private;
9862e600 350
475553de
CW		 351 if (ring->obj == NULL)
352 return;
353
b2eadbc8 354 trace_i915_gem_request_complete(ring, ring->get_seqno(ring, false));
9862e600 355
549f7365 356 wake_up_all(&ring->irq_queue);
3e0dc6b0
BW		 357 if (i915_enable_hangcheck) {
358 dev_priv->hangcheck_count = 0;
359 mod_timer(&dev_priv->hangcheck_timer,
cecc21fe 360 round_jiffies_up(jiffies + DRM_I915_HANGCHECK_JIFFIES));
3e0dc6b0 361 }
549f7365
CW		 362}
363
4912d041 364static void gen6_pm_rps_work(struct work_struct *work)
3b8d8d91 365{
4912d041 366 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
c6a828d3 367 rps.work);
4912d041 368 u32 pm_iir, pm_imr;
7b9e0ae6 369 u8 new_delay;
4912d041 370
c6a828d3
DV		 371 spin_lock_irq(&dev_priv->rps.lock);
372 pm_iir = dev_priv->rps.pm_iir;
373 dev_priv->rps.pm_iir = 0;
4912d041 374 pm_imr = I915_READ(GEN6_PMIMR);
a9e2641d 375 I915_WRITE(GEN6_PMIMR, 0);
c6a828d3 376 spin_unlock_irq(&dev_priv->rps.lock);
3b8d8d91 377
7b9e0ae6 378 if ((pm_iir & GEN6_PM_DEFERRED_EVENTS) == 0)
3b8d8d91
JB		 379 return;
380
4fc688ce 381 mutex_lock(&dev_priv->rps.hw_lock);
7b9e0ae6
CW		 382
383 if (pm_iir & GEN6_PM_RP_UP_THRESHOLD)
c6a828d3 384 new_delay = dev_priv->rps.cur_delay + 1;
7b9e0ae6 385 else
c6a828d3 386 new_delay = dev_priv->rps.cur_delay - 1;
3b8d8d91 387
79249636
BW		 388 /* sysfs frequency interfaces may have snuck in while servicing the
389 * interrupt
390 */
391 if (!(new_delay > dev_priv->rps.max_delay ||
392 new_delay < dev_priv->rps.min_delay)) {
393 gen6_set_rps(dev_priv->dev, new_delay);
394 }
3b8d8d91 395
4fc688ce 396 mutex_unlock(&dev_priv->rps.hw_lock);
3b8d8d91
JB		 397}
398
e3689190
BW		 399
400/**
401 * ivybridge_parity_work - Workqueue called when a parity error interrupt
402 * occurred.
403 * @work: workqueue struct
404 *
405 * Doesn't actually do anything except notify userspace. As a consequence of
406 * this event, userspace should try to remap the bad rows since statistically
407 * it is likely the same row is more likely to go bad again.
408 */
409static void ivybridge_parity_work(struct work_struct *work)
410{
411 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
a4da4fa4 412 l3_parity.error_work);
e3689190
BW		 413 u32 error_status, row, bank, subbank;
414 char *parity_event[5];
415 uint32_t misccpctl;
416 unsigned long flags;
417
418 /* We must turn off DOP level clock gating to access the L3 registers.
419 * In order to prevent a get/put style interface, acquire struct mutex
420 * any time we access those registers.
421 */
422 mutex_lock(&dev_priv->dev->struct_mutex);
423
424 misccpctl = I915_READ(GEN7_MISCCPCTL);
425 I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);
426 POSTING_READ(GEN7_MISCCPCTL);
427
428 error_status = I915_READ(GEN7_L3CDERRST1);
429 row = GEN7_PARITY_ERROR_ROW(error_status);
430 bank = GEN7_PARITY_ERROR_BANK(error_status);
431 subbank = GEN7_PARITY_ERROR_SUBBANK(error_status);
432
433 I915_WRITE(GEN7_L3CDERRST1, GEN7_PARITY_ERROR_VALID |
434 GEN7_L3CDERRST1_ENABLE);
435 POSTING_READ(GEN7_L3CDERRST1);
436
437 I915_WRITE(GEN7_MISCCPCTL, misccpctl);
438
439 spin_lock_irqsave(&dev_priv->irq_lock, flags);
440 dev_priv->gt_irq_mask &= ~GT_GEN7_L3_PARITY_ERROR_INTERRUPT;
441 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
442 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
443
444 mutex_unlock(&dev_priv->dev->struct_mutex);
445
446 parity_event[0] = "L3_PARITY_ERROR=1";
447 parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row);
448 parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank);
449 parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank);
450 parity_event[4] = NULL;
451
452 kobject_uevent_env(&dev_priv->dev->primary->kdev.kobj,
453 KOBJ_CHANGE, parity_event);
454
455 DRM_DEBUG("Parity error: Row = %d, Bank = %d, Sub bank = %d.\n",
456 row, bank, subbank);
457
458 kfree(parity_event[3]);
459 kfree(parity_event[2]);
460 kfree(parity_event[1]);
461}
462
d2ba8470 463static void ivybridge_handle_parity_error(struct drm_device *dev)
e3689190
BW		 464{
465 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
466 unsigned long flags;
467
e1ef7cc2 468 if (!HAS_L3_GPU_CACHE(dev))
e3689190
BW		 469 return;
470
471 spin_lock_irqsave(&dev_priv->irq_lock, flags);
472 dev_priv->gt_irq_mask |= GT_GEN7_L3_PARITY_ERROR_INTERRUPT;
473 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
474 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
475
a4da4fa4 476 queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work);
e3689190
BW		 477}
478
e7b4c6b1
DV		 479static void snb_gt_irq_handler(struct drm_device *dev,
480 struct drm_i915_private *dev_priv,
481 u32 gt_iir)
482{
483
484 if (gt_iir & (GEN6_RENDER_USER_INTERRUPT |
485 GEN6_RENDER_PIPE_CONTROL_NOTIFY_INTERRUPT))
486 notify_ring(dev, &dev_priv->ring[RCS]);
487 if (gt_iir & GEN6_BSD_USER_INTERRUPT)
488 notify_ring(dev, &dev_priv->ring[VCS]);
489 if (gt_iir & GEN6_BLITTER_USER_INTERRUPT)
490 notify_ring(dev, &dev_priv->ring[BCS]);
491
492 if (gt_iir & (GT_GEN6_BLT_CS_ERROR_INTERRUPT |
493 GT_GEN6_BSD_CS_ERROR_INTERRUPT |
494 GT_RENDER_CS_ERROR_INTERRUPT)) {
495 DRM_ERROR("GT error interrupt 0x%08x\n", gt_iir);
496 i915_handle_error(dev, false);
497 }
e3689190
BW		 498
499 if (gt_iir & GT_GEN7_L3_PARITY_ERROR_INTERRUPT)
500 ivybridge_handle_parity_error(dev);
e7b4c6b1
DV		 501}
502
fc6826d1
CW		 503static void gen6_queue_rps_work(struct drm_i915_private *dev_priv,
504 u32 pm_iir)
505{
506 unsigned long flags;
507
508 /*
509 * IIR bits should never already be set because IMR should
510 * prevent an interrupt from being shown in IIR. The warning
511 * displays a case where we've unsafely cleared
c6a828d3 512 * dev_priv->rps.pm_iir. Although missing an interrupt of the same
fc6826d1
CW		 513 * type is not a problem, it displays a problem in the logic.
514 *
c6a828d3 515 * The mask bit in IMR is cleared by dev_priv->rps.work.
fc6826d1
CW		 516 */
517
c6a828d3 518 spin_lock_irqsave(&dev_priv->rps.lock, flags);
c6a828d3
DV		 519 dev_priv->rps.pm_iir |= pm_iir;
520 I915_WRITE(GEN6_PMIMR, dev_priv->rps.pm_iir);
fc6826d1 521 POSTING_READ(GEN6_PMIMR);
c6a828d3 522 spin_unlock_irqrestore(&dev_priv->rps.lock, flags);
fc6826d1 523
c6a828d3 524 queue_work(dev_priv->wq, &dev_priv->rps.work);
fc6826d1
CW		 525}
526
ff1f525e 527static irqreturn_t valleyview_irq_handler(int irq, void *arg)
7e231dbe
JB		 528{
529 struct drm_device *dev = (struct drm_device *) arg;
530 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
531 u32 iir, gt_iir, pm_iir;
532 irqreturn_t ret = IRQ_NONE;
533 unsigned long irqflags;
534 int pipe;
535 u32 pipe_stats[I915_MAX_PIPES];
7e231dbe
JB		 536 bool blc_event;
537
538 atomic_inc(&dev_priv->irq_received);
539
7e231dbe
JB		 540 while (true) {
541 iir = I915_READ(VLV_IIR);
542 gt_iir = I915_READ(GTIIR);
543 pm_iir = I915_READ(GEN6_PMIIR);
544
545 if (gt_iir == 0 && pm_iir == 0 && iir == 0)
546 goto out;
547
548 ret = IRQ_HANDLED;
549
e7b4c6b1 550 snb_gt_irq_handler(dev, dev_priv, gt_iir);
7e231dbe
JB		 551
552 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
553 for_each_pipe(pipe) {
554 int reg = PIPESTAT(pipe);
555 pipe_stats[pipe] = I915_READ(reg);
556
557 /*
558 * Clear the PIPE*STAT regs before the IIR
559 */
560 if (pipe_stats[pipe] & 0x8000ffff) {
561 if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
562 DRM_DEBUG_DRIVER("pipe %c underrun\n",
563 pipe_name(pipe));
564 I915_WRITE(reg, pipe_stats[pipe]);
565 }
566 }
567 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
568
31acc7f5
JB		 569 for_each_pipe(pipe) {
570 if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS)
571 drm_handle_vblank(dev, pipe);
572
573 if (pipe_stats[pipe] & PLANE_FLIPDONE_INT_STATUS_VLV) {
574 intel_prepare_page_flip(dev, pipe);
575 intel_finish_page_flip(dev, pipe);
576 }
577 }
578
7e231dbe
JB		 579 /* Consume port. Then clear IIR or we'll miss events */
580 if (iir & I915_DISPLAY_PORT_INTERRUPT) {
581 u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);
582
583 DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x\n",
584 hotplug_status);
585 if (hotplug_status & dev_priv->hotplug_supported_mask)
586 queue_work(dev_priv->wq,
587 &dev_priv->hotplug_work);
588
589 I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);
590 I915_READ(PORT_HOTPLUG_STAT);
591 }
592
7e231dbe
JB		 593 if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS)
594 blc_event = true;
595
fc6826d1
CW		 596 if (pm_iir & GEN6_PM_DEFERRED_EVENTS)
597 gen6_queue_rps_work(dev_priv, pm_iir);
7e231dbe
JB		 598
599 I915_WRITE(GTIIR, gt_iir);
600 I915_WRITE(GEN6_PMIIR, pm_iir);
601 I915_WRITE(VLV_IIR, iir);
602 }
603
604out:
605 return ret;
606}
607
23e81d69 608static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir)
776ad806
JB		 609{
610 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
9db4a9c7 611 int pipe;
776ad806 612
76e43830
DV		 613 if (pch_iir & SDE_HOTPLUG_MASK)
614 queue_work(dev_priv->wq, &dev_priv->hotplug_work);
615
776ad806
JB		 616 if (pch_iir & SDE_AUDIO_POWER_MASK)
617 DRM_DEBUG_DRIVER("PCH audio power change on port %d\n",
618 (pch_iir & SDE_AUDIO_POWER_MASK) >>
619 SDE_AUDIO_POWER_SHIFT);
620
621 if (pch_iir & SDE_GMBUS)
622 DRM_DEBUG_DRIVER("PCH GMBUS interrupt\n");
623
624 if (pch_iir & SDE_AUDIO_HDCP_MASK)
625 DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n");
626
627 if (pch_iir & SDE_AUDIO_TRANS_MASK)
628 DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n");
629
630 if (pch_iir & SDE_POISON)
631 DRM_ERROR("PCH poison interrupt\n");
632
9db4a9c7
JB		 633 if (pch_iir & SDE_FDI_MASK)
634 for_each_pipe(pipe)
635 DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n",
636 pipe_name(pipe),
637 I915_READ(FDI_RX_IIR(pipe)));
776ad806
JB		 638
639 if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE))
640 DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n");
641
642 if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR))
643 DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n");
644
645 if (pch_iir & SDE_TRANSB_FIFO_UNDER)
646 DRM_DEBUG_DRIVER("PCH transcoder B underrun interrupt\n");
647 if (pch_iir & SDE_TRANSA_FIFO_UNDER)
648 DRM_DEBUG_DRIVER("PCH transcoder A underrun interrupt\n");
649}
650
23e81d69
AJ		 651static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir)
652{
653 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
654 int pipe;
655
76e43830
DV		 656 if (pch_iir & SDE_HOTPLUG_MASK_CPT)
657 queue_work(dev_priv->wq, &dev_priv->hotplug_work);
658
23e81d69
AJ		 659 if (pch_iir & SDE_AUDIO_POWER_MASK_CPT)
660 DRM_DEBUG_DRIVER("PCH audio power change on port %d\n",
661 (pch_iir & SDE_AUDIO_POWER_MASK_CPT) >>
662 SDE_AUDIO_POWER_SHIFT_CPT);
663
664 if (pch_iir & SDE_AUX_MASK_CPT)
665 DRM_DEBUG_DRIVER("AUX channel interrupt\n");
666
667 if (pch_iir & SDE_GMBUS_CPT)
668 DRM_DEBUG_DRIVER("PCH GMBUS interrupt\n");
669
670 if (pch_iir & SDE_AUDIO_CP_REQ_CPT)
671 DRM_DEBUG_DRIVER("Audio CP request interrupt\n");
672
673 if (pch_iir & SDE_AUDIO_CP_CHG_CPT)
674 DRM_DEBUG_DRIVER("Audio CP change interrupt\n");
675
676 if (pch_iir & SDE_FDI_MASK_CPT)
677 for_each_pipe(pipe)
678 DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n",
679 pipe_name(pipe),
680 I915_READ(FDI_RX_IIR(pipe)));
681}
682
ff1f525e 683static irqreturn_t ivybridge_irq_handler(int irq, void *arg)
b1f14ad0
JB		 684{
685 struct drm_device *dev = (struct drm_device *) arg;
686 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
0e43406b
CW		 687 u32 de_iir, gt_iir, de_ier, pm_iir;
688 irqreturn_t ret = IRQ_NONE;
689 int i;
b1f14ad0
JB		 690
691 atomic_inc(&dev_priv->irq_received);
692
693 /* disable master interrupt before clearing iir */
694 de_ier = I915_READ(DEIER);
695 I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL);
b1f14ad0 696
b1f14ad0 697 gt_iir = I915_READ(GTIIR);
0e43406b
CW		 698 if (gt_iir) {
699 snb_gt_irq_handler(dev, dev_priv, gt_iir);
700 I915_WRITE(GTIIR, gt_iir);
701 ret = IRQ_HANDLED;
b1f14ad0
JB		 702 }
703
0e43406b
CW		 704 de_iir = I915_READ(DEIIR);
705 if (de_iir) {
706 if (de_iir & DE_GSE_IVB)
707 intel_opregion_gse_intr(dev);
708
709 for (i = 0; i < 3; i++) {
74d44445
DV		 710 if (de_iir & (DE_PIPEA_VBLANK_IVB << (5 * i)))
711 drm_handle_vblank(dev, i);
0e43406b
CW		 712 if (de_iir & (DE_PLANEA_FLIP_DONE_IVB << (5 * i))) {
713 intel_prepare_page_flip(dev, i);
714 intel_finish_page_flip_plane(dev, i);
715 }
0e43406b 716 }
b615b57a 717
0e43406b
CW		 718 /* check event from PCH */
719 if (de_iir & DE_PCH_EVENT_IVB) {
720 u32 pch_iir = I915_READ(SDEIIR);
b1f14ad0 721
23e81d69 722 cpt_irq_handler(dev, pch_iir);
b1f14ad0 723
0e43406b
CW		 724 /* clear PCH hotplug event before clear CPU irq */
725 I915_WRITE(SDEIIR, pch_iir);
726 }
b615b57a 727
0e43406b
CW		 728 I915_WRITE(DEIIR, de_iir);
729 ret = IRQ_HANDLED;
b1f14ad0
JB		 730 }
731
0e43406b
CW		 732 pm_iir = I915_READ(GEN6_PMIIR);
733 if (pm_iir) {
734 if (pm_iir & GEN6_PM_DEFERRED_EVENTS)
735 gen6_queue_rps_work(dev_priv, pm_iir);
736 I915_WRITE(GEN6_PMIIR, pm_iir);
737 ret = IRQ_HANDLED;
738 }
b1f14ad0 739
b1f14ad0
JB		 740 I915_WRITE(DEIER, de_ier);
741 POSTING_READ(DEIER);
742
743 return ret;
744}
745
e7b4c6b1
DV		 746static void ilk_gt_irq_handler(struct drm_device *dev,
747 struct drm_i915_private *dev_priv,
748 u32 gt_iir)
749{
750 if (gt_iir & (GT_USER_INTERRUPT | GT_PIPE_NOTIFY))
751 notify_ring(dev, &dev_priv->ring[RCS]);
752 if (gt_iir & GT_BSD_USER_INTERRUPT)
753 notify_ring(dev, &dev_priv->ring[VCS]);
754}
755
ff1f525e 756static irqreturn_t ironlake_irq_handler(int irq, void *arg)
036a4a7d 757{
4697995b 758 struct drm_device *dev = (struct drm_device *) arg;
036a4a7d
ZW		 759 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
760 int ret = IRQ_NONE;
3b8d8d91 761 u32 de_iir, gt_iir, de_ier, pch_iir, pm_iir;
881f47b6 762
4697995b
JB		 763 atomic_inc(&dev_priv->irq_received);
764
2d109a84
ZN		 765 /* disable master interrupt before clearing iir */
766 de_ier = I915_READ(DEIER);
767 I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL);
3143a2bf 768 POSTING_READ(DEIER);
2d109a84 769
036a4a7d
ZW		 770 de_iir = I915_READ(DEIIR);
771 gt_iir = I915_READ(GTIIR);
c650156a 772 pch_iir = I915_READ(SDEIIR);
3b8d8d91 773 pm_iir = I915_READ(GEN6_PMIIR);
036a4a7d 774
3b8d8d91
JB		 775 if (de_iir == 0 && gt_iir == 0 && pch_iir == 0 &&
776 (!IS_GEN6(dev) || pm_iir == 0))
c7c85101 777 goto done;
036a4a7d 778
c7c85101 779 ret = IRQ_HANDLED;
036a4a7d 780
e7b4c6b1
DV		 781 if (IS_GEN5(dev))
782 ilk_gt_irq_handler(dev, dev_priv, gt_iir);
783 else
784 snb_gt_irq_handler(dev, dev_priv, gt_iir);
01c66889 785
c7c85101 786 if (de_iir & DE_GSE)
3b617967 787 intel_opregion_gse_intr(dev);
c650156a 788
74d44445
DV		 789 if (de_iir & DE_PIPEA_VBLANK)
790 drm_handle_vblank(dev, 0);
791
792 if (de_iir & DE_PIPEB_VBLANK)
793 drm_handle_vblank(dev, 1);
794
f072d2e7 795 if (de_iir & DE_PLANEA_FLIP_DONE) {
013d5aa2 796 intel_prepare_page_flip(dev, 0);
2bbda389 797 intel_finish_page_flip_plane(dev, 0);
f072d2e7 798 }
013d5aa2 799
f072d2e7 800 if (de_iir & DE_PLANEB_FLIP_DONE) {
013d5aa2 801 intel_prepare_page_flip(dev, 1);
2bbda389 802 intel_finish_page_flip_plane(dev, 1);
f072d2e7 803 }
013d5aa2 804
c7c85101 805 /* check event from PCH */
776ad806 806 if (de_iir & DE_PCH_EVENT) {
23e81d69
AJ		 807 if (HAS_PCH_CPT(dev))
808 cpt_irq_handler(dev, pch_iir);
809 else
810 ibx_irq_handler(dev, pch_iir);
776ad806 811 }
036a4a7d 812
73edd18f
DV		 813 if (IS_GEN5(dev) && de_iir & DE_PCU_EVENT)
814 ironlake_handle_rps_change(dev);
f97108d1 815
fc6826d1
CW		 816 if (IS_GEN6(dev) && pm_iir & GEN6_PM_DEFERRED_EVENTS)
817 gen6_queue_rps_work(dev_priv, pm_iir);
3b8d8d91 818
c7c85101
ZN		 819 /* should clear PCH hotplug event before clear CPU irq */
820 I915_WRITE(SDEIIR, pch_iir);
821 I915_WRITE(GTIIR, gt_iir);
822 I915_WRITE(DEIIR, de_iir);
4912d041 823 I915_WRITE(GEN6_PMIIR, pm_iir);
c7c85101
ZN		 824
825done:
2d109a84 826 I915_WRITE(DEIER, de_ier);
3143a2bf 827 POSTING_READ(DEIER);
2d109a84 828
036a4a7d
ZW		 829 return ret;
830}
831
8a905236
JB		 832/**
833 * i915_error_work_func - do process context error handling work
834 * @work: work struct
835 *
836 * Fire an error uevent so userspace can see that a hang or error
837 * was detected.
838 */
839static void i915_error_work_func(struct work_struct *work)
840{
841 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
842 error_work);
843 struct drm_device *dev = dev_priv->dev;
f316a42c
BG		 844 char *error_event[] = { "ERROR=1", NULL };
845 char *reset_event[] = { "RESET=1", NULL };
846 char *reset_done_event[] = { "ERROR=0", NULL };
8a905236 847
f316a42c
BG		 848 kobject_uevent_env(&dev->primary->kdev.kobj, KOBJ_CHANGE, error_event);
849
ba1234d1 850 if (atomic_read(&dev_priv->mm.wedged)) {
f803aa55
CW		 851 DRM_DEBUG_DRIVER("resetting chip\n");
852 kobject_uevent_env(&dev->primary->kdev.kobj, KOBJ_CHANGE, reset_event);
d4b8bb2a 853 if (!i915_reset(dev)) {
f803aa55
CW		 854 atomic_set(&dev_priv->mm.wedged, 0);
855 kobject_uevent_env(&dev->primary->kdev.kobj, KOBJ_CHANGE, reset_done_event);
f316a42c 856 }
30dbf0c0 857 complete_all(&dev_priv->error_completion);
f316a42c 858 }
8a905236
JB		 859}
860
85f9e50d
DV		 861/* NB: please notice the memset */
862static void i915_get_extra_instdone(struct drm_device *dev,
863 uint32_t *instdone)
864{
865 struct drm_i915_private *dev_priv = dev->dev_private;
866 memset(instdone, 0, sizeof(*instdone) * I915_NUM_INSTDONE_REG);
867
868 switch(INTEL_INFO(dev)->gen) {
869 case 2:
870 case 3:
871 instdone[0] = I915_READ(INSTDONE);
872 break;
873 case 4:
874 case 5:
875 case 6:
876 instdone[0] = I915_READ(INSTDONE_I965);
877 instdone[1] = I915_READ(INSTDONE1);
878 break;
879 default:
880 WARN_ONCE(1, "Unsupported platform\n");
881 case 7:
882 instdone[0] = I915_READ(GEN7_INSTDONE_1);
883 instdone[1] = I915_READ(GEN7_SC_INSTDONE);
884 instdone[2] = I915_READ(GEN7_SAMPLER_INSTDONE);
885 instdone[3] = I915_READ(GEN7_ROW_INSTDONE);
886 break;
887 }
888}
889
3bd3c932 890#ifdef CONFIG_DEBUG_FS
9df30794 891static struct drm_i915_error_object *
bcfb2e28 892i915_error_object_create(struct drm_i915_private *dev_priv,
05394f39 893 struct drm_i915_gem_object *src)
9df30794
CW		 894{
895 struct drm_i915_error_object *dst;
9da3da66 896 int i, count;
e56660dd 897 u32 reloc_offset;
9df30794 898
05394f39 899 if (src == NULL || src->pages == NULL)
9df30794
CW		 900 return NULL;
901
9da3da66 902 count = src->base.size / PAGE_SIZE;
9df30794 903
9da3da66 904 dst = kmalloc(sizeof(*dst) + count * sizeof(u32 *), GFP_ATOMIC);
9df30794
CW		 905 if (dst == NULL)
906 return NULL;
907
05394f39 908 reloc_offset = src->gtt_offset;
9da3da66 909 for (i = 0; i < count; i++) {
788885ae 910 unsigned long flags;
e56660dd 911 void *d;
788885ae 912
e56660dd 913 d = kmalloc(PAGE_SIZE, GFP_ATOMIC);
9df30794
CW		 914 if (d == NULL)
915 goto unwind;
e56660dd 916
788885ae 917 local_irq_save(flags);
74898d7e
DV		 918 if (reloc_offset < dev_priv->mm.gtt_mappable_end &&
919 src->has_global_gtt_mapping) {
172975aa
CW		 920 void __iomem *s;
921
922 /* Simply ignore tiling or any overlapping fence.
923 * It's part of the error state, and this hopefully
924 * captures what the GPU read.
925 */
926
927 s = io_mapping_map_atomic_wc(dev_priv->mm.gtt_mapping,
928 reloc_offset);
929 memcpy_fromio(d, s, PAGE_SIZE);
930 io_mapping_unmap_atomic(s);
931 } else {
9da3da66 932 struct page *page;
172975aa
CW		 933 void *s;
934
9da3da66 935 page = i915_gem_object_get_page(src, i);
172975aa 936
9da3da66
CW		 937 drm_clflush_pages(&page, 1);
938
939 s = kmap_atomic(page);
172975aa
CW		 940 memcpy(d, s, PAGE_SIZE);
941 kunmap_atomic(s);
942
9da3da66 943 drm_clflush_pages(&page, 1);
172975aa 944 }
788885ae 945 local_irq_restore(flags);
e56660dd 946
9da3da66 947 dst->pages[i] = d;
e56660dd
CW		 948
949 reloc_offset += PAGE_SIZE;
9df30794 950 }
9da3da66 951 dst->page_count = count;
05394f39 952 dst->gtt_offset = src->gtt_offset;
9df30794
CW		 953
954 return dst;
955
956unwind:
9da3da66
CW		 957 while (i--)
958 kfree(dst->pages[i]);
9df30794
CW		 959 kfree(dst);
960 return NULL;
961}
962
963static void
964i915_error_object_free(struct drm_i915_error_object *obj)
965{
966 int page;
967
968 if (obj == NULL)
969 return;
970
971 for (page = 0; page < obj->page_count; page++)
972 kfree(obj->pages[page]);
973
974 kfree(obj);
975}
976
742cbee8
DV		 977void
978i915_error_state_free(struct kref *error_ref)
9df30794 979{
742cbee8
DV		 980 struct drm_i915_error_state *error = container_of(error_ref,
981 typeof(*error), ref);
e2f973d5
CW		 982 int i;
983
52d39a21
CW		 984 for (i = 0; i < ARRAY_SIZE(error->ring); i++) {
985 i915_error_object_free(error->ring[i].batchbuffer);
986 i915_error_object_free(error->ring[i].ringbuffer);
987 kfree(error->ring[i].requests);
988 }
e2f973d5 989
9df30794 990 kfree(error->active_bo);
6ef3d427 991 kfree(error->overlay);
9df30794
CW		 992 kfree(error);
993}
1b50247a
CW		 994static void capture_bo(struct drm_i915_error_buffer *err,
995 struct drm_i915_gem_object *obj)
996{
997 err->size = obj->base.size;
998 err->name = obj->base.name;
0201f1ec
CW		 999 err->rseqno = obj->last_read_seqno;
1000 err->wseqno = obj->last_write_seqno;
1b50247a
CW		 1001 err->gtt_offset = obj->gtt_offset;
1002 err->read_domains = obj->base.read_domains;
1003 err->write_domain = obj->base.write_domain;
1004 err->fence_reg = obj->fence_reg;
1005 err->pinned = 0;
1006 if (obj->pin_count > 0)
1007 err->pinned = 1;
1008 if (obj->user_pin_count > 0)
1009 err->pinned = -1;
1010 err->tiling = obj->tiling_mode;
1011 err->dirty = obj->dirty;
1012 err->purgeable = obj->madv != I915_MADV_WILLNEED;
1013 err->ring = obj->ring ? obj->ring->id : -1;
1014 err->cache_level = obj->cache_level;
1015}
9df30794 1016
1b50247a
CW		 1017static u32 capture_active_bo(struct drm_i915_error_buffer *err,
1018 int count, struct list_head *head)
c724e8a9
CW		 1019{
1020 struct drm_i915_gem_object *obj;
1021 int i = 0;
1022
1023 list_for_each_entry(obj, head, mm_list) {
1b50247a 1024 capture_bo(err++, obj);
c724e8a9
CW		 1025 if (++i == count)
1026 break;
1b50247a
CW		 1027 }
1028
1029 return i;
1030}
1031
1032static u32 capture_pinned_bo(struct drm_i915_error_buffer *err,
1033 int count, struct list_head *head)
1034{
1035 struct drm_i915_gem_object *obj;
1036 int i = 0;
1037
1038 list_for_each_entry(obj, head, gtt_list) {
1039 if (obj->pin_count == 0)
1040 continue;
c724e8a9 1041
1b50247a
CW		 1042 capture_bo(err++, obj);
1043 if (++i == count)
1044 break;
c724e8a9
CW		 1045 }
1046
1047 return i;
1048}
1049
748ebc60
CW		 1050static void i915_gem_record_fences(struct drm_device *dev,
1051 struct drm_i915_error_state *error)
1052{
1053 struct drm_i915_private *dev_priv = dev->dev_private;
1054 int i;
1055
1056 /* Fences */
1057 switch (INTEL_INFO(dev)->gen) {
775d17b6 1058 case 7:
748ebc60
CW		 1059 case 6:
1060 for (i = 0; i < 16; i++)
1061 error->fence[i] = I915_READ64(FENCE_REG_SANDYBRIDGE_0 + (i * 8));
1062 break;
1063 case 5:
1064 case 4:
1065 for (i = 0; i < 16; i++)
1066 error->fence[i] = I915_READ64(FENCE_REG_965_0 + (i * 8));
1067 break;
1068 case 3:
1069 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
1070 for (i = 0; i < 8; i++)
1071 error->fence[i+8] = I915_READ(FENCE_REG_945_8 + (i * 4));
1072 case 2:
1073 for (i = 0; i < 8; i++)
1074 error->fence[i] = I915_READ(FENCE_REG_830_0 + (i * 4));
1075 break;
1076
1077 }
1078}
1079
bcfb2e28
CW		 1080static struct drm_i915_error_object *
1081i915_error_first_batchbuffer(struct drm_i915_private *dev_priv,
1082 struct intel_ring_buffer *ring)
1083{
1084 struct drm_i915_gem_object *obj;
1085 u32 seqno;
1086
1087 if (!ring->get_seqno)
1088 return NULL;
1089
b45305fc
DV		 1090 if (HAS_BROKEN_CS_TLB(dev_priv->dev)) {
1091 u32 acthd = I915_READ(ACTHD);
1092
1093 if (WARN_ON(ring->id != RCS))
1094 return NULL;
1095
1096 obj = ring->private;
1097 if (acthd >= obj->gtt_offset &&
1098 acthd < obj->gtt_offset + obj->base.size)
1099 return i915_error_object_create(dev_priv, obj);
1100 }
1101
b2eadbc8 1102 seqno = ring->get_seqno(ring, false);
bcfb2e28
CW		 1103 list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list) {
1104 if (obj->ring != ring)
1105 continue;
1106
0201f1ec 1107 if (i915_seqno_passed(seqno, obj->last_read_seqno))
bcfb2e28
CW		 1108 continue;
1109
1110 if ((obj->base.read_domains & I915_GEM_DOMAIN_COMMAND) == 0)
1111 continue;
1112
1113 /* We need to copy these to an anonymous buffer as the simplest
1114 * method to avoid being overwritten by userspace.
1115 */
1116 return i915_error_object_create(dev_priv, obj);
1117 }
1118
1119 return NULL;
1120}
1121
d27b1e0e
DV		 1122static void i915_record_ring_state(struct drm_device *dev,
1123 struct drm_i915_error_state *error,
1124 struct intel_ring_buffer *ring)
1125{
1126 struct drm_i915_private *dev_priv = dev->dev_private;
1127
33f3f518 1128 if (INTEL_INFO(dev)->gen >= 6) {
12f55818 1129 error->rc_psmi[ring->id] = I915_READ(ring->mmio_base + 0x50);
33f3f518 1130 error->fault_reg[ring->id] = I915_READ(RING_FAULT_REG(ring));
7e3b8737
DV		 1131 error->semaphore_mboxes[ring->id][0]
1132 = I915_READ(RING_SYNC_0(ring->mmio_base));
1133 error->semaphore_mboxes[ring->id][1]
1134 = I915_READ(RING_SYNC_1(ring->mmio_base));
df2b23d9
CW		 1135 error->semaphore_seqno[ring->id][0] = ring->sync_seqno[0];
1136 error->semaphore_seqno[ring->id][1] = ring->sync_seqno[1];
33f3f518 1137 }
c1cd90ed 1138
d27b1e0e 1139 if (INTEL_INFO(dev)->gen >= 4) {
9d2f41fa 1140 error->faddr[ring->id] = I915_READ(RING_DMA_FADD(ring->mmio_base));
d27b1e0e
DV		 1141 error->ipeir[ring->id] = I915_READ(RING_IPEIR(ring->mmio_base));
1142 error->ipehr[ring->id] = I915_READ(RING_IPEHR(ring->mmio_base));
1143 error->instdone[ring->id] = I915_READ(RING_INSTDONE(ring->mmio_base));
c1cd90ed 1144 error->instps[ring->id] = I915_READ(RING_INSTPS(ring->mmio_base));
050ee91f 1145 if (ring->id == RCS)
d27b1e0e 1146 error->bbaddr = I915_READ64(BB_ADDR);
d27b1e0e 1147 } else {
9d2f41fa 1148 error->faddr[ring->id] = I915_READ(DMA_FADD_I8XX);
d27b1e0e
DV		 1149 error->ipeir[ring->id] = I915_READ(IPEIR);
1150 error->ipehr[ring->id] = I915_READ(IPEHR);
1151 error->instdone[ring->id] = I915_READ(INSTDONE);
d27b1e0e
DV		 1152 }
1153
9574b3fe 1154 error->waiting[ring->id] = waitqueue_active(&ring->irq_queue);
c1cd90ed 1155 error->instpm[ring->id] = I915_READ(RING_INSTPM(ring->mmio_base));
b2eadbc8 1156 error->seqno[ring->id] = ring->get_seqno(ring, false);
d27b1e0e 1157 error->acthd[ring->id] = intel_ring_get_active_head(ring);
c1cd90ed
DV		 1158 error->head[ring->id] = I915_READ_HEAD(ring);
1159 error->tail[ring->id] = I915_READ_TAIL(ring);
7e3b8737
DV		 1160
1161 error->cpu_ring_head[ring->id] = ring->head;
1162 error->cpu_ring_tail[ring->id] = ring->tail;
d27b1e0e
DV		 1163}
1164
52d39a21
CW		 1165static void i915_gem_record_rings(struct drm_device *dev,
1166 struct drm_i915_error_state *error)
1167{
1168 struct drm_i915_private *dev_priv = dev->dev_private;
b4519513 1169 struct intel_ring_buffer *ring;
52d39a21
CW		 1170 struct drm_i915_gem_request *request;
1171 int i, count;
1172
b4519513 1173 for_each_ring(ring, dev_priv, i) {
52d39a21
CW		 1174 i915_record_ring_state(dev, error, ring);
1175
1176 error->ring[i].batchbuffer =
1177 i915_error_first_batchbuffer(dev_priv, ring);
1178
1179 error->ring[i].ringbuffer =
1180 i915_error_object_create(dev_priv, ring->obj);
1181
1182 count = 0;
1183 list_for_each_entry(request, &ring->request_list, list)
1184 count++;
1185
1186 error->ring[i].num_requests = count;
1187 error->ring[i].requests =
1188 kmalloc(count*sizeof(struct drm_i915_error_request),
1189 GFP_ATOMIC);
1190 if (error->ring[i].requests == NULL) {
1191 error->ring[i].num_requests = 0;
1192 continue;
1193 }
1194
1195 count = 0;
1196 list_for_each_entry(request, &ring->request_list, list) {
1197 struct drm_i915_error_request *erq;
1198
1199 erq = &error->ring[i].requests[count++];
1200 erq->seqno = request->seqno;
1201 erq->jiffies = request->emitted_jiffies;
ee4f42b1 1202 erq->tail = request->tail;
52d39a21
CW		 1203 }
1204 }
1205}
1206
8a905236
JB		 1207/**
1208 * i915_capture_error_state - capture an error record for later analysis
1209 * @dev: drm device
1210 *
1211 * Should be called when an error is detected (either a hang or an error
1212 * interrupt) to capture error state from the time of the error. Fills
1213 * out a structure which becomes available in debugfs for user level tools
1214 * to pick up.
1215 */
63eeaf38
JB		 1216static void i915_capture_error_state(struct drm_device *dev)
1217{
1218 struct drm_i915_private *dev_priv = dev->dev_private;
05394f39 1219 struct drm_i915_gem_object *obj;
63eeaf38
JB		 1220 struct drm_i915_error_state *error;
1221 unsigned long flags;
9db4a9c7 1222 int i, pipe;
63eeaf38
JB		 1223
1224 spin_lock_irqsave(&dev_priv->error_lock, flags);
9df30794
CW		 1225 error = dev_priv->first_error;
1226 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
1227 if (error)
1228 return;
63eeaf38 1229
9db4a9c7 1230 /* Account for pipe specific data like PIPE*STAT */
33f3f518 1231 error = kzalloc(sizeof(*error), GFP_ATOMIC);
63eeaf38 1232 if (!error) {
9df30794
CW		 1233 DRM_DEBUG_DRIVER("out of memory, not capturing error state\n");
1234 return;
63eeaf38
JB		 1235 }
1236
b6f7833b
CW		 1237 DRM_INFO("capturing error event; look for more information in /debug/dri/%d/i915_error_state\n",
1238 dev->primary->index);
2fa772f3 1239
742cbee8 1240 kref_init(&error->ref);
63eeaf38
JB		 1241 error->eir = I915_READ(EIR);
1242 error->pgtbl_er = I915_READ(PGTBL_ER);
b9a3906b 1243 error->ccid = I915_READ(CCID);
be998e2e
BW		 1244
1245 if (HAS_PCH_SPLIT(dev))
1246 error->ier = I915_READ(DEIER) | I915_READ(GTIER);
1247 else if (IS_VALLEYVIEW(dev))
1248 error->ier = I915_READ(GTIER) | I915_READ(VLV_IER);
1249 else if (IS_GEN2(dev))
1250 error->ier = I915_READ16(IER);
1251 else
1252 error->ier = I915_READ(IER);
1253
9db4a9c7
JB		 1254 for_each_pipe(pipe)
1255 error->pipestat[pipe] = I915_READ(PIPESTAT(pipe));
d27b1e0e 1256
33f3f518 1257 if (INTEL_INFO(dev)->gen >= 6) {
f406839f 1258 error->error = I915_READ(ERROR_GEN6);
33f3f518
DV		 1259 error->done_reg = I915_READ(DONE_REG);
1260 }
d27b1e0e 1261
71e172e8
BW		 1262 if (INTEL_INFO(dev)->gen == 7)
1263 error->err_int = I915_READ(GEN7_ERR_INT);
1264
050ee91f
BW		 1265 i915_get_extra_instdone(dev, error->extra_instdone);
1266
748ebc60 1267 i915_gem_record_fences(dev, error);
52d39a21 1268 i915_gem_record_rings(dev, error);
9df30794 1269
c724e8a9 1270 /* Record buffers on the active and pinned lists. */
9df30794 1271 error->active_bo = NULL;
c724e8a9 1272 error->pinned_bo = NULL;
9df30794 1273
bcfb2e28
CW		 1274 i = 0;
1275 list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list)
1276 i++;
1277 error->active_bo_count = i;
6c085a72 1278 list_for_each_entry(obj, &dev_priv->mm.bound_list, gtt_list)
1b50247a
CW		 1279 if (obj->pin_count)
1280 i++;
bcfb2e28 1281 error->pinned_bo_count = i - error->active_bo_count;
c724e8a9 1282
8e934dbf
CW		 1283 error->active_bo = NULL;
1284 error->pinned_bo = NULL;
bcfb2e28
CW		 1285 if (i) {
1286 error->active_bo = kmalloc(sizeof(*error->active_bo)*i,
9df30794 1287 GFP_ATOMIC);
c724e8a9
CW		 1288 if (error->active_bo)
1289 error->pinned_bo =
1290 error->active_bo + error->active_bo_count;
9df30794
CW		 1291 }
1292
c724e8a9
CW		 1293 if (error->active_bo)
1294 error->active_bo_count =
1b50247a
CW		 1295 capture_active_bo(error->active_bo,
1296 error->active_bo_count,
1297 &dev_priv->mm.active_list);
c724e8a9
CW		 1298
1299 if (error->pinned_bo)
1300 error->pinned_bo_count =
1b50247a
CW		 1301 capture_pinned_bo(error->pinned_bo,
1302 error->pinned_bo_count,
6c085a72 1303 &dev_priv->mm.bound_list);
c724e8a9 1304
9df30794
CW		 1305 do_gettimeofday(&error->time);
1306
6ef3d427 1307 error->overlay = intel_overlay_capture_error_state(dev);
c4a1d9e4 1308 error->display = intel_display_capture_error_state(dev);
6ef3d427 1309
9df30794
CW		 1310 spin_lock_irqsave(&dev_priv->error_lock, flags);
1311 if (dev_priv->first_error == NULL) {
1312 dev_priv->first_error = error;
1313 error = NULL;
1314 }
63eeaf38 1315 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
9df30794
CW		 1316
1317 if (error)
742cbee8 1318 i915_error_state_free(&error->ref);
9df30794
CW		 1319}
1320
1321void i915_destroy_error_state(struct drm_device *dev)
1322{
1323 struct drm_i915_private *dev_priv = dev->dev_private;
1324 struct drm_i915_error_state *error;
6dc0e816 1325 unsigned long flags;
9df30794 1326
6dc0e816 1327 spin_lock_irqsave(&dev_priv->error_lock, flags);
9df30794
CW		 1328 error = dev_priv->first_error;
1329 dev_priv->first_error = NULL;
6dc0e816 1330 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
9df30794
CW		 1331
1332 if (error)
742cbee8 1333 kref_put(&error->ref, i915_error_state_free);
63eeaf38 1334}
3bd3c932
CW		 1335#else
1336#define i915_capture_error_state(x)
1337#endif
63eeaf38 1338
35aed2e6 1339static void i915_report_and_clear_eir(struct drm_device *dev)
8a905236
JB		 1340{
1341 struct drm_i915_private *dev_priv = dev->dev_private;
bd9854f9 1342 uint32_t instdone[I915_NUM_INSTDONE_REG];
8a905236 1343 u32 eir = I915_READ(EIR);
050ee91f 1344 int pipe, i;
8a905236 1345
35aed2e6
CW		 1346 if (!eir)
1347 return;
8a905236 1348
a70491cc 1349 pr_err("render error detected, EIR: 0x%08x\n", eir);
8a905236 1350
bd9854f9
BW		 1351 i915_get_extra_instdone(dev, instdone);
1352
8a905236
JB		 1353 if (IS_G4X(dev)) {
1354 if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) {
1355 u32 ipeir = I915_READ(IPEIR_I965);
1356
a70491cc
JP		 1357 pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965));
1358 pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965));
050ee91f
BW		 1359 for (i = 0; i < ARRAY_SIZE(instdone); i++)
1360 pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]);
a70491cc 1361 pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS));
a70491cc 1362 pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965));
8a905236 1363 I915_WRITE(IPEIR_I965, ipeir);
3143a2bf 1364 POSTING_READ(IPEIR_I965);
8a905236
JB		 1365 }
1366 if (eir & GM45_ERROR_PAGE_TABLE) {
1367 u32 pgtbl_err = I915_READ(PGTBL_ER);
a70491cc
JP		 1368 pr_err("page table error\n");
1369 pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err);
8a905236 1370 I915_WRITE(PGTBL_ER, pgtbl_err);
3143a2bf 1371 POSTING_READ(PGTBL_ER);
8a905236
JB		 1372 }
1373 }
1374
a6c45cf0 1375 if (!IS_GEN2(dev)) {
8a905236
JB		 1376 if (eir & I915_ERROR_PAGE_TABLE) {
1377 u32 pgtbl_err = I915_READ(PGTBL_ER);
a70491cc
JP		 1378 pr_err("page table error\n");
1379 pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err);
8a905236 1380 I915_WRITE(PGTBL_ER, pgtbl_err);
3143a2bf 1381 POSTING_READ(PGTBL_ER);
8a905236
JB		 1382 }
1383 }
1384
1385 if (eir & I915_ERROR_MEMORY_REFRESH) {
a70491cc 1386 pr_err("memory refresh error:\n");
9db4a9c7 1387 for_each_pipe(pipe)
a70491cc 1388 pr_err("pipe %c stat: 0x%08x\n",
9db4a9c7 1389 pipe_name(pipe), I915_READ(PIPESTAT(pipe)));
8a905236
JB		 1390 /* pipestat has already been acked */
1391 }
1392 if (eir & I915_ERROR_INSTRUCTION) {
a70491cc
JP		 1393 pr_err("instruction error\n");
1394 pr_err(" INSTPM: 0x%08x\n", I915_READ(INSTPM));
050ee91f
BW		 1395 for (i = 0; i < ARRAY_SIZE(instdone); i++)
1396 pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]);
a6c45cf0 1397 if (INTEL_INFO(dev)->gen < 4) {
8a905236
JB		 1398 u32 ipeir = I915_READ(IPEIR);
1399
a70491cc
JP		 1400 pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR));
1401 pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR));
a70491cc 1402 pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD));
8a905236 1403 I915_WRITE(IPEIR, ipeir);
3143a2bf 1404 POSTING_READ(IPEIR);
8a905236
JB		 1405 } else {
1406 u32 ipeir = I915_READ(IPEIR_I965);
1407
a70491cc
JP		 1408 pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965));
1409 pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965));
a70491cc 1410 pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS));
a70491cc 1411 pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965));
8a905236 1412 I915_WRITE(IPEIR_I965, ipeir);
3143a2bf 1413 POSTING_READ(IPEIR_I965);
8a905236
JB		 1414 }
1415 }
1416
1417 I915_WRITE(EIR, eir);
3143a2bf 1418 POSTING_READ(EIR);
8a905236
JB		 1419 eir = I915_READ(EIR);
1420 if (eir) {
1421 /*
1422 * some errors might have become stuck,
1423 * mask them.
1424 */
1425 DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir);
1426 I915_WRITE(EMR, I915_READ(EMR) | eir);
1427 I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
1428 }
35aed2e6
CW		 1429}
1430
1431/**
1432 * i915_handle_error - handle an error interrupt
1433 * @dev: drm device
1434 *
1435 * Do some basic checking of regsiter state at error interrupt time and
1436 * dump it to the syslog. Also call i915_capture_error_state() to make
1437 * sure we get a record and make it available in debugfs. Fire a uevent
1438 * so userspace knows something bad happened (should trigger collection
1439 * of a ring dump etc.).
1440 */
527f9e90 1441void i915_handle_error(struct drm_device *dev, bool wedged)
35aed2e6
CW		 1442{
1443 struct drm_i915_private *dev_priv = dev->dev_private;
b4519513
CW		 1444 struct intel_ring_buffer *ring;
1445 int i;
35aed2e6
CW		 1446
1447 i915_capture_error_state(dev);
1448 i915_report_and_clear_eir(dev);
8a905236 1449
ba1234d1 1450 if (wedged) {
30dbf0c0 1451 INIT_COMPLETION(dev_priv->error_completion);
ba1234d1
BG		 1452 atomic_set(&dev_priv->mm.wedged, 1);
1453
11ed50ec
BG		 1454 /*
1455 * Wakeup waiting processes so they don't hang
1456 */
b4519513
CW		 1457 for_each_ring(ring, dev_priv, i)
1458 wake_up_all(&ring->irq_queue);
11ed50ec
BG		 1459 }
1460
9c9fe1f8 1461 queue_work(dev_priv->wq, &dev_priv->error_work);
8a905236
JB		 1462}
1463
4e5359cd
SF		 1464static void i915_pageflip_stall_check(struct drm_device *dev, int pipe)
1465{
1466 drm_i915_private_t *dev_priv = dev->dev_private;
1467 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
1468 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 1469 struct drm_i915_gem_object *obj;
4e5359cd
SF		 1470 struct intel_unpin_work *work;
1471 unsigned long flags;
1472 bool stall_detected;
1473
1474 /* Ignore early vblank irqs */
1475 if (intel_crtc == NULL)
1476 return;
1477
1478 spin_lock_irqsave(&dev->event_lock, flags);
1479 work = intel_crtc->unpin_work;
1480
e7d841ca
CW		 1481 if (work == NULL ||
1482 atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE ||
1483 !work->enable_stall_check) {
4e5359cd
SF		 1484 /* Either the pending flip IRQ arrived, or we're too early. Don't check */
1485 spin_unlock_irqrestore(&dev->event_lock, flags);
1486 return;
1487 }
1488
1489 /* Potential stall - if we see that the flip has happened, assume a missed interrupt */
05394f39 1490 obj = work->pending_flip_obj;
a6c45cf0 1491 if (INTEL_INFO(dev)->gen >= 4) {
9db4a9c7 1492 int dspsurf = DSPSURF(intel_crtc->plane);
446f2545
AR		 1493 stall_detected = I915_HI_DISPBASE(I915_READ(dspsurf)) ==
1494 obj->gtt_offset;
4e5359cd 1495 } else {
9db4a9c7 1496 int dspaddr = DSPADDR(intel_crtc->plane);
05394f39 1497 stall_detected = I915_READ(dspaddr) == (obj->gtt_offset +
01f2c773 1498 crtc->y * crtc->fb->pitches[0] +
4e5359cd
SF		 1499 crtc->x * crtc->fb->bits_per_pixel/8);
1500 }
1501
1502 spin_unlock_irqrestore(&dev->event_lock, flags);
1503
1504 if (stall_detected) {
1505 DRM_DEBUG_DRIVER("Pageflip stall detected\n");
1506 intel_prepare_page_flip(dev, intel_crtc->plane);
1507 }
1508}
1509
42f52ef8
KP		 1510/* Called from drm generic code, passed 'crtc' which
1511 * we use as a pipe index
1512 */
f71d4af4 1513static int i915_enable_vblank(struct drm_device *dev, int pipe)
0a3e67a4
JB		 1514{
1515 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 1516 unsigned long irqflags;
71e0ffa5 1517
5eddb70b 1518 if (!i915_pipe_enabled(dev, pipe))
71e0ffa5 1519 return -EINVAL;
0a3e67a4 1520
1ec14ad3 1521 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
f796cf8f 1522 if (INTEL_INFO(dev)->gen >= 4)
7c463586
KP		 1523 i915_enable_pipestat(dev_priv, pipe,
1524 PIPE_START_VBLANK_INTERRUPT_ENABLE);
e9d21d7f 1525 else
7c463586
KP		 1526 i915_enable_pipestat(dev_priv, pipe,
1527 PIPE_VBLANK_INTERRUPT_ENABLE);
8692d00e
CW		 1528
1529 /* maintain vblank delivery even in deep C-states */
1530 if (dev_priv->info->gen == 3)
6b26c86d 1531 I915_WRITE(INSTPM, _MASKED_BIT_DISABLE(INSTPM_AGPBUSY_DIS));
1ec14ad3 1532 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
8692d00e 1533
0a3e67a4
JB		 1534 return 0;
1535}
1536
f71d4af4 1537static int ironlake_enable_vblank(struct drm_device *dev, int pipe)
f796cf8f
JB		 1538{
1539 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1540 unsigned long irqflags;
1541
1542 if (!i915_pipe_enabled(dev, pipe))
1543 return -EINVAL;
1544
1545 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
1546 ironlake_enable_display_irq(dev_priv, (pipe == 0) ?
0206e353 1547 DE_PIPEA_VBLANK : DE_PIPEB_VBLANK);
f796cf8f
JB		 1548 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1549
1550 return 0;
1551}
1552
f71d4af4 1553static int ivybridge_enable_vblank(struct drm_device *dev, int pipe)
b1f14ad0
JB		 1554{
1555 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1556 unsigned long irqflags;
1557
1558 if (!i915_pipe_enabled(dev, pipe))
1559 return -EINVAL;
1560
1561 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
b615b57a
CW		 1562 ironlake_enable_display_irq(dev_priv,
1563 DE_PIPEA_VBLANK_IVB << (5 * pipe));
b1f14ad0
JB		 1564 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1565
1566 return 0;
1567}
1568
7e231dbe
JB		 1569static int valleyview_enable_vblank(struct drm_device *dev, int pipe)
1570{
1571 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1572 unsigned long irqflags;
31acc7f5 1573 u32 imr;
7e231dbe
JB		 1574
1575 if (!i915_pipe_enabled(dev, pipe))
1576 return -EINVAL;
1577
1578 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
7e231dbe 1579 imr = I915_READ(VLV_IMR);
31acc7f5 1580 if (pipe == 0)
7e231dbe 1581 imr &= ~I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT;
31acc7f5 1582 else
7e231dbe 1583 imr &= ~I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT;
7e231dbe 1584 I915_WRITE(VLV_IMR, imr);
31acc7f5
JB		 1585 i915_enable_pipestat(dev_priv, pipe,
1586 PIPE_START_VBLANK_INTERRUPT_ENABLE);
7e231dbe
JB		 1587 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1588
1589 return 0;
1590}
1591
42f52ef8
KP		 1592/* Called from drm generic code, passed 'crtc' which
1593 * we use as a pipe index
1594 */
f71d4af4 1595static void i915_disable_vblank(struct drm_device *dev, int pipe)
0a3e67a4
JB		 1596{
1597 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
e9d21d7f 1598 unsigned long irqflags;
0a3e67a4 1599
1ec14ad3 1600 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
8692d00e 1601 if (dev_priv->info->gen == 3)
6b26c86d 1602 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_DIS));
8692d00e 1603
f796cf8f
JB		 1604 i915_disable_pipestat(dev_priv, pipe,
1605 PIPE_VBLANK_INTERRUPT_ENABLE |
1606 PIPE_START_VBLANK_INTERRUPT_ENABLE);
1607 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1608}
1609
f71d4af4 1610static void ironlake_disable_vblank(struct drm_device *dev, int pipe)
f796cf8f
JB		 1611{
1612 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1613 unsigned long irqflags;
1614
1615 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
1616 ironlake_disable_display_irq(dev_priv, (pipe == 0) ?
0206e353 1617 DE_PIPEA_VBLANK : DE_PIPEB_VBLANK);
1ec14ad3 1618 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
0a3e67a4
JB		 1619}
1620
f71d4af4 1621static void ivybridge_disable_vblank(struct drm_device *dev, int pipe)
b1f14ad0
JB		 1622{
1623 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1624 unsigned long irqflags;
1625
1626 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
b615b57a
CW		 1627 ironlake_disable_display_irq(dev_priv,
1628 DE_PIPEA_VBLANK_IVB << (pipe * 5));
b1f14ad0
JB		 1629 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1630}
1631
7e231dbe
JB		 1632static void valleyview_disable_vblank(struct drm_device *dev, int pipe)
1633{
1634 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1635 unsigned long irqflags;
31acc7f5 1636 u32 imr;
7e231dbe
JB		 1637
1638 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
31acc7f5
JB		 1639 i915_disable_pipestat(dev_priv, pipe,
1640 PIPE_START_VBLANK_INTERRUPT_ENABLE);
7e231dbe 1641 imr = I915_READ(VLV_IMR);
31acc7f5 1642 if (pipe == 0)
7e231dbe 1643 imr |= I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT;
31acc7f5 1644 else
7e231dbe 1645 imr |= I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT;
7e231dbe 1646 I915_WRITE(VLV_IMR, imr);
7e231dbe
JB		 1647 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
1648}
1649
893eead0
CW		 1650static u32
1651ring_last_seqno(struct intel_ring_buffer *ring)
852835f3 1652{
893eead0
CW		 1653 return list_entry(ring->request_list.prev,
1654 struct drm_i915_gem_request, list)->seqno;
1655}
1656
1657static bool i915_hangcheck_ring_idle(struct intel_ring_buffer *ring, bool *err)
1658{
1659 if (list_empty(&ring->request_list) ||
b2eadbc8
CW		 1660 i915_seqno_passed(ring->get_seqno(ring, false),
1661 ring_last_seqno(ring))) {
893eead0 1662 /* Issue a wake-up to catch stuck h/w. */
9574b3fe
BW		 1663 if (waitqueue_active(&ring->irq_queue)) {
1664 DRM_ERROR("Hangcheck timer elapsed... %s idle\n",
1665 ring->name);
893eead0
CW		 1666 wake_up_all(&ring->irq_queue);
1667 *err = true;
1668 }
1669 return true;
1670 }
1671 return false;
f65d9421
BG		 1672}
1673
1ec14ad3
CW		 1674static bool kick_ring(struct intel_ring_buffer *ring)
1675{
1676 struct drm_device *dev = ring->dev;
1677 struct drm_i915_private *dev_priv = dev->dev_private;
1678 u32 tmp = I915_READ_CTL(ring);
1679 if (tmp & RING_WAIT) {
1680 DRM_ERROR("Kicking stuck wait on %s\n",
1681 ring->name);
1682 I915_WRITE_CTL(ring, tmp);
1683 return true;
1684 }
1ec14ad3
CW		 1685 return false;
1686}
1687
d1e61e7f
CW		 1688static bool i915_hangcheck_hung(struct drm_device *dev)
1689{
1690 drm_i915_private_t *dev_priv = dev->dev_private;
1691
1692 if (dev_priv->hangcheck_count++ > 1) {
b4519513
CW		 1693 bool hung = true;
1694
d1e61e7f
CW		 1695 DRM_ERROR("Hangcheck timer elapsed... GPU hung\n");
1696 i915_handle_error(dev, true);
1697
1698 if (!IS_GEN2(dev)) {
b4519513
CW		 1699 struct intel_ring_buffer *ring;
1700 int i;
1701
d1e61e7f
CW		 1702 /* Is the chip hanging on a WAIT_FOR_EVENT?
1703 * If so we can simply poke the RB_WAIT bit
1704 * and break the hang. This should work on
1705 * all but the second generation chipsets.
1706 */
b4519513
CW		 1707 for_each_ring(ring, dev_priv, i)
1708 hung &= !kick_ring(ring);
d1e61e7f
CW		 1709 }
1710
b4519513 1711 return hung;
d1e61e7f
CW		 1712 }
1713
1714 return false;
1715}
1716
f65d9421
BG		 1717/**
1718 * This is called when the chip hasn't reported back with completed
1719 * batchbuffers in a long time. The first time this is called we simply record
1720 * ACTHD. If ACTHD hasn't changed by the time the hangcheck timer elapses
1721 * again, we assume the chip is wedged and try to fix it.
1722 */
1723void i915_hangcheck_elapsed(unsigned long data)
1724{
1725 struct drm_device *dev = (struct drm_device *)data;
1726 drm_i915_private_t *dev_priv = dev->dev_private;
bd9854f9 1727 uint32_t acthd[I915_NUM_RINGS], instdone[I915_NUM_INSTDONE_REG];
b4519513
CW		 1728 struct intel_ring_buffer *ring;
1729 bool err = false, idle;
1730 int i;
893eead0 1731
3e0dc6b0
BW		 1732 if (!i915_enable_hangcheck)
1733 return;
1734
b4519513
CW		 1735 memset(acthd, 0, sizeof(acthd));
1736 idle = true;
1737 for_each_ring(ring, dev_priv, i) {
1738 idle &= i915_hangcheck_ring_idle(ring, &err);
1739 acthd[i] = intel_ring_get_active_head(ring);
1740 }
1741
893eead0 1742 /* If all work is done then ACTHD clearly hasn't advanced. */
b4519513 1743 if (idle) {
d1e61e7f
CW		 1744 if (err) {
1745 if (i915_hangcheck_hung(dev))
1746 return;
1747
893eead0 1748 goto repeat;
d1e61e7f
CW		 1749 }
1750
1751 dev_priv->hangcheck_count = 0;
893eead0
CW		 1752 return;
1753 }
b9201c14 1754
bd9854f9 1755 i915_get_extra_instdone(dev, instdone);
b4519513 1756 if (memcmp(dev_priv->last_acthd, acthd, sizeof(acthd)) == 0 &&
050ee91f 1757 memcmp(dev_priv->prev_instdone, instdone, sizeof(instdone)) == 0) {
d1e61e7f 1758 if (i915_hangcheck_hung(dev))
cbb465e7 1759 return;
cbb465e7
CW		 1760 } else {
1761 dev_priv->hangcheck_count = 0;
1762
b4519513 1763 memcpy(dev_priv->last_acthd, acthd, sizeof(acthd));
050ee91f 1764 memcpy(dev_priv->prev_instdone, instdone, sizeof(instdone));
cbb465e7 1765 }
f65d9421 1766
893eead0 1767repeat:
f65d9421 1768 /* Reset timer case chip hangs without another request being added */
b3b079db 1769 mod_timer(&dev_priv->hangcheck_timer,
cecc21fe 1770 round_jiffies_up(jiffies + DRM_I915_HANGCHECK_JIFFIES));
f65d9421
BG		 1771}
1772
1da177e4
LT		 1773/* drm_dma.h hooks
1774*/
f71d4af4 1775static void ironlake_irq_preinstall(struct drm_device *dev)
036a4a7d
ZW		 1776{
1777 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1778
4697995b
JB		 1779 atomic_set(&dev_priv->irq_received, 0);
1780
036a4a7d 1781 I915_WRITE(HWSTAM, 0xeffe);
bdfcdb63 1782
036a4a7d
ZW		 1783 /* XXX hotplug from PCH */
1784
1785 I915_WRITE(DEIMR, 0xffffffff);
1786 I915_WRITE(DEIER, 0x0);
3143a2bf 1787 POSTING_READ(DEIER);
036a4a7d
ZW		 1788
1789 /* and GT */
1790 I915_WRITE(GTIMR, 0xffffffff);
1791 I915_WRITE(GTIER, 0x0);
3143a2bf 1792 POSTING_READ(GTIER);
c650156a
ZW		 1793
1794 /* south display irq */
1795 I915_WRITE(SDEIMR, 0xffffffff);
1796 I915_WRITE(SDEIER, 0x0);
3143a2bf 1797 POSTING_READ(SDEIER);
036a4a7d
ZW		 1798}
1799
7e231dbe
JB		 1800static void valleyview_irq_preinstall(struct drm_device *dev)
1801{
1802 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1803 int pipe;
1804
1805 atomic_set(&dev_priv->irq_received, 0);
1806
7e231dbe
JB		 1807 /* VLV magic */
1808 I915_WRITE(VLV_IMR, 0);
1809 I915_WRITE(RING_IMR(RENDER_RING_BASE), 0);
1810 I915_WRITE(RING_IMR(GEN6_BSD_RING_BASE), 0);
1811 I915_WRITE(RING_IMR(BLT_RING_BASE), 0);
1812
7e231dbe
JB		 1813 /* and GT */
1814 I915_WRITE(GTIIR, I915_READ(GTIIR));
1815 I915_WRITE(GTIIR, I915_READ(GTIIR));
1816 I915_WRITE(GTIMR, 0xffffffff);
1817 I915_WRITE(GTIER, 0x0);
1818 POSTING_READ(GTIER);
1819
1820 I915_WRITE(DPINVGTT, 0xff);
1821
1822 I915_WRITE(PORT_HOTPLUG_EN, 0);
1823 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
1824 for_each_pipe(pipe)
1825 I915_WRITE(PIPESTAT(pipe), 0xffff);
1826 I915_WRITE(VLV_IIR, 0xffffffff);
1827 I915_WRITE(VLV_IMR, 0xffffffff);
1828 I915_WRITE(VLV_IER, 0x0);
1829 POSTING_READ(VLV_IER);
1830}
1831
7fe0b973
KP		 1832/*
1833 * Enable digital hotplug on the PCH, and configure the DP short pulse
1834 * duration to 2ms (which is the minimum in the Display Port spec)
1835 *
1836 * This register is the same on all known PCH chips.
1837 */
1838
1839static void ironlake_enable_pch_hotplug(struct drm_device *dev)
1840{
1841 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1842 u32 hotplug;
1843
1844 hotplug = I915_READ(PCH_PORT_HOTPLUG);
1845 hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK);
1846 hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms;
1847 hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms;
1848 hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms;
1849 I915_WRITE(PCH_PORT_HOTPLUG, hotplug);
1850}
1851
f71d4af4 1852static int ironlake_irq_postinstall(struct drm_device *dev)
036a4a7d
ZW		 1853{
1854 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1855 /* enable kind of interrupts always enabled */
013d5aa2
JB		 1856 u32 display_mask = DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT |
1857 DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE;
1ec14ad3 1858 u32 render_irqs;
2d7b8366 1859 u32 hotplug_mask;
036a4a7d 1860
1ec14ad3 1861 dev_priv->irq_mask = ~display_mask;
036a4a7d
ZW		 1862
1863 /* should always can generate irq */
1864 I915_WRITE(DEIIR, I915_READ(DEIIR));
1ec14ad3
CW		 1865 I915_WRITE(DEIMR, dev_priv->irq_mask);
1866 I915_WRITE(DEIER, display_mask | DE_PIPEA_VBLANK | DE_PIPEB_VBLANK);
3143a2bf 1867 POSTING_READ(DEIER);
036a4a7d 1868
1ec14ad3 1869 dev_priv->gt_irq_mask = ~0;
036a4a7d
ZW		 1870
1871 I915_WRITE(GTIIR, I915_READ(GTIIR));
1ec14ad3 1872 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
881f47b6 1873
1ec14ad3
CW		 1874 if (IS_GEN6(dev))
1875 render_irqs =
1876 GT_USER_INTERRUPT |
e2a1e2f0
BW		 1877 GEN6_BSD_USER_INTERRUPT |
1878 GEN6_BLITTER_USER_INTERRUPT;
1ec14ad3
CW		 1879 else
1880 render_irqs =
88f23b8f 1881 GT_USER_INTERRUPT |
c6df541c 1882 GT_PIPE_NOTIFY |
1ec14ad3
CW		 1883 GT_BSD_USER_INTERRUPT;
1884 I915_WRITE(GTIER, render_irqs);
3143a2bf 1885 POSTING_READ(GTIER);
036a4a7d 1886
2d7b8366 1887 if (HAS_PCH_CPT(dev)) {
9035a97a
CW		 1888 hotplug_mask = (SDE_CRT_HOTPLUG_CPT |
1889 SDE_PORTB_HOTPLUG_CPT |
1890 SDE_PORTC_HOTPLUG_CPT |
1891 SDE_PORTD_HOTPLUG_CPT);
2d7b8366 1892 } else {
9035a97a
CW		 1893 hotplug_mask = (SDE_CRT_HOTPLUG |
1894 SDE_PORTB_HOTPLUG |
1895 SDE_PORTC_HOTPLUG |
1896 SDE_PORTD_HOTPLUG |
1897 SDE_AUX_MASK);
2d7b8366
YL		 1898 }
1899
1ec14ad3 1900 dev_priv->pch_irq_mask = ~hotplug_mask;
c650156a
ZW		 1901
1902 I915_WRITE(SDEIIR, I915_READ(SDEIIR));
1ec14ad3
CW		 1903 I915_WRITE(SDEIMR, dev_priv->pch_irq_mask);
1904 I915_WRITE(SDEIER, hotplug_mask);
3143a2bf 1905 POSTING_READ(SDEIER);
c650156a 1906
7fe0b973
KP		 1907 ironlake_enable_pch_hotplug(dev);
1908
f97108d1
JB		 1909 if (IS_IRONLAKE_M(dev)) {
1910 /* Clear & enable PCU event interrupts */
1911 I915_WRITE(DEIIR, DE_PCU_EVENT);
1912 I915_WRITE(DEIER, I915_READ(DEIER) | DE_PCU_EVENT);
1913 ironlake_enable_display_irq(dev_priv, DE_PCU_EVENT);
1914 }
1915
036a4a7d
ZW		 1916 return 0;
1917}
1918
f71d4af4 1919static int ivybridge_irq_postinstall(struct drm_device *dev)
b1f14ad0
JB		 1920{
1921 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
1922 /* enable kind of interrupts always enabled */
b615b57a
CW		 1923 u32 display_mask =
1924 DE_MASTER_IRQ_CONTROL | DE_GSE_IVB | DE_PCH_EVENT_IVB |
1925 DE_PLANEC_FLIP_DONE_IVB |
1926 DE_PLANEB_FLIP_DONE_IVB |
1927 DE_PLANEA_FLIP_DONE_IVB;
b1f14ad0
JB		 1928 u32 render_irqs;
1929 u32 hotplug_mask;
1930
b1f14ad0
JB		 1931 dev_priv->irq_mask = ~display_mask;
1932
1933 /* should always can generate irq */
1934 I915_WRITE(DEIIR, I915_READ(DEIIR));
1935 I915_WRITE(DEIMR, dev_priv->irq_mask);
b615b57a
CW		 1936 I915_WRITE(DEIER,
1937 display_mask |
1938 DE_PIPEC_VBLANK_IVB |
1939 DE_PIPEB_VBLANK_IVB |
1940 DE_PIPEA_VBLANK_IVB);
b1f14ad0
JB		 1941 POSTING_READ(DEIER);
1942
15b9f80e 1943 dev_priv->gt_irq_mask = ~GT_GEN7_L3_PARITY_ERROR_INTERRUPT;
b1f14ad0
JB		 1944
1945 I915_WRITE(GTIIR, I915_READ(GTIIR));
1946 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
1947
e2a1e2f0 1948 render_irqs = GT_USER_INTERRUPT | GEN6_BSD_USER_INTERRUPT |
15b9f80e 1949 GEN6_BLITTER_USER_INTERRUPT | GT_GEN7_L3_PARITY_ERROR_INTERRUPT;
b1f14ad0
JB		 1950 I915_WRITE(GTIER, render_irqs);
1951 POSTING_READ(GTIER);
1952
1953 hotplug_mask = (SDE_CRT_HOTPLUG_CPT |
1954 SDE_PORTB_HOTPLUG_CPT |
1955 SDE_PORTC_HOTPLUG_CPT |
1956 SDE_PORTD_HOTPLUG_CPT);
1957 dev_priv->pch_irq_mask = ~hotplug_mask;
1958
1959 I915_WRITE(SDEIIR, I915_READ(SDEIIR));
1960 I915_WRITE(SDEIMR, dev_priv->pch_irq_mask);
1961 I915_WRITE(SDEIER, hotplug_mask);
1962 POSTING_READ(SDEIER);
1963
7fe0b973
KP		 1964 ironlake_enable_pch_hotplug(dev);
1965
b1f14ad0
JB		 1966 return 0;
1967}
1968
7e231dbe
JB		 1969static int valleyview_irq_postinstall(struct drm_device *dev)
1970{
1971 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
7e231dbe
JB		 1972 u32 enable_mask;
1973 u32 hotplug_en = I915_READ(PORT_HOTPLUG_EN);
31acc7f5 1974 u32 pipestat_enable = PLANE_FLIP_DONE_INT_EN_VLV;
3bcedbe5 1975 u32 render_irqs;
7e231dbe
JB		 1976 u16 msid;
1977
1978 enable_mask = I915_DISPLAY_PORT_INTERRUPT;
31acc7f5
JB		 1979 enable_mask |= I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
1980 I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT |
1981 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
7e231dbe
JB		 1982 I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT;
1983
31acc7f5
JB		 1984 /*
1985 *Leave vblank interrupts masked initially. enable/disable will
1986 * toggle them based on usage.
1987 */
1988 dev_priv->irq_mask = (~enable_mask) |
1989 I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT |
1990 I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT;
7e231dbe 1991
7e231dbe
JB		 1992 dev_priv->pipestat[0] = 0;
1993 dev_priv->pipestat[1] = 0;
1994
7e231dbe
JB		 1995 /* Hack for broken MSIs on VLV */
1996 pci_write_config_dword(dev_priv->dev->pdev, 0x94, 0xfee00000);
1997 pci_read_config_word(dev->pdev, 0x98, &msid);
1998 msid &= 0xff; /* mask out delivery bits */
1999 msid |= (1<<14);
2000 pci_write_config_word(dev_priv->dev->pdev, 0x98, msid);
2001
2002 I915_WRITE(VLV_IMR, dev_priv->irq_mask);
2003 I915_WRITE(VLV_IER, enable_mask);
2004 I915_WRITE(VLV_IIR, 0xffffffff);
2005 I915_WRITE(PIPESTAT(0), 0xffff);
2006 I915_WRITE(PIPESTAT(1), 0xffff);
2007 POSTING_READ(VLV_IER);
2008
31acc7f5
JB		 2009 i915_enable_pipestat(dev_priv, 0, pipestat_enable);
2010 i915_enable_pipestat(dev_priv, 1, pipestat_enable);
2011
7e231dbe
JB		 2012 I915_WRITE(VLV_IIR, 0xffffffff);
2013 I915_WRITE(VLV_IIR, 0xffffffff);
2014
7e231dbe 2015 I915_WRITE(GTIIR, I915_READ(GTIIR));
31acc7f5 2016 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
3bcedbe5
JB		 2017
2018 render_irqs = GT_USER_INTERRUPT | GEN6_BSD_USER_INTERRUPT |
2019 GEN6_BLITTER_USER_INTERRUPT;
2020 I915_WRITE(GTIER, render_irqs);
7e231dbe
JB		 2021 POSTING_READ(GTIER);
2022
2023 /* ack & enable invalid PTE error interrupts */
2024#if 0 /* FIXME: add support to irq handler for checking these bits */
2025 I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK);
2026 I915_WRITE(DPINVGTT, DPINVGTT_EN_MASK);
2027#endif
2028
2029 I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE);
7e231dbe
JB		 2030 /* Note HDMI and DP share bits */
2031 if (dev_priv->hotplug_supported_mask & HDMIB_HOTPLUG_INT_STATUS)
2032 hotplug_en |= HDMIB_HOTPLUG_INT_EN;
2033 if (dev_priv->hotplug_supported_mask & HDMIC_HOTPLUG_INT_STATUS)
2034 hotplug_en |= HDMIC_HOTPLUG_INT_EN;
2035 if (dev_priv->hotplug_supported_mask & HDMID_HOTPLUG_INT_STATUS)
2036 hotplug_en |= HDMID_HOTPLUG_INT_EN;
ae33cdcf 2037 if (dev_priv->hotplug_supported_mask & SDVOC_HOTPLUG_INT_STATUS_I915)
7e231dbe 2038 hotplug_en |= SDVOC_HOTPLUG_INT_EN;
ae33cdcf 2039 if (dev_priv->hotplug_supported_mask & SDVOB_HOTPLUG_INT_STATUS_I915)
7e231dbe
JB		 2040 hotplug_en |= SDVOB_HOTPLUG_INT_EN;
2041 if (dev_priv->hotplug_supported_mask & CRT_HOTPLUG_INT_STATUS) {
2042 hotplug_en |= CRT_HOTPLUG_INT_EN;
2043 hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50;
2044 }
7e231dbe
JB		 2045
2046 I915_WRITE(PORT_HOTPLUG_EN, hotplug_en);
2047
2048 return 0;
2049}
2050
7e231dbe
JB		 2051static void valleyview_irq_uninstall(struct drm_device *dev)
2052{
2053 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2054 int pipe;
2055
2056 if (!dev_priv)
2057 return;
2058
7e231dbe
JB		 2059 for_each_pipe(pipe)
2060 I915_WRITE(PIPESTAT(pipe), 0xffff);
2061
2062 I915_WRITE(HWSTAM, 0xffffffff);
2063 I915_WRITE(PORT_HOTPLUG_EN, 0);
2064 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
2065 for_each_pipe(pipe)
2066 I915_WRITE(PIPESTAT(pipe), 0xffff);
2067 I915_WRITE(VLV_IIR, 0xffffffff);
2068 I915_WRITE(VLV_IMR, 0xffffffff);
2069 I915_WRITE(VLV_IER, 0x0);
2070 POSTING_READ(VLV_IER);
2071}
2072
f71d4af4 2073static void ironlake_irq_uninstall(struct drm_device *dev)
036a4a7d
ZW		 2074{
2075 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
4697995b
JB		 2076
2077 if (!dev_priv)
2078 return;
2079
036a4a7d
ZW		 2080 I915_WRITE(HWSTAM, 0xffffffff);
2081
2082 I915_WRITE(DEIMR, 0xffffffff);
2083 I915_WRITE(DEIER, 0x0);
2084 I915_WRITE(DEIIR, I915_READ(DEIIR));
2085
2086 I915_WRITE(GTIMR, 0xffffffff);
2087 I915_WRITE(GTIER, 0x0);
2088 I915_WRITE(GTIIR, I915_READ(GTIIR));
192aac1f
KP		 2089
2090 I915_WRITE(SDEIMR, 0xffffffff);
2091 I915_WRITE(SDEIER, 0x0);
2092 I915_WRITE(SDEIIR, I915_READ(SDEIIR));
036a4a7d
ZW		 2093}
2094
a266c7d5 2095static void i8xx_irq_preinstall(struct drm_device * dev)
1da177e4
LT		 2096{
2097 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
9db4a9c7 2098 int pipe;
91e3738e 2099
a266c7d5 2100 atomic_set(&dev_priv->irq_received, 0);
5ca58282 2101
9db4a9c7
JB		 2102 for_each_pipe(pipe)
2103 I915_WRITE(PIPESTAT(pipe), 0);
a266c7d5
CW		 2104 I915_WRITE16(IMR, 0xffff);
2105 I915_WRITE16(IER, 0x0);
2106 POSTING_READ16(IER);
c2798b19
CW		 2107}
2108
2109static int i8xx_irq_postinstall(struct drm_device *dev)
2110{
2111 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2112
c2798b19
CW		 2113 dev_priv->pipestat[0] = 0;
2114 dev_priv->pipestat[1] = 0;
2115
2116 I915_WRITE16(EMR,
2117 ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));
2118
2119 /* Unmask the interrupts that we always want on. */
2120 dev_priv->irq_mask =
2121 ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
2122 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
2123 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
2124 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT |
2125 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
2126 I915_WRITE16(IMR, dev_priv->irq_mask);
2127
2128 I915_WRITE16(IER,
2129 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
2130 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
2131 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT |
2132 I915_USER_INTERRUPT);
2133 POSTING_READ16(IER);
2134
2135 return 0;
2136}
2137
ff1f525e 2138static irqreturn_t i8xx_irq_handler(int irq, void *arg)
c2798b19
CW		 2139{
2140 struct drm_device *dev = (struct drm_device *) arg;
2141 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
c2798b19
CW		 2142 u16 iir, new_iir;
2143 u32 pipe_stats[2];
2144 unsigned long irqflags;
2145 int irq_received;
2146 int pipe;
2147 u16 flip_mask =
2148 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
2149 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
2150
2151 atomic_inc(&dev_priv->irq_received);
2152
2153 iir = I915_READ16(IIR);
2154 if (iir == 0)
2155 return IRQ_NONE;
2156
2157 while (iir & ~flip_mask) {
2158 /* Can't rely on pipestat interrupt bit in iir as it might
2159 * have been cleared after the pipestat interrupt was received.
2160 * It doesn't set the bit in iir again, but it still produces
2161 * interrupts (for non-MSI).
2162 */
2163 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
2164 if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
2165 i915_handle_error(dev, false);
2166
2167 for_each_pipe(pipe) {
2168 int reg = PIPESTAT(pipe);
2169 pipe_stats[pipe] = I915_READ(reg);
2170
2171 /*
2172 * Clear the PIPE*STAT regs before the IIR
2173 */
2174 if (pipe_stats[pipe] & 0x8000ffff) {
2175 if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
2176 DRM_DEBUG_DRIVER("pipe %c underrun\n",
2177 pipe_name(pipe));
2178 I915_WRITE(reg, pipe_stats[pipe]);
2179 irq_received = 1;
2180 }
2181 }
2182 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
2183
2184 I915_WRITE16(IIR, iir & ~flip_mask);
2185 new_iir = I915_READ16(IIR); /* Flush posted writes */
2186
d05c617e 2187 i915_update_dri1_breadcrumb(dev);
c2798b19
CW		 2188
2189 if (iir & I915_USER_INTERRUPT)
2190 notify_ring(dev, &dev_priv->ring[RCS]);
2191
2192 if (pipe_stats[0] & PIPE_VBLANK_INTERRUPT_STATUS &&
2193 drm_handle_vblank(dev, 0)) {
2194 if (iir & I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT) {
2195 intel_prepare_page_flip(dev, 0);
2196 intel_finish_page_flip(dev, 0);
2197 flip_mask &= ~I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT;
2198 }
2199 }
2200
2201 if (pipe_stats[1] & PIPE_VBLANK_INTERRUPT_STATUS &&
2202 drm_handle_vblank(dev, 1)) {
2203 if (iir & I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT) {
2204 intel_prepare_page_flip(dev, 1);
2205 intel_finish_page_flip(dev, 1);
2206 flip_mask &= ~I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
2207 }
2208 }
2209
2210 iir = new_iir;
2211 }
2212
2213 return IRQ_HANDLED;
2214}
2215
2216static void i8xx_irq_uninstall(struct drm_device * dev)
2217{
2218 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2219 int pipe;
2220
c2798b19
CW		 2221 for_each_pipe(pipe) {
2222 /* Clear enable bits; then clear status bits */
2223 I915_WRITE(PIPESTAT(pipe), 0);
2224 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));
2225 }
2226 I915_WRITE16(IMR, 0xffff);
2227 I915_WRITE16(IER, 0x0);
2228 I915_WRITE16(IIR, I915_READ16(IIR));
2229}
2230
a266c7d5
CW		 2231static void i915_irq_preinstall(struct drm_device * dev)
2232{
2233 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2234 int pipe;
2235
2236 atomic_set(&dev_priv->irq_received, 0);
2237
2238 if (I915_HAS_HOTPLUG(dev)) {
2239 I915_WRITE(PORT_HOTPLUG_EN, 0);
2240 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
2241 }
2242
00d98ebd 2243 I915_WRITE16(HWSTAM, 0xeffe);
a266c7d5
CW		 2244 for_each_pipe(pipe)
2245 I915_WRITE(PIPESTAT(pipe), 0);
2246 I915_WRITE(IMR, 0xffffffff);
2247 I915_WRITE(IER, 0x0);
2248 POSTING_READ(IER);
2249}
2250
2251static int i915_irq_postinstall(struct drm_device *dev)
2252{
2253 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
38bde180 2254 u32 enable_mask;
a266c7d5 2255
a266c7d5
CW		 2256 dev_priv->pipestat[0] = 0;
2257 dev_priv->pipestat[1] = 0;
2258
38bde180
CW		 2259 I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));
2260
2261 /* Unmask the interrupts that we always want on. */
2262 dev_priv->irq_mask =
2263 ~(I915_ASLE_INTERRUPT |
2264 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
2265 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
2266 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
2267 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT |
2268 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
2269
2270 enable_mask =
2271 I915_ASLE_INTERRUPT |
2272 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
2273 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
2274 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT |
2275 I915_USER_INTERRUPT;
2276
a266c7d5
CW		 2277 if (I915_HAS_HOTPLUG(dev)) {
2278 /* Enable in IER... */
2279 enable_mask |= I915_DISPLAY_PORT_INTERRUPT;
2280 /* and unmask in IMR */
2281 dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT;
2282 }
2283
a266c7d5
CW		 2284 I915_WRITE(IMR, dev_priv->irq_mask);
2285 I915_WRITE(IER, enable_mask);
2286 POSTING_READ(IER);
2287
2288 if (I915_HAS_HOTPLUG(dev)) {
2289 u32 hotplug_en = I915_READ(PORT_HOTPLUG_EN);
2290
a266c7d5
CW		 2291 if (dev_priv->hotplug_supported_mask & HDMIB_HOTPLUG_INT_STATUS)
2292 hotplug_en |= HDMIB_HOTPLUG_INT_EN;
2293 if (dev_priv->hotplug_supported_mask & HDMIC_HOTPLUG_INT_STATUS)
2294 hotplug_en |= HDMIC_HOTPLUG_INT_EN;
2295 if (dev_priv->hotplug_supported_mask & HDMID_HOTPLUG_INT_STATUS)
2296 hotplug_en |= HDMID_HOTPLUG_INT_EN;
084b612e 2297 if (dev_priv->hotplug_supported_mask & SDVOC_HOTPLUG_INT_STATUS_I915)
a266c7d5 2298 hotplug_en |= SDVOC_HOTPLUG_INT_EN;
084b612e 2299 if (dev_priv->hotplug_supported_mask & SDVOB_HOTPLUG_INT_STATUS_I915)
a266c7d5
CW		 2300 hotplug_en |= SDVOB_HOTPLUG_INT_EN;
2301 if (dev_priv->hotplug_supported_mask & CRT_HOTPLUG_INT_STATUS) {
2302 hotplug_en |= CRT_HOTPLUG_INT_EN;
a266c7d5
CW		 2303 hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50;
2304 }
2305
2306 /* Ignore TV since it's buggy */
2307
2308 I915_WRITE(PORT_HOTPLUG_EN, hotplug_en);
2309 }
2310
2311 intel_opregion_enable_asle(dev);
2312
2313 return 0;
2314}
2315
ff1f525e 2316static irqreturn_t i915_irq_handler(int irq, void *arg)
a266c7d5
CW		 2317{
2318 struct drm_device *dev = (struct drm_device *) arg;
2319 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
8291ee90 2320 u32 iir, new_iir, pipe_stats[I915_MAX_PIPES];
a266c7d5 2321 unsigned long irqflags;
38bde180
CW		 2322 u32 flip_mask =
2323 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
2324 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
2325 u32 flip[2] = {
2326 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT,
2327 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT
2328 };
2329 int pipe, ret = IRQ_NONE;
a266c7d5
CW		 2330
2331 atomic_inc(&dev_priv->irq_received);
2332
2333 iir = I915_READ(IIR);
38bde180
CW		 2334 do {
2335 bool irq_received = (iir & ~flip_mask) != 0;
8291ee90 2336 bool blc_event = false;
a266c7d5
CW		 2337
2338 /* Can't rely on pipestat interrupt bit in iir as it might
2339 * have been cleared after the pipestat interrupt was received.
2340 * It doesn't set the bit in iir again, but it still produces
2341 * interrupts (for non-MSI).
2342 */
2343 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
2344 if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
2345 i915_handle_error(dev, false);
2346
2347 for_each_pipe(pipe) {
2348 int reg = PIPESTAT(pipe);
2349 pipe_stats[pipe] = I915_READ(reg);
2350
38bde180 2351 /* Clear the PIPE*STAT regs before the IIR */
a266c7d5
CW		 2352 if (pipe_stats[pipe] & 0x8000ffff) {
2353 if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
2354 DRM_DEBUG_DRIVER("pipe %c underrun\n",
2355 pipe_name(pipe));
2356 I915_WRITE(reg, pipe_stats[pipe]);
38bde180 2357 irq_received = true;
a266c7d5
CW		 2358 }
2359 }
2360 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
2361
2362 if (!irq_received)
2363 break;
2364
a266c7d5
CW		 2365 /* Consume port. Then clear IIR or we'll miss events */
2366 if ((I915_HAS_HOTPLUG(dev)) &&
2367 (iir & I915_DISPLAY_PORT_INTERRUPT)) {
2368 u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);
2369
2370 DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x\n",
2371 hotplug_status);
2372 if (hotplug_status & dev_priv->hotplug_supported_mask)
2373 queue_work(dev_priv->wq,
2374 &dev_priv->hotplug_work);
2375
2376 I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);
38bde180 2377 POSTING_READ(PORT_HOTPLUG_STAT);
a266c7d5
CW		 2378 }
2379
38bde180 2380 I915_WRITE(IIR, iir & ~flip_mask);
a266c7d5
CW		 2381 new_iir = I915_READ(IIR); /* Flush posted writes */
2382
a266c7d5
CW		 2383 if (iir & I915_USER_INTERRUPT)
2384 notify_ring(dev, &dev_priv->ring[RCS]);
a266c7d5 2385
a266c7d5 2386 for_each_pipe(pipe) {
38bde180
CW		 2387 int plane = pipe;
2388 if (IS_MOBILE(dev))
2389 plane = !plane;
8291ee90 2390 if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS &&
a266c7d5 2391 drm_handle_vblank(dev, pipe)) {
38bde180
CW		 2392 if (iir & flip[plane]) {
2393 intel_prepare_page_flip(dev, plane);
2394 intel_finish_page_flip(dev, pipe);
2395 flip_mask &= ~flip[plane];
2396 }
a266c7d5
CW		 2397 }
2398
2399 if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS)
2400 blc_event = true;
2401 }
2402
a266c7d5
CW		 2403 if (blc_event || (iir & I915_ASLE_INTERRUPT))
2404 intel_opregion_asle_intr(dev);
2405
2406 /* With MSI, interrupts are only generated when iir
2407 * transitions from zero to nonzero. If another bit got
2408 * set while we were handling the existing iir bits, then
2409 * we would never get another interrupt.
2410 *
2411 * This is fine on non-MSI as well, as if we hit this path
2412 * we avoid exiting the interrupt handler only to generate
2413 * another one.
2414 *
2415 * Note that for MSI this could cause a stray interrupt report
2416 * if an interrupt landed in the time between writing IIR and
2417 * the posting read. This should be rare enough to never
2418 * trigger the 99% of 100,000 interrupts test for disabling
2419 * stray interrupts.
2420 */
38bde180 2421 ret = IRQ_HANDLED;
a266c7d5 2422 iir = new_iir;
38bde180 2423 } while (iir & ~flip_mask);
a266c7d5 2424
d05c617e 2425 i915_update_dri1_breadcrumb(dev);
8291ee90 2426
a266c7d5
CW		 2427 return ret;
2428}
2429
2430static void i915_irq_uninstall(struct drm_device * dev)
2431{
2432 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2433 int pipe;
2434
a266c7d5
CW		 2435 if (I915_HAS_HOTPLUG(dev)) {
2436 I915_WRITE(PORT_HOTPLUG_EN, 0);
2437 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
2438 }
2439
00d98ebd 2440 I915_WRITE16(HWSTAM, 0xffff);
55b39755
CW		 2441 for_each_pipe(pipe) {
2442 /* Clear enable bits; then clear status bits */
a266c7d5 2443 I915_WRITE(PIPESTAT(pipe), 0);
55b39755
CW		 2444 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));
2445 }
a266c7d5
CW		 2446 I915_WRITE(IMR, 0xffffffff);
2447 I915_WRITE(IER, 0x0);
2448
a266c7d5
CW		 2449 I915_WRITE(IIR, I915_READ(IIR));
2450}
2451
2452static void i965_irq_preinstall(struct drm_device * dev)
2453{
2454 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2455 int pipe;
2456
2457 atomic_set(&dev_priv->irq_received, 0);
2458
adca4730
CW		 2459 I915_WRITE(PORT_HOTPLUG_EN, 0);
2460 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
a266c7d5
CW		 2461
2462 I915_WRITE(HWSTAM, 0xeffe);
2463 for_each_pipe(pipe)
2464 I915_WRITE(PIPESTAT(pipe), 0);
2465 I915_WRITE(IMR, 0xffffffff);
2466 I915_WRITE(IER, 0x0);
2467 POSTING_READ(IER);
2468}
2469
2470static int i965_irq_postinstall(struct drm_device *dev)
2471{
2472 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
adca4730 2473 u32 hotplug_en;
bbba0a97 2474 u32 enable_mask;
a266c7d5
CW		 2475 u32 error_mask;
2476
a266c7d5 2477 /* Unmask the interrupts that we always want on. */
bbba0a97 2478 dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT |
adca4730 2479 I915_DISPLAY_PORT_INTERRUPT |
bbba0a97
CW		 2480 I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
2481 I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
2482 I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
2483 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT |
2484 I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
2485
2486 enable_mask = ~dev_priv->irq_mask;
2487 enable_mask |= I915_USER_INTERRUPT;
2488
2489 if (IS_G4X(dev))
2490 enable_mask |= I915_BSD_USER_INTERRUPT;
a266c7d5
CW		 2491
2492 dev_priv->pipestat[0] = 0;
2493 dev_priv->pipestat[1] = 0;
2494
a266c7d5
CW		 2495 /*
2496 * Enable some error detection, note the instruction error mask
2497 * bit is reserved, so we leave it masked.
2498 */
2499 if (IS_G4X(dev)) {
2500 error_mask = ~(GM45_ERROR_PAGE_TABLE |
2501 GM45_ERROR_MEM_PRIV |
2502 GM45_ERROR_CP_PRIV |
2503 I915_ERROR_MEMORY_REFRESH);
2504 } else {
2505 error_mask = ~(I915_ERROR_PAGE_TABLE |
2506 I915_ERROR_MEMORY_REFRESH);
2507 }
2508 I915_WRITE(EMR, error_mask);
2509
2510 I915_WRITE(IMR, dev_priv->irq_mask);
2511 I915_WRITE(IER, enable_mask);
2512 POSTING_READ(IER);
2513
adca4730
CW		 2514 /* Note HDMI and DP share hotplug bits */
2515 hotplug_en = 0;
2516 if (dev_priv->hotplug_supported_mask & HDMIB_HOTPLUG_INT_STATUS)
2517 hotplug_en |= HDMIB_HOTPLUG_INT_EN;
2518 if (dev_priv->hotplug_supported_mask & HDMIC_HOTPLUG_INT_STATUS)
2519 hotplug_en |= HDMIC_HOTPLUG_INT_EN;
2520 if (dev_priv->hotplug_supported_mask & HDMID_HOTPLUG_INT_STATUS)
2521 hotplug_en |= HDMID_HOTPLUG_INT_EN;
084b612e
CW		 2522 if (IS_G4X(dev)) {
2523 if (dev_priv->hotplug_supported_mask & SDVOC_HOTPLUG_INT_STATUS_G4X)
2524 hotplug_en |= SDVOC_HOTPLUG_INT_EN;
2525 if (dev_priv->hotplug_supported_mask & SDVOB_HOTPLUG_INT_STATUS_G4X)
2526 hotplug_en |= SDVOB_HOTPLUG_INT_EN;
2527 } else {
2528 if (dev_priv->hotplug_supported_mask & SDVOC_HOTPLUG_INT_STATUS_I965)
2529 hotplug_en |= SDVOC_HOTPLUG_INT_EN;
2530 if (dev_priv->hotplug_supported_mask & SDVOB_HOTPLUG_INT_STATUS_I965)
2531 hotplug_en |= SDVOB_HOTPLUG_INT_EN;
2532 }
adca4730
CW		 2533 if (dev_priv->hotplug_supported_mask & CRT_HOTPLUG_INT_STATUS) {
2534 hotplug_en |= CRT_HOTPLUG_INT_EN;
a266c7d5 2535
adca4730
CW		 2536 /* Programming the CRT detection parameters tends
2537 to generate a spurious hotplug event about three
2538 seconds later. So just do it once.
2539 */
2540 if (IS_G4X(dev))
2541 hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64;
2542 hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50;
2543 }
a266c7d5 2544
adca4730 2545 /* Ignore TV since it's buggy */
a266c7d5 2546
adca4730 2547 I915_WRITE(PORT_HOTPLUG_EN, hotplug_en);
a266c7d5
CW		 2548
2549 intel_opregion_enable_asle(dev);
2550
2551 return 0;
2552}
2553
ff1f525e 2554static irqreturn_t i965_irq_handler(int irq, void *arg)
a266c7d5
CW		 2555{
2556 struct drm_device *dev = (struct drm_device *) arg;
2557 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
a266c7d5
CW		 2558 u32 iir, new_iir;
2559 u32 pipe_stats[I915_MAX_PIPES];
a266c7d5
CW		 2560 unsigned long irqflags;
2561 int irq_received;
2562 int ret = IRQ_NONE, pipe;
a266c7d5
CW		 2563
2564 atomic_inc(&dev_priv->irq_received);
2565
2566 iir = I915_READ(IIR);
2567
a266c7d5 2568 for (;;) {
2c8ba29f
CW		 2569 bool blc_event = false;
2570
a266c7d5
CW		 2571 irq_received = iir != 0;
2572
2573 /* Can't rely on pipestat interrupt bit in iir as it might
2574 * have been cleared after the pipestat interrupt was received.
2575 * It doesn't set the bit in iir again, but it still produces
2576 * interrupts (for non-MSI).
2577 */
2578 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
2579 if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
2580 i915_handle_error(dev, false);
2581
2582 for_each_pipe(pipe) {
2583 int reg = PIPESTAT(pipe);
2584 pipe_stats[pipe] = I915_READ(reg);
2585
2586 /*
2587 * Clear the PIPE*STAT regs before the IIR
2588 */
2589 if (pipe_stats[pipe] & 0x8000ffff) {
2590 if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
2591 DRM_DEBUG_DRIVER("pipe %c underrun\n",
2592 pipe_name(pipe));
2593 I915_WRITE(reg, pipe_stats[pipe]);
2594 irq_received = 1;
2595 }
2596 }
2597 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
2598
2599 if (!irq_received)
2600 break;
2601
2602 ret = IRQ_HANDLED;
2603
2604 /* Consume port. Then clear IIR or we'll miss events */
adca4730 2605 if (iir & I915_DISPLAY_PORT_INTERRUPT) {
a266c7d5
CW		 2606 u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);
2607
2608 DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x\n",
2609 hotplug_status);
2610 if (hotplug_status & dev_priv->hotplug_supported_mask)
2611 queue_work(dev_priv->wq,
2612 &dev_priv->hotplug_work);
2613
2614 I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);
2615 I915_READ(PORT_HOTPLUG_STAT);
2616 }
2617
2618 I915_WRITE(IIR, iir);
2619 new_iir = I915_READ(IIR); /* Flush posted writes */
2620
a266c7d5
CW		 2621 if (iir & I915_USER_INTERRUPT)
2622 notify_ring(dev, &dev_priv->ring[RCS]);
2623 if (iir & I915_BSD_USER_INTERRUPT)
2624 notify_ring(dev, &dev_priv->ring[VCS]);
2625
4f7d1e79 2626 if (iir & I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT)
a266c7d5 2627 intel_prepare_page_flip(dev, 0);
a266c7d5 2628
4f7d1e79 2629 if (iir & I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT)
a266c7d5 2630 intel_prepare_page_flip(dev, 1);
a266c7d5
CW		 2631
2632 for_each_pipe(pipe) {
2c8ba29f 2633 if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS &&
a266c7d5 2634 drm_handle_vblank(dev, pipe)) {
4f7d1e79
CW		 2635 i915_pageflip_stall_check(dev, pipe);
2636 intel_finish_page_flip(dev, pipe);
a266c7d5
CW		 2637 }
2638
2639 if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS)
2640 blc_event = true;
2641 }
2642
2643
2644 if (blc_event || (iir & I915_ASLE_INTERRUPT))
2645 intel_opregion_asle_intr(dev);
2646
2647 /* With MSI, interrupts are only generated when iir
2648 * transitions from zero to nonzero. If another bit got
2649 * set while we were handling the existing iir bits, then
2650 * we would never get another interrupt.
2651 *
2652 * This is fine on non-MSI as well, as if we hit this path
2653 * we avoid exiting the interrupt handler only to generate
2654 * another one.
2655 *
2656 * Note that for MSI this could cause a stray interrupt report
2657 * if an interrupt landed in the time between writing IIR and
2658 * the posting read. This should be rare enough to never
2659 * trigger the 99% of 100,000 interrupts test for disabling
2660 * stray interrupts.
2661 */
2662 iir = new_iir;
2663 }
2664
d05c617e 2665 i915_update_dri1_breadcrumb(dev);
2c8ba29f 2666
a266c7d5
CW		 2667 return ret;
2668}
2669
2670static void i965_irq_uninstall(struct drm_device * dev)
2671{
2672 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
2673 int pipe;
2674
2675 if (!dev_priv)
2676 return;
2677
adca4730
CW		 2678 I915_WRITE(PORT_HOTPLUG_EN, 0);
2679 I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
a266c7d5
CW		 2680
2681 I915_WRITE(HWSTAM, 0xffffffff);
2682 for_each_pipe(pipe)
2683 I915_WRITE(PIPESTAT(pipe), 0);
2684 I915_WRITE(IMR, 0xffffffff);
2685 I915_WRITE(IER, 0x0);
2686
2687 for_each_pipe(pipe)
2688 I915_WRITE(PIPESTAT(pipe),
2689 I915_READ(PIPESTAT(pipe)) & 0x8000ffff);
2690 I915_WRITE(IIR, I915_READ(IIR));
2691}
2692
f71d4af4
JB		 2693void intel_irq_init(struct drm_device *dev)
2694{
8b2e326d
CW		 2695 struct drm_i915_private *dev_priv = dev->dev_private;
2696
2697 INIT_WORK(&dev_priv->hotplug_work, i915_hotplug_work_func);
2698 INIT_WORK(&dev_priv->error_work, i915_error_work_func);
c6a828d3 2699 INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work);
a4da4fa4 2700 INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work);
8b2e326d 2701
f71d4af4
JB		 2702 dev->driver->get_vblank_counter = i915_get_vblank_counter;
2703 dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */
7d4e146f 2704 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
f71d4af4
JB		 2705 dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */
2706 dev->driver->get_vblank_counter = gm45_get_vblank_counter;
2707 }
2708
c3613de9
KP		 2709 if (drm_core_check_feature(dev, DRIVER_MODESET))
2710 dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp;
2711 else
2712 dev->driver->get_vblank_timestamp = NULL;
f71d4af4
JB		 2713 dev->driver->get_scanout_position = i915_get_crtc_scanoutpos;
2714
7e231dbe
JB		 2715 if (IS_VALLEYVIEW(dev)) {
2716 dev->driver->irq_handler = valleyview_irq_handler;
2717 dev->driver->irq_preinstall = valleyview_irq_preinstall;
2718 dev->driver->irq_postinstall = valleyview_irq_postinstall;
2719 dev->driver->irq_uninstall = valleyview_irq_uninstall;
2720 dev->driver->enable_vblank = valleyview_enable_vblank;
2721 dev->driver->disable_vblank = valleyview_disable_vblank;
2722 } else if (IS_IVYBRIDGE(dev)) {
f71d4af4
JB		 2723 /* Share pre & uninstall handlers with ILK/SNB */
2724 dev->driver->irq_handler = ivybridge_irq_handler;
2725 dev->driver->irq_preinstall = ironlake_irq_preinstall;
2726 dev->driver->irq_postinstall = ivybridge_irq_postinstall;
2727 dev->driver->irq_uninstall = ironlake_irq_uninstall;
2728 dev->driver->enable_vblank = ivybridge_enable_vblank;
2729 dev->driver->disable_vblank = ivybridge_disable_vblank;
7d4e146f
ED		 2730 } else if (IS_HASWELL(dev)) {
2731 /* Share interrupts handling with IVB */
2732 dev->driver->irq_handler = ivybridge_irq_handler;
2733 dev->driver->irq_preinstall = ironlake_irq_preinstall;
2734 dev->driver->irq_postinstall = ivybridge_irq_postinstall;
2735 dev->driver->irq_uninstall = ironlake_irq_uninstall;
2736 dev->driver->enable_vblank = ivybridge_enable_vblank;
2737 dev->driver->disable_vblank = ivybridge_disable_vblank;
f71d4af4
JB		 2738 } else if (HAS_PCH_SPLIT(dev)) {
2739 dev->driver->irq_handler = ironlake_irq_handler;
2740 dev->driver->irq_preinstall = ironlake_irq_preinstall;
2741 dev->driver->irq_postinstall = ironlake_irq_postinstall;
2742 dev->driver->irq_uninstall = ironlake_irq_uninstall;
2743 dev->driver->enable_vblank = ironlake_enable_vblank;
2744 dev->driver->disable_vblank = ironlake_disable_vblank;
2745 } else {
c2798b19
CW		 2746 if (INTEL_INFO(dev)->gen == 2) {
2747 dev->driver->irq_preinstall = i8xx_irq_preinstall;
2748 dev->driver->irq_postinstall = i8xx_irq_postinstall;
2749 dev->driver->irq_handler = i8xx_irq_handler;
2750 dev->driver->irq_uninstall = i8xx_irq_uninstall;
a266c7d5
CW		 2751 } else if (INTEL_INFO(dev)->gen == 3) {
2752 dev->driver->irq_preinstall = i915_irq_preinstall;
2753 dev->driver->irq_postinstall = i915_irq_postinstall;
2754 dev->driver->irq_uninstall = i915_irq_uninstall;
2755 dev->driver->irq_handler = i915_irq_handler;
c2798b19 2756 } else {
a266c7d5
CW		 2757 dev->driver->irq_preinstall = i965_irq_preinstall;
2758 dev->driver->irq_postinstall = i965_irq_postinstall;
2759 dev->driver->irq_uninstall = i965_irq_uninstall;
2760 dev->driver->irq_handler = i965_irq_handler;
c2798b19 2761 }
f71d4af4
JB		 2762 dev->driver->enable_vblank = i915_enable_vblank;
2763 dev->driver->disable_vblank = i915_disable_vblank;
2764 }
2765}
Linux kernel - Deliverables
This page took 0.760313 seconds and 5 git commands to generate.