projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Preserve the FDI line reversal override bit on CPT
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_ddi.c
CommitLineData
45244b87
ED		 1/*
2 * Copyright © 2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 *
26 */
27
28#include "i915_drv.h"
29#include "intel_drv.h"
30
31/* HDMI/DVI modes ignore everything but the last 2 items. So we share
32 * them for both DP and FDI transports, allowing those ports to
33 * automatically adapt to HDMI connections as well
34 */
35static const u32 hsw_ddi_translations_dp[] = {
36 0x00FFFFFF, 0x0006000E, /* DP parameters */
37 0x00D75FFF, 0x0005000A,
38 0x00C30FFF, 0x00040006,
39 0x80AAAFFF, 0x000B0000,
40 0x00FFFFFF, 0x0005000A,
41 0x00D75FFF, 0x000C0004,
42 0x80C30FFF, 0x000B0000,
43 0x00FFFFFF, 0x00040006,
44 0x80D75FFF, 0x000B0000,
45 0x00FFFFFF, 0x00040006 /* HDMI parameters */
46};
47
48static const u32 hsw_ddi_translations_fdi[] = {
49 0x00FFFFFF, 0x0007000E, /* FDI parameters */
50 0x00D75FFF, 0x000F000A,
51 0x00C30FFF, 0x00060006,
52 0x00AAAFFF, 0x001E0000,
53 0x00FFFFFF, 0x000F000A,
54 0x00D75FFF, 0x00160004,
55 0x00C30FFF, 0x001E0000,
56 0x00FFFFFF, 0x00060006,
57 0x00D75FFF, 0x001E0000,
58 0x00FFFFFF, 0x00040006 /* HDMI parameters */
59};
60
fc914639
PZ		 61static enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder)
62{
0bdee30e 63 struct drm_encoder *encoder = &intel_encoder->base;
fc914639
PZ		 64 int type = intel_encoder->type;
65
174edf1f 66 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP ||
00c09d70 67 type == INTEL_OUTPUT_HDMI || type == INTEL_OUTPUT_UNKNOWN) {
174edf1f
PZ		 68 struct intel_digital_port *intel_dig_port =
69 enc_to_dig_port(encoder);
70 return intel_dig_port->port;
0bdee30e 71
fc914639
PZ		 72 } else if (type == INTEL_OUTPUT_ANALOG) {
73 return PORT_E;
0bdee30e 74
fc914639
PZ		 75 } else {
76 DRM_ERROR("Invalid DDI encoder type %d\n", type);
77 BUG();
78 }
79}
80
45244b87
ED		 81/* On Haswell, DDI port buffers must be programmed with correct values
82 * in advance. The buffer values are different for FDI and DP modes,
83 * but the HDMI/DVI fields are shared among those. So we program the DDI
84 * in either FDI or DP modes only, as HDMI connections will work with both
85 * of those
86 */
c1f63f9d
PZ		 87static void intel_prepare_ddi_buffers(struct drm_device *dev, enum port port,
88 bool use_fdi_mode)
45244b87
ED		 89{
90 struct drm_i915_private *dev_priv = dev->dev_private;
91 u32 reg;
92 int i;
93 const u32 *ddi_translations = ((use_fdi_mode) ?
94 hsw_ddi_translations_fdi :
95 hsw_ddi_translations_dp);
96
97 DRM_DEBUG_DRIVER("Initializing DDI buffers for port %c in %s mode\n",
98 port_name(port),
99 use_fdi_mode ? "FDI" : "DP");
100
101 WARN((use_fdi_mode && (port != PORT_E)),
102 "Programming port %c in FDI mode, this probably will not work.\n",
103 port_name(port));
104
105 for (i=0, reg=DDI_BUF_TRANS(port); i < ARRAY_SIZE(hsw_ddi_translations_fdi); i++) {
106 I915_WRITE(reg, ddi_translations[i]);
107 reg += 4;
108 }
109}
110
111/* Program DDI buffers translations for DP. By default, program ports A-D in DP
112 * mode and port E for FDI.
113 */
114void intel_prepare_ddi(struct drm_device *dev)
115{
116 int port;
117
0d536cb4
PZ		 118 if (!HAS_DDI(dev))
119 return;
45244b87 120
0d536cb4
PZ		 121 for (port = PORT_A; port < PORT_E; port++)
122 intel_prepare_ddi_buffers(dev, port, false);
123
124 /* DDI E is the suggested one to work in FDI mode, so program is as such
125 * by default. It will have to be re-programmed in case a digital DP
126 * output will be detected on it
127 */
128 intel_prepare_ddi_buffers(dev, PORT_E, true);
45244b87 129}
c82e4d26
ED		 130
131static const long hsw_ddi_buf_ctl_values[] = {
132 DDI_BUF_EMP_400MV_0DB_HSW,
133 DDI_BUF_EMP_400MV_3_5DB_HSW,
134 DDI_BUF_EMP_400MV_6DB_HSW,
135 DDI_BUF_EMP_400MV_9_5DB_HSW,
136 DDI_BUF_EMP_600MV_0DB_HSW,
137 DDI_BUF_EMP_600MV_3_5DB_HSW,
138 DDI_BUF_EMP_600MV_6DB_HSW,
139 DDI_BUF_EMP_800MV_0DB_HSW,
140 DDI_BUF_EMP_800MV_3_5DB_HSW
141};
142
248138b5
PZ		 143static void intel_wait_ddi_buf_idle(struct drm_i915_private *dev_priv,
144 enum port port)
145{
146 uint32_t reg = DDI_BUF_CTL(port);
147 int i;
148
149 for (i = 0; i < 8; i++) {
150 udelay(1);
151 if (I915_READ(reg) & DDI_BUF_IS_IDLE)
152 return;
153 }
154 DRM_ERROR("Timeout waiting for DDI BUF %c idle bit\n", port_name(port));
155}
c82e4d26
ED		 156
157/* Starting with Haswell, different DDI ports can work in FDI mode for
158 * connection to the PCH-located connectors. For this, it is necessary to train
159 * both the DDI port and PCH receiver for the desired DDI buffer settings.
160 *
161 * The recommended port to work in FDI mode is DDI E, which we use here. Also,
162 * please note that when FDI mode is active on DDI E, it shares 2 lines with
163 * DDI A (which is used for eDP)
164 */
165
166void hsw_fdi_link_train(struct drm_crtc *crtc)
167{
168 struct drm_device *dev = crtc->dev;
169 struct drm_i915_private *dev_priv = dev->dev_private;
170 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
04945641 171 u32 temp, i, rx_ctl_val;
c82e4d26 172
04945641
PZ		 173 /* Set the FDI_RX_MISC pwrdn lanes and the 2 workarounds listed at the
174 * mode set "sequence for CRT port" document:
175 * - TP1 to TP2 time with the default value
176 * - FDI delay to 90h
177 */
178 I915_WRITE(_FDI_RXA_MISC, FDI_RX_PWRDN_LANE1_VAL(2) |
179 FDI_RX_PWRDN_LANE0_VAL(2) |
180 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
181
182 /* Enable the PCH Receiver FDI PLL */
3e68320e
DL		 183 rx_ctl_val = dev_priv->fdi_rx_config | FDI_RX_ENHANCE_FRAME_ENABLE |
184 FDI_RX_PLL_ENABLE | ((intel_crtc->fdi_lanes - 1) << 19);
04945641
PZ		 185 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val);
186 POSTING_READ(_FDI_RXA_CTL);
187 udelay(220);
188
189 /* Switch from Rawclk to PCDclk */
190 rx_ctl_val |= FDI_PCDCLK;
191 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val);
192
193 /* Configure Port Clock Select */
194 I915_WRITE(PORT_CLK_SEL(PORT_E), intel_crtc->ddi_pll_sel);
195
196 /* Start the training iterating through available voltages and emphasis,
197 * testing each value twice. */
198 for (i = 0; i < ARRAY_SIZE(hsw_ddi_buf_ctl_values) * 2; i++) {
c82e4d26
ED		 199 /* Configure DP_TP_CTL with auto-training */
200 I915_WRITE(DP_TP_CTL(PORT_E),
201 DP_TP_CTL_FDI_AUTOTRAIN |
202 DP_TP_CTL_ENHANCED_FRAME_ENABLE |
203 DP_TP_CTL_LINK_TRAIN_PAT1 |
204 DP_TP_CTL_ENABLE);
205
206 /* Configure and enable DDI_BUF_CTL for DDI E with next voltage */
c82e4d26 207 I915_WRITE(DDI_BUF_CTL(PORT_E),
04945641
PZ		 208 DDI_BUF_CTL_ENABLE |
209 ((intel_crtc->fdi_lanes - 1) << 1) |
210 hsw_ddi_buf_ctl_values[i / 2]);
211 POSTING_READ(DDI_BUF_CTL(PORT_E));
c82e4d26
ED		 212
213 udelay(600);
214
04945641
PZ		 215 /* Program PCH FDI Receiver TU */
216 I915_WRITE(_FDI_RXA_TUSIZE1, TU_SIZE(64));
217
218 /* Enable PCH FDI Receiver with auto-training */
219 rx_ctl_val |= FDI_RX_ENABLE | FDI_LINK_TRAIN_AUTO;
220 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val);
221 POSTING_READ(_FDI_RXA_CTL);
222
223 /* Wait for FDI receiver lane calibration */
224 udelay(30);
225
226 /* Unset FDI_RX_MISC pwrdn lanes */
227 temp = I915_READ(_FDI_RXA_MISC);
228 temp &= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);
229 I915_WRITE(_FDI_RXA_MISC, temp);
230 POSTING_READ(_FDI_RXA_MISC);
231
232 /* Wait for FDI auto training time */
233 udelay(5);
c82e4d26
ED		 234
235 temp = I915_READ(DP_TP_STATUS(PORT_E));
236 if (temp & DP_TP_STATUS_AUTOTRAIN_DONE) {
04945641 237 DRM_DEBUG_KMS("FDI link training done on step %d\n", i);
c82e4d26
ED		 238
239 /* Enable normal pixel sending for FDI */
240 I915_WRITE(DP_TP_CTL(PORT_E),
04945641
PZ		 241 DP_TP_CTL_FDI_AUTOTRAIN |
242 DP_TP_CTL_LINK_TRAIN_NORMAL |
243 DP_TP_CTL_ENHANCED_FRAME_ENABLE |
244 DP_TP_CTL_ENABLE);
c82e4d26 245
04945641 246 return;
c82e4d26 247 }
04945641 248
248138b5
PZ		 249 temp = I915_READ(DDI_BUF_CTL(PORT_E));
250 temp &= ~DDI_BUF_CTL_ENABLE;
251 I915_WRITE(DDI_BUF_CTL(PORT_E), temp);
252 POSTING_READ(DDI_BUF_CTL(PORT_E));
253
04945641 254 /* Disable DP_TP_CTL and FDI_RX_CTL and retry */
248138b5
PZ		 255 temp = I915_READ(DP_TP_CTL(PORT_E));
256 temp &= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);
257 temp |= DP_TP_CTL_LINK_TRAIN_PAT1;
258 I915_WRITE(DP_TP_CTL(PORT_E), temp);
259 POSTING_READ(DP_TP_CTL(PORT_E));
260
261 intel_wait_ddi_buf_idle(dev_priv, PORT_E);
04945641
PZ		 262
263 rx_ctl_val &= ~FDI_RX_ENABLE;
264 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val);
248138b5 265 POSTING_READ(_FDI_RXA_CTL);
04945641
PZ		 266
267 /* Reset FDI_RX_MISC pwrdn lanes */
268 temp = I915_READ(_FDI_RXA_MISC);
269 temp &= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);
270 temp |= FDI_RX_PWRDN_LANE1_VAL(2) | FDI_RX_PWRDN_LANE0_VAL(2);
271 I915_WRITE(_FDI_RXA_MISC, temp);
248138b5 272 POSTING_READ(_FDI_RXA_MISC);
c82e4d26
ED		 273 }
274
04945641 275 DRM_ERROR("FDI link training failed!\n");
c82e4d26 276}
0e72a5b5 277
12a13a33
ED		 278/* WRPLL clock dividers */
279struct wrpll_tmds_clock {
280 u32 clock;
281 u16 p; /* Post divider */
282 u16 n2; /* Feedback divider */
283 u16 r2; /* Reference divider */
284};
285
126e9be8
PZ		 286/* Table of matching values for WRPLL clocks programming for each frequency.
287 * The code assumes this table is sorted. */
12a13a33
ED		 288static const struct wrpll_tmds_clock wrpll_tmds_clock_table[] = {
289 {19750, 38, 25, 18},
290 {20000, 48, 32, 18},
291 {21000, 36, 21, 15},
292 {21912, 42, 29, 17},
293 {22000, 36, 22, 15},
294 {23000, 36, 23, 15},
295 {23500, 40, 40, 23},
296 {23750, 26, 16, 14},
12a13a33
ED		 297 {24000, 36, 24, 15},
298 {25000, 36, 25, 15},
299 {25175, 26, 40, 33},
300 {25200, 30, 21, 15},
301 {26000, 36, 26, 15},
302 {27000, 30, 21, 14},
303 {27027, 18, 100, 111},
304 {27500, 30, 29, 19},
305 {28000, 34, 30, 17},
306 {28320, 26, 30, 22},
307 {28322, 32, 42, 25},
308 {28750, 24, 23, 18},
309 {29000, 30, 29, 18},
310 {29750, 32, 30, 17},
311 {30000, 30, 25, 15},
312 {30750, 30, 41, 24},
313 {31000, 30, 31, 18},
314 {31500, 30, 28, 16},
315 {32000, 30, 32, 18},
316 {32500, 28, 32, 19},
317 {33000, 24, 22, 15},
318 {34000, 28, 30, 17},
319 {35000, 26, 32, 19},
320 {35500, 24, 30, 19},
321 {36000, 26, 26, 15},
322 {36750, 26, 46, 26},
323 {37000, 24, 23, 14},
324 {37762, 22, 40, 26},
325 {37800, 20, 21, 15},
326 {38000, 24, 27, 16},
327 {38250, 24, 34, 20},
328 {39000, 24, 26, 15},
329 {40000, 24, 32, 18},
330 {40500, 20, 21, 14},
331 {40541, 22, 147, 89},
332 {40750, 18, 19, 14},
333 {41000, 16, 17, 14},
334 {41500, 22, 44, 26},
335 {41540, 22, 44, 26},
336 {42000, 18, 21, 15},
337 {42500, 22, 45, 26},
338 {43000, 20, 43, 27},
339 {43163, 20, 24, 15},
340 {44000, 18, 22, 15},
341 {44900, 20, 108, 65},
342 {45000, 20, 25, 15},
343 {45250, 20, 52, 31},
344 {46000, 18, 23, 15},
345 {46750, 20, 45, 26},
346 {47000, 20, 40, 23},
347 {48000, 18, 24, 15},
348 {49000, 18, 49, 30},
349 {49500, 16, 22, 15},
350 {50000, 18, 25, 15},
351 {50500, 18, 32, 19},
352 {51000, 18, 34, 20},
353 {52000, 18, 26, 15},
354 {52406, 14, 34, 25},
355 {53000, 16, 22, 14},
356 {54000, 16, 24, 15},
357 {54054, 16, 173, 108},
358 {54500, 14, 24, 17},
359 {55000, 12, 22, 18},
360 {56000, 14, 45, 31},
361 {56250, 16, 25, 15},
362 {56750, 14, 25, 17},
363 {57000, 16, 27, 16},
364 {58000, 16, 43, 25},
365 {58250, 16, 38, 22},
366 {58750, 16, 40, 23},
367 {59000, 14, 26, 17},
368 {59341, 14, 40, 26},
369 {59400, 16, 44, 25},
370 {60000, 16, 32, 18},
371 {60500, 12, 39, 29},
372 {61000, 14, 49, 31},
373 {62000, 14, 37, 23},
374 {62250, 14, 42, 26},
375 {63000, 12, 21, 15},
376 {63500, 14, 28, 17},
377 {64000, 12, 27, 19},
378 {65000, 14, 32, 19},
379 {65250, 12, 29, 20},
380 {65500, 12, 32, 22},
381 {66000, 12, 22, 15},
382 {66667, 14, 38, 22},
383 {66750, 10, 21, 17},
384 {67000, 14, 33, 19},
385 {67750, 14, 58, 33},
386 {68000, 14, 30, 17},
387 {68179, 14, 46, 26},
388 {68250, 14, 46, 26},
389 {69000, 12, 23, 15},
390 {70000, 12, 28, 18},
391 {71000, 12, 30, 19},
392 {72000, 12, 24, 15},
393 {73000, 10, 23, 17},
394 {74000, 12, 23, 14},
395 {74176, 8, 100, 91},
396 {74250, 10, 22, 16},
397 {74481, 12, 43, 26},
398 {74500, 10, 29, 21},
399 {75000, 12, 25, 15},
400 {75250, 10, 39, 28},
401 {76000, 12, 27, 16},
402 {77000, 12, 53, 31},
403 {78000, 12, 26, 15},
404 {78750, 12, 28, 16},
405 {79000, 10, 38, 26},
406 {79500, 10, 28, 19},
407 {80000, 12, 32, 18},
408 {81000, 10, 21, 14},
409 {81081, 6, 100, 111},
410 {81624, 8, 29, 24},
411 {82000, 8, 17, 14},
412 {83000, 10, 40, 26},
413 {83950, 10, 28, 18},
414 {84000, 10, 28, 18},
415 {84750, 6, 16, 17},
416 {85000, 6, 17, 18},
417 {85250, 10, 30, 19},
418 {85750, 10, 27, 17},
419 {86000, 10, 43, 27},
420 {87000, 10, 29, 18},
421 {88000, 10, 44, 27},
422 {88500, 10, 41, 25},
423 {89000, 10, 28, 17},
424 {89012, 6, 90, 91},
425 {89100, 10, 33, 20},
426 {90000, 10, 25, 15},
427 {91000, 10, 32, 19},
428 {92000, 10, 46, 27},
429 {93000, 10, 31, 18},
430 {94000, 10, 40, 23},
431 {94500, 10, 28, 16},
432 {95000, 10, 44, 25},
433 {95654, 10, 39, 22},
434 {95750, 10, 39, 22},
435 {96000, 10, 32, 18},
436 {97000, 8, 23, 16},
437 {97750, 8, 42, 29},
438 {98000, 8, 45, 31},
439 {99000, 8, 22, 15},
440 {99750, 8, 34, 23},
441 {100000, 6, 20, 18},
442 {100500, 6, 19, 17},
443 {101000, 6, 37, 33},
444 {101250, 8, 21, 14},
445 {102000, 6, 17, 15},
446 {102250, 6, 25, 22},
447 {103000, 8, 29, 19},
448 {104000, 8, 37, 24},
449 {105000, 8, 28, 18},
450 {106000, 8, 22, 14},
451 {107000, 8, 46, 29},
452 {107214, 8, 27, 17},
453 {108000, 8, 24, 15},
454 {108108, 8, 173, 108},
455 {109000, 6, 23, 19},
12a13a33
ED		 456 {110000, 6, 22, 18},
457 {110013, 6, 22, 18},
458 {110250, 8, 49, 30},
459 {110500, 8, 36, 22},
460 {111000, 8, 23, 14},
461 {111264, 8, 150, 91},
462 {111375, 8, 33, 20},
463 {112000, 8, 63, 38},
464 {112500, 8, 25, 15},
465 {113100, 8, 57, 34},
466 {113309, 8, 42, 25},
467 {114000, 8, 27, 16},
468 {115000, 6, 23, 18},
469 {116000, 8, 43, 25},
470 {117000, 8, 26, 15},
471 {117500, 8, 40, 23},
472 {118000, 6, 38, 29},
473 {119000, 8, 30, 17},
474 {119500, 8, 46, 26},
475 {119651, 8, 39, 22},
476 {120000, 8, 32, 18},
477 {121000, 6, 39, 29},
478 {121250, 6, 31, 23},
479 {121750, 6, 23, 17},
480 {122000, 6, 42, 31},
481 {122614, 6, 30, 22},
482 {123000, 6, 41, 30},
483 {123379, 6, 37, 27},
484 {124000, 6, 51, 37},
485 {125000, 6, 25, 18},
486 {125250, 4, 13, 14},
487 {125750, 4, 27, 29},
488 {126000, 6, 21, 15},
489 {127000, 6, 24, 17},
490 {127250, 6, 41, 29},
491 {128000, 6, 27, 19},
492 {129000, 6, 43, 30},
493 {129859, 4, 25, 26},
494 {130000, 6, 26, 18},
495 {130250, 6, 42, 29},
496 {131000, 6, 32, 22},
497 {131500, 6, 38, 26},
498 {131850, 6, 41, 28},
499 {132000, 6, 22, 15},
500 {132750, 6, 28, 19},
501 {133000, 6, 34, 23},
502 {133330, 6, 37, 25},
503 {134000, 6, 61, 41},
504 {135000, 6, 21, 14},
505 {135250, 6, 167, 111},
506 {136000, 6, 62, 41},
507 {137000, 6, 35, 23},
508 {138000, 6, 23, 15},
509 {138500, 6, 40, 26},
510 {138750, 6, 37, 24},
511 {139000, 6, 34, 22},
512 {139050, 6, 34, 22},
513 {139054, 6, 34, 22},
514 {140000, 6, 28, 18},
515 {141000, 6, 36, 23},
516 {141500, 6, 22, 14},
517 {142000, 6, 30, 19},
518 {143000, 6, 27, 17},
519 {143472, 4, 17, 16},
520 {144000, 6, 24, 15},
521 {145000, 6, 29, 18},
522 {146000, 6, 47, 29},
523 {146250, 6, 26, 16},
524 {147000, 6, 49, 30},
525 {147891, 6, 23, 14},
526 {148000, 6, 23, 14},
527 {148250, 6, 28, 17},
528 {148352, 4, 100, 91},
529 {148500, 6, 33, 20},
530 {149000, 6, 48, 29},
531 {150000, 6, 25, 15},
532 {151000, 4, 19, 17},
533 {152000, 6, 27, 16},
534 {152280, 6, 44, 26},
535 {153000, 6, 34, 20},
536 {154000, 6, 53, 31},
537 {155000, 6, 31, 18},
538 {155250, 6, 50, 29},
539 {155750, 6, 45, 26},
540 {156000, 6, 26, 15},
541 {157000, 6, 61, 35},
542 {157500, 6, 28, 16},
543 {158000, 6, 65, 37},
544 {158250, 6, 44, 25},
545 {159000, 6, 53, 30},
546 {159500, 6, 39, 22},
547 {160000, 6, 32, 18},
548 {161000, 4, 31, 26},
549 {162000, 4, 18, 15},
550 {162162, 4, 131, 109},
551 {162500, 4, 53, 44},
552 {163000, 4, 29, 24},
553 {164000, 4, 17, 14},
554 {165000, 4, 22, 18},
555 {166000, 4, 32, 26},
556 {167000, 4, 26, 21},
557 {168000, 4, 46, 37},
558 {169000, 4, 104, 83},
559 {169128, 4, 64, 51},
560 {169500, 4, 39, 31},
561 {170000, 4, 34, 27},
562 {171000, 4, 19, 15},
563 {172000, 4, 51, 40},
564 {172750, 4, 32, 25},
565 {172800, 4, 32, 25},
566 {173000, 4, 41, 32},
567 {174000, 4, 49, 38},
568 {174787, 4, 22, 17},
569 {175000, 4, 35, 27},
570 {176000, 4, 30, 23},
571 {177000, 4, 38, 29},
572 {178000, 4, 29, 22},
573 {178500, 4, 37, 28},
574 {179000, 4, 53, 40},
575 {179500, 4, 73, 55},
576 {180000, 4, 20, 15},
577 {181000, 4, 55, 41},
578 {182000, 4, 31, 23},
579 {183000, 4, 42, 31},
580 {184000, 4, 30, 22},
581 {184750, 4, 26, 19},
582 {185000, 4, 37, 27},
583 {186000, 4, 51, 37},
584 {187000, 4, 36, 26},
585 {188000, 4, 32, 23},
586 {189000, 4, 21, 15},
587 {190000, 4, 38, 27},
588 {190960, 4, 41, 29},
589 {191000, 4, 41, 29},
590 {192000, 4, 27, 19},
591 {192250, 4, 37, 26},
592 {193000, 4, 20, 14},
593 {193250, 4, 53, 37},
594 {194000, 4, 23, 16},
595 {194208, 4, 23, 16},
596 {195000, 4, 26, 18},
597 {196000, 4, 45, 31},
598 {197000, 4, 35, 24},
599 {197750, 4, 41, 28},
600 {198000, 4, 22, 15},
601 {198500, 4, 25, 17},
602 {199000, 4, 28, 19},
603 {200000, 4, 37, 25},
604 {201000, 4, 61, 41},
605 {202000, 4, 112, 75},
606 {202500, 4, 21, 14},
607 {203000, 4, 146, 97},
608 {204000, 4, 62, 41},
609 {204750, 4, 44, 29},
610 {205000, 4, 38, 25},
611 {206000, 4, 29, 19},
612 {207000, 4, 23, 15},
613 {207500, 4, 40, 26},
614 {208000, 4, 37, 24},
615 {208900, 4, 48, 31},
616 {209000, 4, 48, 31},
617 {209250, 4, 31, 20},
618 {210000, 4, 28, 18},
619 {211000, 4, 25, 16},
620 {212000, 4, 22, 14},
621 {213000, 4, 30, 19},
622 {213750, 4, 38, 24},
623 {214000, 4, 46, 29},
624 {214750, 4, 35, 22},
625 {215000, 4, 43, 27},
626 {216000, 4, 24, 15},
627 {217000, 4, 37, 23},
628 {218000, 4, 42, 26},
629 {218250, 4, 42, 26},
630 {218750, 4, 34, 21},
631 {219000, 4, 47, 29},
12a13a33
ED		 632 {220000, 4, 44, 27},
633 {220640, 4, 49, 30},
634 {220750, 4, 36, 22},
635 {221000, 4, 36, 22},
636 {222000, 4, 23, 14},
637 {222525, 4, 28, 17},
638 {222750, 4, 33, 20},
639 {227000, 4, 37, 22},
640 {230250, 4, 29, 17},
641 {233500, 4, 38, 22},
642 {235000, 4, 40, 23},
643 {238000, 4, 30, 17},
644 {241500, 2, 17, 19},
645 {245250, 2, 20, 22},
646 {247750, 2, 22, 24},
647 {253250, 2, 15, 16},
648 {256250, 2, 18, 19},
649 {262500, 2, 31, 32},
650 {267250, 2, 66, 67},
651 {268500, 2, 94, 95},
652 {270000, 2, 14, 14},
653 {272500, 2, 77, 76},
654 {273750, 2, 57, 56},
655 {280750, 2, 24, 23},
656 {281250, 2, 23, 22},
657 {286000, 2, 17, 16},
658 {291750, 2, 26, 24},
659 {296703, 2, 56, 51},
660 {297000, 2, 22, 20},
661 {298000, 2, 21, 19},
662};
72662e10 663
00c09d70
PZ		 664static void intel_ddi_mode_set(struct drm_encoder *encoder,
665 struct drm_display_mode *mode,
666 struct drm_display_mode *adjusted_mode)
72662e10 667{
72662e10
ED		 668 struct drm_crtc *crtc = encoder->crtc;
669 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
247d89f6
PZ		 670 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
671 int port = intel_ddi_get_encoder_port(intel_encoder);
72662e10 672 int pipe = intel_crtc->pipe;
247d89f6 673 int type = intel_encoder->type;
72662e10 674
247d89f6
PZ		 675 DRM_DEBUG_KMS("Preparing DDI mode for Haswell on port %c, pipe %c\n",
676 port_name(port), pipe_name(pipe));
72662e10 677
7b9f35a6 678 intel_crtc->eld_vld = false;
247d89f6
PZ		 679 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {
680 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
4f07854d 681
247d89f6
PZ		 682 intel_dp->DP = DDI_BUF_CTL_ENABLE | DDI_BUF_EMP_400MV_0DB_HSW;
683 switch (intel_dp->lane_count) {
684 case 1:
685 intel_dp->DP |= DDI_PORT_WIDTH_X1;
686 break;
687 case 2:
688 intel_dp->DP |= DDI_PORT_WIDTH_X2;
689 break;
690 case 4:
691 intel_dp->DP |= DDI_PORT_WIDTH_X4;
692 break;
693 default:
694 intel_dp->DP |= DDI_PORT_WIDTH_X4;
695 WARN(1, "Unexpected DP lane count %d\n",
696 intel_dp->lane_count);
697 break;
698 }
699
8fed6193
TI		 700 if (intel_dp->has_audio) {
701 DRM_DEBUG_DRIVER("DP audio on pipe %c on DDI\n",
702 pipe_name(intel_crtc->pipe));
703
704 /* write eld */
705 DRM_DEBUG_DRIVER("DP audio: write eld information\n");
706 intel_write_eld(encoder, adjusted_mode);
707 }
708
247d89f6
PZ		 709 intel_dp_init_link_config(intel_dp);
710
711 } else if (type == INTEL_OUTPUT_HDMI) {
712 struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
713
714 if (intel_hdmi->has_audio) {
715 /* Proper support for digital audio needs a new logic
716 * and a new set of registers, so we leave it for future
717 * patch bombing.
718 */
719 DRM_DEBUG_DRIVER("HDMI audio on pipe %c on DDI\n",
720 pipe_name(intel_crtc->pipe));
721
722 /* write eld */
723 DRM_DEBUG_DRIVER("HDMI audio: write eld information\n");
724 intel_write_eld(encoder, adjusted_mode);
725 }
72662e10 726
247d89f6
PZ		 727 intel_hdmi->set_infoframes(encoder, adjusted_mode);
728 }
8d9ddbcb
PZ		 729}
730
731static struct intel_encoder *
732intel_ddi_get_crtc_encoder(struct drm_crtc *crtc)
733{
734 struct drm_device *dev = crtc->dev;
735 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
736 struct intel_encoder *intel_encoder, *ret = NULL;
737 int num_encoders = 0;
738
739 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
740 ret = intel_encoder;
741 num_encoders++;
742 }
743
744 if (num_encoders != 1)
745 WARN(1, "%d encoders on crtc for pipe %d\n", num_encoders,
746 intel_crtc->pipe);
747
748 BUG_ON(ret == NULL);
749 return ret;
750}
751
6441ab5f
PZ		 752void intel_ddi_put_crtc_pll(struct drm_crtc *crtc)
753{
754 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
755 struct intel_ddi_plls *plls = &dev_priv->ddi_plls;
756 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
757 uint32_t val;
758
759 switch (intel_crtc->ddi_pll_sel) {
760 case PORT_CLK_SEL_SPLL:
761 plls->spll_refcount--;
762 if (plls->spll_refcount == 0) {
763 DRM_DEBUG_KMS("Disabling SPLL\n");
764 val = I915_READ(SPLL_CTL);
765 WARN_ON(!(val & SPLL_PLL_ENABLE));
766 I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE);
767 POSTING_READ(SPLL_CTL);
768 }
769 break;
770 case PORT_CLK_SEL_WRPLL1:
771 plls->wrpll1_refcount--;
772 if (plls->wrpll1_refcount == 0) {
773 DRM_DEBUG_KMS("Disabling WRPLL 1\n");
774 val = I915_READ(WRPLL_CTL1);
775 WARN_ON(!(val & WRPLL_PLL_ENABLE));
776 I915_WRITE(WRPLL_CTL1, val & ~WRPLL_PLL_ENABLE);
777 POSTING_READ(WRPLL_CTL1);
778 }
779 break;
780 case PORT_CLK_SEL_WRPLL2:
781 plls->wrpll2_refcount--;
782 if (plls->wrpll2_refcount == 0) {
783 DRM_DEBUG_KMS("Disabling WRPLL 2\n");
784 val = I915_READ(WRPLL_CTL2);
785 WARN_ON(!(val & WRPLL_PLL_ENABLE));
786 I915_WRITE(WRPLL_CTL2, val & ~WRPLL_PLL_ENABLE);
787 POSTING_READ(WRPLL_CTL2);
788 }
789 break;
790 }
791
792 WARN(plls->spll_refcount < 0, "Invalid SPLL refcount\n");
793 WARN(plls->wrpll1_refcount < 0, "Invalid WRPLL1 refcount\n");
794 WARN(plls->wrpll2_refcount < 0, "Invalid WRPLL2 refcount\n");
795
796 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_NONE;
797}
798
799static void intel_ddi_calculate_wrpll(int clock, int *p, int *n2, int *r2)
800{
801 u32 i;
802
803 for (i = 0; i < ARRAY_SIZE(wrpll_tmds_clock_table); i++)
804 if (clock <= wrpll_tmds_clock_table[i].clock)
805 break;
806
807 if (i == ARRAY_SIZE(wrpll_tmds_clock_table))
808 i--;
809
810 *p = wrpll_tmds_clock_table[i].p;
811 *n2 = wrpll_tmds_clock_table[i].n2;
812 *r2 = wrpll_tmds_clock_table[i].r2;
813
814 if (wrpll_tmds_clock_table[i].clock != clock)
815 DRM_INFO("WRPLL: using settings for %dKHz on %dKHz mode\n",
816 wrpll_tmds_clock_table[i].clock, clock);
817
818 DRM_DEBUG_KMS("WRPLL: %dKHz refresh rate with p=%d, n2=%d r2=%d\n",
819 clock, *p, *n2, *r2);
820}
821
822bool intel_ddi_pll_mode_set(struct drm_crtc *crtc, int clock)
823{
824 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
825 struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);
068759bd 826 struct drm_encoder *encoder = &intel_encoder->base;
6441ab5f
PZ		 827 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
828 struct intel_ddi_plls *plls = &dev_priv->ddi_plls;
829 int type = intel_encoder->type;
830 enum pipe pipe = intel_crtc->pipe;
831 uint32_t reg, val;
832
833 /* TODO: reuse PLLs when possible (compare values) */
834
835 intel_ddi_put_crtc_pll(crtc);
836
068759bd
PZ		 837 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {
838 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
839
840 switch (intel_dp->link_bw) {
841 case DP_LINK_BW_1_62:
842 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_LCPLL_810;
843 break;
844 case DP_LINK_BW_2_7:
845 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_LCPLL_1350;
846 break;
847 case DP_LINK_BW_5_4:
848 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_LCPLL_2700;
849 break;
850 default:
851 DRM_ERROR("Link bandwidth %d unsupported\n",
852 intel_dp->link_bw);
853 return false;
854 }
855
856 /* We don't need to turn any PLL on because we'll use LCPLL. */
857 return true;
858
859 } else if (type == INTEL_OUTPUT_HDMI) {
6441ab5f
PZ		 860 int p, n2, r2;
861
862 if (plls->wrpll1_refcount == 0) {
863 DRM_DEBUG_KMS("Using WRPLL 1 on pipe %c\n",
864 pipe_name(pipe));
865 plls->wrpll1_refcount++;
866 reg = WRPLL_CTL1;
867 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_WRPLL1;
868 } else if (plls->wrpll2_refcount == 0) {
869 DRM_DEBUG_KMS("Using WRPLL 2 on pipe %c\n",
870 pipe_name(pipe));
871 plls->wrpll2_refcount++;
872 reg = WRPLL_CTL2;
873 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_WRPLL2;
874 } else {
875 DRM_ERROR("No WRPLLs available!\n");
876 return false;
877 }
878
879 WARN(I915_READ(reg) & WRPLL_PLL_ENABLE,
880 "WRPLL already enabled\n");
881
882 intel_ddi_calculate_wrpll(clock, &p, &n2, &r2);
883
884 val = WRPLL_PLL_ENABLE | WRPLL_PLL_SELECT_LCPLL_2700 |
885 WRPLL_DIVIDER_REFERENCE(r2) | WRPLL_DIVIDER_FEEDBACK(n2) |
886 WRPLL_DIVIDER_POST(p);
887
888 } else if (type == INTEL_OUTPUT_ANALOG) {
889 if (plls->spll_refcount == 0) {
890 DRM_DEBUG_KMS("Using SPLL on pipe %c\n",
891 pipe_name(pipe));
892 plls->spll_refcount++;
893 reg = SPLL_CTL;
894 intel_crtc->ddi_pll_sel = PORT_CLK_SEL_SPLL;
895 }
896
897 WARN(I915_READ(reg) & SPLL_PLL_ENABLE,
898 "SPLL already enabled\n");
899
39bc66c9 900 val = SPLL_PLL_ENABLE | SPLL_PLL_FREQ_1350MHz | SPLL_PLL_SSC;
6441ab5f
PZ		 901
902 } else {
903 WARN(1, "Invalid DDI encoder type %d\n", type);
904 return false;
905 }
906
907 I915_WRITE(reg, val);
908 udelay(20);
909
910 return true;
911}
912
dae84799
PZ		 913void intel_ddi_set_pipe_settings(struct drm_crtc *crtc)
914{
915 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
916 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
917 struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);
c9809791 918 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
dae84799
PZ		 919 int type = intel_encoder->type;
920 uint32_t temp;
921
922 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {
923
c9809791 924 temp = TRANS_MSA_SYNC_CLK;
dae84799
PZ		 925 switch (intel_crtc->bpp) {
926 case 18:
c9809791 927 temp |= TRANS_MSA_6_BPC;
dae84799
PZ		 928 break;
929 case 24:
c9809791 930 temp |= TRANS_MSA_8_BPC;
dae84799
PZ		 931 break;
932 case 30:
c9809791 933 temp |= TRANS_MSA_10_BPC;
dae84799
PZ		 934 break;
935 case 36:
c9809791 936 temp |= TRANS_MSA_12_BPC;
dae84799
PZ		 937 break;
938 default:
c9809791
PZ		 939 temp |= TRANS_MSA_8_BPC;
940 WARN(1, "%d bpp unsupported by DDI function\n",
dae84799
PZ		 941 intel_crtc->bpp);
942 }
c9809791 943 I915_WRITE(TRANS_MSA_MISC(cpu_transcoder), temp);
dae84799
PZ		 944 }
945}
946
8d9ddbcb
PZ		 947void intel_ddi_enable_pipe_func(struct drm_crtc *crtc)
948{
949 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
950 struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);
7739c33b 951 struct drm_encoder *encoder = &intel_encoder->base;
8d9ddbcb
PZ		 952 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
953 enum pipe pipe = intel_crtc->pipe;
ad80a810 954 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
174edf1f 955 enum port port = intel_ddi_get_encoder_port(intel_encoder);
7739c33b 956 int type = intel_encoder->type;
8d9ddbcb
PZ		 957 uint32_t temp;
958
ad80a810
PZ		 959 /* Enable TRANS_DDI_FUNC_CTL for the pipe to work in HDMI mode */
960 temp = TRANS_DDI_FUNC_ENABLE;
174edf1f 961 temp |= TRANS_DDI_SELECT_PORT(port);
dfcef252
PZ		 962
963 switch (intel_crtc->bpp) {
964 case 18:
ad80a810 965 temp |= TRANS_DDI_BPC_6;
dfcef252
PZ		 966 break;
967 case 24:
ad80a810 968 temp |= TRANS_DDI_BPC_8;
dfcef252
PZ		 969 break;
970 case 30:
ad80a810 971 temp |= TRANS_DDI_BPC_10;
dfcef252
PZ		 972 break;
973 case 36:
ad80a810 974 temp |= TRANS_DDI_BPC_12;
dfcef252
PZ		 975 break;
976 default:
ad80a810 977 WARN(1, "%d bpp unsupported by transcoder DDI function\n",
dfcef252
PZ		 978 intel_crtc->bpp);
979 }
72662e10 980
8d9ddbcb 981 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
ad80a810 982 temp |= TRANS_DDI_PVSYNC;
8d9ddbcb 983 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
ad80a810 984 temp |= TRANS_DDI_PHSYNC;
f63eb7c4 985
e6f0bfc4
PZ		 986 if (cpu_transcoder == TRANSCODER_EDP) {
987 switch (pipe) {
988 case PIPE_A:
d6dd9eb1
DV		 989 /* Can only use the always-on power well for eDP when
990 * not using the panel fitter, and when not using motion
991 * blur mitigation (which we don't support). */
992 if (dev_priv->pch_pf_size)
993 temp |= TRANS_DDI_EDP_INPUT_A_ONOFF;
994 else
995 temp |= TRANS_DDI_EDP_INPUT_A_ON;
e6f0bfc4
PZ		 996 break;
997 case PIPE_B:
998 temp |= TRANS_DDI_EDP_INPUT_B_ONOFF;
999 break;
1000 case PIPE_C:
1001 temp |= TRANS_DDI_EDP_INPUT_C_ONOFF;
1002 break;
1003 default:
1004 BUG();
1005 break;
1006 }
1007 }
1008
7739c33b
PZ		 1009 if (type == INTEL_OUTPUT_HDMI) {
1010 struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
8d9ddbcb
PZ		 1011
1012 if (intel_hdmi->has_hdmi_sink)
ad80a810 1013 temp |= TRANS_DDI_MODE_SELECT_HDMI;
8d9ddbcb 1014 else
ad80a810 1015 temp |= TRANS_DDI_MODE_SELECT_DVI;
8d9ddbcb 1016
7739c33b 1017 } else if (type == INTEL_OUTPUT_ANALOG) {
ad80a810 1018 temp |= TRANS_DDI_MODE_SELECT_FDI;
349d7e5d 1019 temp |= (intel_crtc->fdi_lanes - 1) << 1;
7739c33b
PZ		 1020
1021 } else if (type == INTEL_OUTPUT_DISPLAYPORT ||
1022 type == INTEL_OUTPUT_EDP) {
1023 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1024
ad80a810 1025 temp |= TRANS_DDI_MODE_SELECT_DP_SST;
7739c33b
PZ		 1026
1027 switch (intel_dp->lane_count) {
1028 case 1:
ad80a810 1029 temp |= TRANS_DDI_PORT_WIDTH_X1;
7739c33b
PZ		 1030 break;
1031 case 2:
ad80a810 1032 temp |= TRANS_DDI_PORT_WIDTH_X2;
7739c33b
PZ		 1033 break;
1034 case 4:
ad80a810 1035 temp |= TRANS_DDI_PORT_WIDTH_X4;
7739c33b
PZ		 1036 break;
1037 default:
ad80a810 1038 temp |= TRANS_DDI_PORT_WIDTH_X4;
7739c33b
PZ		 1039 WARN(1, "Unsupported lane count %d\n",
1040 intel_dp->lane_count);
1041 }
1042
8d9ddbcb
PZ		 1043 } else {
1044 WARN(1, "Invalid encoder type %d for pipe %d\n",
1045 intel_encoder->type, pipe);
1046 }
1047
ad80a810 1048 I915_WRITE(TRANS_DDI_FUNC_CTL(cpu_transcoder), temp);
8d9ddbcb 1049}
72662e10 1050
ad80a810
PZ		 1051void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,
1052 enum transcoder cpu_transcoder)
8d9ddbcb 1053{
ad80a810 1054 uint32_t reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
8d9ddbcb
PZ		 1055 uint32_t val = I915_READ(reg);
1056
ad80a810
PZ		 1057 val &= ~(TRANS_DDI_FUNC_ENABLE | TRANS_DDI_PORT_MASK);
1058 val |= TRANS_DDI_PORT_NONE;
8d9ddbcb 1059 I915_WRITE(reg, val);
72662e10
ED		 1060}
1061
bcbc889b
PZ		 1062bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector)
1063{
1064 struct drm_device *dev = intel_connector->base.dev;
1065 struct drm_i915_private *dev_priv = dev->dev_private;
1066 struct intel_encoder *intel_encoder = intel_connector->encoder;
1067 int type = intel_connector->base.connector_type;
1068 enum port port = intel_ddi_get_encoder_port(intel_encoder);
1069 enum pipe pipe = 0;
1070 enum transcoder cpu_transcoder;
1071 uint32_t tmp;
1072
1073 if (!intel_encoder->get_hw_state(intel_encoder, &pipe))
1074 return false;
1075
1076 if (port == PORT_A)
1077 cpu_transcoder = TRANSCODER_EDP;
1078 else
1a240d4d 1079 cpu_transcoder = (enum transcoder) pipe;
bcbc889b
PZ		 1080
1081 tmp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
1082
1083 switch (tmp & TRANS_DDI_MODE_SELECT_MASK) {
1084 case TRANS_DDI_MODE_SELECT_HDMI:
1085 case TRANS_DDI_MODE_SELECT_DVI:
1086 return (type == DRM_MODE_CONNECTOR_HDMIA);
1087
1088 case TRANS_DDI_MODE_SELECT_DP_SST:
1089 if (type == DRM_MODE_CONNECTOR_eDP)
1090 return true;
1091 case TRANS_DDI_MODE_SELECT_DP_MST:
1092 return (type == DRM_MODE_CONNECTOR_DisplayPort);
1093
1094 case TRANS_DDI_MODE_SELECT_FDI:
1095 return (type == DRM_MODE_CONNECTOR_VGA);
1096
1097 default:
1098 return false;
1099 }
1100}
1101
85234cdc
DV		 1102bool intel_ddi_get_hw_state(struct intel_encoder *encoder,
1103 enum pipe *pipe)
1104{
1105 struct drm_device *dev = encoder->base.dev;
1106 struct drm_i915_private *dev_priv = dev->dev_private;
fe43d3f5 1107 enum port port = intel_ddi_get_encoder_port(encoder);
85234cdc
DV		 1108 u32 tmp;
1109 int i;
1110
fe43d3f5 1111 tmp = I915_READ(DDI_BUF_CTL(port));
85234cdc
DV		 1112
1113 if (!(tmp & DDI_BUF_CTL_ENABLE))
1114 return false;
1115
ad80a810
PZ		 1116 if (port == PORT_A) {
1117 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
85234cdc 1118
ad80a810
PZ		 1119 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
1120 case TRANS_DDI_EDP_INPUT_A_ON:
1121 case TRANS_DDI_EDP_INPUT_A_ONOFF:
1122 *pipe = PIPE_A;
1123 break;
1124 case TRANS_DDI_EDP_INPUT_B_ONOFF:
1125 *pipe = PIPE_B;
1126 break;
1127 case TRANS_DDI_EDP_INPUT_C_ONOFF:
1128 *pipe = PIPE_C;
1129 break;
1130 }
1131
1132 return true;
1133 } else {
1134 for (i = TRANSCODER_A; i <= TRANSCODER_C; i++) {
1135 tmp = I915_READ(TRANS_DDI_FUNC_CTL(i));
1136
1137 if ((tmp & TRANS_DDI_PORT_MASK)
1138 == TRANS_DDI_SELECT_PORT(port)) {
1139 *pipe = i;
1140 return true;
1141 }
85234cdc
DV		 1142 }
1143 }
1144
fe43d3f5 1145 DRM_DEBUG_KMS("No pipe for ddi port %i found\n", port);
85234cdc
DV		 1146
1147 return true;
1148}
1149
6441ab5f
PZ		 1150static uint32_t intel_ddi_get_crtc_pll(struct drm_i915_private *dev_priv,
1151 enum pipe pipe)
1152{
1153 uint32_t temp, ret;
1154 enum port port;
ad80a810
PZ		 1155 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1156 pipe);
6441ab5f
PZ		 1157 int i;
1158
ad80a810
PZ		 1159 if (cpu_transcoder == TRANSCODER_EDP) {
1160 port = PORT_A;
1161 } else {
1162 temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
1163 temp &= TRANS_DDI_PORT_MASK;
1164
1165 for (i = PORT_B; i <= PORT_E; i++)
1166 if (temp == TRANS_DDI_SELECT_PORT(i))
1167 port = i;
1168 }
6441ab5f
PZ		 1169
1170 ret = I915_READ(PORT_CLK_SEL(port));
1171
1172 DRM_DEBUG_KMS("Pipe %c connected to port %c using clock 0x%08x\n",
1173 pipe_name(pipe), port_name(port), ret);
1174
1175 return ret;
1176}
1177
1178void intel_ddi_setup_hw_pll_state(struct drm_device *dev)
1179{
1180 struct drm_i915_private *dev_priv = dev->dev_private;
1181 enum pipe pipe;
1182 struct intel_crtc *intel_crtc;
1183
1184 for_each_pipe(pipe) {
1185 intel_crtc =
1186 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
1187
1188 if (!intel_crtc->active)
1189 continue;
1190
1191 intel_crtc->ddi_pll_sel = intel_ddi_get_crtc_pll(dev_priv,
1192 pipe);
1193
1194 switch (intel_crtc->ddi_pll_sel) {
1195 case PORT_CLK_SEL_SPLL:
1196 dev_priv->ddi_plls.spll_refcount++;
1197 break;
1198 case PORT_CLK_SEL_WRPLL1:
1199 dev_priv->ddi_plls.wrpll1_refcount++;
1200 break;
1201 case PORT_CLK_SEL_WRPLL2:
1202 dev_priv->ddi_plls.wrpll2_refcount++;
1203 break;
1204 }
1205 }
1206}
1207
fc914639
PZ		 1208void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc)
1209{
1210 struct drm_crtc *crtc = &intel_crtc->base;
1211 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
1212 struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);
1213 enum port port = intel_ddi_get_encoder_port(intel_encoder);
bb523fc0 1214 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
fc914639 1215
bb523fc0
PZ		 1216 if (cpu_transcoder != TRANSCODER_EDP)
1217 I915_WRITE(TRANS_CLK_SEL(cpu_transcoder),
1218 TRANS_CLK_SEL_PORT(port));
fc914639
PZ		 1219}
1220
1221void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc)
1222{
1223 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
bb523fc0 1224 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
fc914639 1225
bb523fc0
PZ		 1226 if (cpu_transcoder != TRANSCODER_EDP)
1227 I915_WRITE(TRANS_CLK_SEL(cpu_transcoder),
1228 TRANS_CLK_SEL_DISABLED);
fc914639
PZ		 1229}
1230
00c09d70 1231static void intel_ddi_pre_enable(struct intel_encoder *intel_encoder)
6441ab5f 1232{
c19b0669
PZ		 1233 struct drm_encoder *encoder = &intel_encoder->base;
1234 struct drm_crtc *crtc = encoder->crtc;
1235 struct drm_i915_private *dev_priv = encoder->dev->dev_private;
6441ab5f
PZ		 1236 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1237 enum port port = intel_ddi_get_encoder_port(intel_encoder);
82a4d9c0 1238 int type = intel_encoder->type;
6441ab5f 1239
82a4d9c0
PZ		 1240 if (type == INTEL_OUTPUT_EDP) {
1241 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1242 ironlake_edp_panel_vdd_on(intel_dp);
1243 ironlake_edp_panel_on(intel_dp);
1244 ironlake_edp_panel_vdd_off(intel_dp, true);
1245 }
6441ab5f 1246
82a4d9c0 1247 WARN_ON(intel_crtc->ddi_pll_sel == PORT_CLK_SEL_NONE);
6441ab5f 1248 I915_WRITE(PORT_CLK_SEL(port), intel_crtc->ddi_pll_sel);
c19b0669 1249
82a4d9c0 1250 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {
c19b0669
PZ		 1251 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1252
1253 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
1254 intel_dp_start_link_train(intel_dp);
1255 intel_dp_complete_link_train(intel_dp);
1256 }
6441ab5f
PZ		 1257}
1258
00c09d70 1259static void intel_ddi_post_disable(struct intel_encoder *intel_encoder)
6441ab5f
PZ		 1260{
1261 struct drm_encoder *encoder = &intel_encoder->base;
1262 struct drm_i915_private *dev_priv = encoder->dev->dev_private;
1263 enum port port = intel_ddi_get_encoder_port(intel_encoder);
82a4d9c0 1264 int type = intel_encoder->type;
2886e93f 1265 uint32_t val;
a836bdf9 1266 bool wait = false;
2886e93f
PZ		 1267
1268 val = I915_READ(DDI_BUF_CTL(port));
1269 if (val & DDI_BUF_CTL_ENABLE) {
1270 val &= ~DDI_BUF_CTL_ENABLE;
1271 I915_WRITE(DDI_BUF_CTL(port), val);
a836bdf9 1272 wait = true;
2886e93f 1273 }
6441ab5f 1274
a836bdf9
PZ		 1275 val = I915_READ(DP_TP_CTL(port));
1276 val &= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);
1277 val |= DP_TP_CTL_LINK_TRAIN_PAT1;
1278 I915_WRITE(DP_TP_CTL(port), val);
1279
1280 if (wait)
1281 intel_wait_ddi_buf_idle(dev_priv, port);
1282
82a4d9c0
PZ		 1283 if (type == INTEL_OUTPUT_EDP) {
1284 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1285 ironlake_edp_panel_vdd_on(intel_dp);
1286 ironlake_edp_panel_off(intel_dp);
1287 }
1288
6441ab5f
PZ		 1289 I915_WRITE(PORT_CLK_SEL(port), PORT_CLK_SEL_NONE);
1290}
1291
00c09d70 1292static void intel_enable_ddi(struct intel_encoder *intel_encoder)
72662e10 1293{
6547fef8 1294 struct drm_encoder *encoder = &intel_encoder->base;
7b9f35a6
WX		 1295 struct drm_crtc *crtc = encoder->crtc;
1296 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1297 int pipe = intel_crtc->pipe;
6547fef8 1298 struct drm_device *dev = encoder->dev;
72662e10 1299 struct drm_i915_private *dev_priv = dev->dev_private;
6547fef8
PZ		 1300 enum port port = intel_ddi_get_encoder_port(intel_encoder);
1301 int type = intel_encoder->type;
7b9f35a6 1302 uint32_t tmp;
72662e10 1303
6547fef8
PZ		 1304 if (type == INTEL_OUTPUT_HDMI) {
1305 /* In HDMI/DVI mode, the port width, and swing/emphasis values
1306 * are ignored so nothing special needs to be done besides
1307 * enabling the port.
1308 */
1309 I915_WRITE(DDI_BUF_CTL(port), DDI_BUF_CTL_ENABLE);
d6c50ff8
PZ		 1310 } else if (type == INTEL_OUTPUT_EDP) {
1311 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1312
1313 ironlake_edp_backlight_on(intel_dp);
6547fef8 1314 }
7b9f35a6
WX		 1315
1316 if (intel_crtc->eld_vld) {
1317 tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD);
1318 tmp |= ((AUDIO_OUTPUT_ENABLE_A | AUDIO_ELD_VALID_A) << (pipe * 4));
1319 I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp);
1320 }
5ab432ef
DV		 1321}
1322
00c09d70 1323static void intel_disable_ddi(struct intel_encoder *intel_encoder)
5ab432ef 1324{
d6c50ff8 1325 struct drm_encoder *encoder = &intel_encoder->base;
7b9f35a6
WX		 1326 struct drm_crtc *crtc = encoder->crtc;
1327 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1328 int pipe = intel_crtc->pipe;
d6c50ff8 1329 int type = intel_encoder->type;
7b9f35a6
WX		 1330 struct drm_device *dev = encoder->dev;
1331 struct drm_i915_private *dev_priv = dev->dev_private;
1332 uint32_t tmp;
d6c50ff8
PZ		 1333
1334 if (type == INTEL_OUTPUT_EDP) {
1335 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
1336
1337 ironlake_edp_backlight_off(intel_dp);
1338 }
7b9f35a6
WX		 1339
1340 tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD);
1341 tmp &= ~((AUDIO_OUTPUT_ENABLE_A | AUDIO_ELD_VALID_A) << (pipe * 4));
1342 I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp);
72662e10 1343}
79f689aa 1344
b8fc2f6a 1345int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv)
79f689aa
PZ		 1346{
1347 if (I915_READ(HSW_FUSE_STRAP) & HSW_CDCLK_LIMIT)
1348 return 450;
1349 else if ((I915_READ(LCPLL_CTL) & LCPLL_CLK_FREQ_MASK) ==
1350 LCPLL_CLK_FREQ_450)
1351 return 450;
d567b07f
PZ		 1352 else if (IS_ULT(dev_priv->dev))
1353 return 338;
79f689aa
PZ		 1354 else
1355 return 540;
1356}
1357
1358void intel_ddi_pll_init(struct drm_device *dev)
1359{
1360 struct drm_i915_private *dev_priv = dev->dev_private;
1361 uint32_t val = I915_READ(LCPLL_CTL);
1362
1363 /* The LCPLL register should be turned on by the BIOS. For now let's
1364 * just check its state and print errors in case something is wrong.
1365 * Don't even try to turn it on.
1366 */
1367
1368 DRM_DEBUG_KMS("CDCLK running at %dMHz\n",
1369 intel_ddi_get_cdclk_freq(dev_priv));
1370
1371 if (val & LCPLL_CD_SOURCE_FCLK)
1372 DRM_ERROR("CDCLK source is not LCPLL\n");
1373
1374 if (val & LCPLL_PLL_DISABLE)
1375 DRM_ERROR("LCPLL is disabled\n");
1376}
c19b0669
PZ		 1377
1378void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder)
1379{
174edf1f
PZ		 1380 struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder);
1381 struct intel_dp *intel_dp = &intel_dig_port->dp;
c19b0669 1382 struct drm_i915_private *dev_priv = encoder->dev->dev_private;
174edf1f 1383 enum port port = intel_dig_port->port;
c19b0669
PZ		 1384 bool wait;
1385 uint32_t val;
1386
1387 if (I915_READ(DP_TP_CTL(port)) & DP_TP_CTL_ENABLE) {
1388 val = I915_READ(DDI_BUF_CTL(port));
1389 if (val & DDI_BUF_CTL_ENABLE) {
1390 val &= ~DDI_BUF_CTL_ENABLE;
1391 I915_WRITE(DDI_BUF_CTL(port), val);
1392 wait = true;
1393 }
1394
1395 val = I915_READ(DP_TP_CTL(port));
1396 val &= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);
1397 val |= DP_TP_CTL_LINK_TRAIN_PAT1;
1398 I915_WRITE(DP_TP_CTL(port), val);
1399 POSTING_READ(DP_TP_CTL(port));
1400
1401 if (wait)
1402 intel_wait_ddi_buf_idle(dev_priv, port);
1403 }
1404
1405 val = DP_TP_CTL_ENABLE | DP_TP_CTL_MODE_SST |
1406 DP_TP_CTL_LINK_TRAIN_PAT1 | DP_TP_CTL_SCRAMBLE_DISABLE;
1407 if (intel_dp->link_configuration[1] & DP_LANE_COUNT_ENHANCED_FRAME_EN)
1408 val |= DP_TP_CTL_ENHANCED_FRAME_ENABLE;
1409 I915_WRITE(DP_TP_CTL(port), val);
1410 POSTING_READ(DP_TP_CTL(port));
1411
1412 intel_dp->DP |= DDI_BUF_CTL_ENABLE;
1413 I915_WRITE(DDI_BUF_CTL(port), intel_dp->DP);
1414 POSTING_READ(DDI_BUF_CTL(port));
1415
1416 udelay(600);
1417}
00c09d70 1418
1ad960f2
PZ		 1419void intel_ddi_fdi_disable(struct drm_crtc *crtc)
1420{
1421 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
1422 struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);
1423 uint32_t val;
1424
1425 intel_ddi_post_disable(intel_encoder);
1426
1427 val = I915_READ(_FDI_RXA_CTL);
1428 val &= ~FDI_RX_ENABLE;
1429 I915_WRITE(_FDI_RXA_CTL, val);
1430
1431 val = I915_READ(_FDI_RXA_MISC);
1432 val &= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);
1433 val |= FDI_RX_PWRDN_LANE1_VAL(2) | FDI_RX_PWRDN_LANE0_VAL(2);
1434 I915_WRITE(_FDI_RXA_MISC, val);
1435
1436 val = I915_READ(_FDI_RXA_CTL);
1437 val &= ~FDI_PCDCLK;
1438 I915_WRITE(_FDI_RXA_CTL, val);
1439
1440 val = I915_READ(_FDI_RXA_CTL);
1441 val &= ~FDI_RX_PLL_ENABLE;
1442 I915_WRITE(_FDI_RXA_CTL, val);
1443}
1444
00c09d70
PZ		 1445static void intel_ddi_hot_plug(struct intel_encoder *intel_encoder)
1446{
1447 struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base);
1448 int type = intel_encoder->type;
1449
1450 if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP)
1451 intel_dp_check_link_status(intel_dp);
1452}
1453
1454static void intel_ddi_destroy(struct drm_encoder *encoder)
1455{
1456 /* HDMI has nothing special to destroy, so we can go with this. */
1457 intel_dp_encoder_destroy(encoder);
1458}
1459
1460static bool intel_ddi_mode_fixup(struct drm_encoder *encoder,
1461 const struct drm_display_mode *mode,
1462 struct drm_display_mode *adjusted_mode)
1463{
1464 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
1465 int type = intel_encoder->type;
1466
1467 WARN(type == INTEL_OUTPUT_UNKNOWN, "mode_fixup() on unknown output!\n");
1468
1469 if (type == INTEL_OUTPUT_HDMI)
1470 return intel_hdmi_mode_fixup(encoder, mode, adjusted_mode);
1471 else
1472 return intel_dp_mode_fixup(encoder, mode, adjusted_mode);
1473}
1474
1475static const struct drm_encoder_funcs intel_ddi_funcs = {
1476 .destroy = intel_ddi_destroy,
1477};
1478
1479static const struct drm_encoder_helper_funcs intel_ddi_helper_funcs = {
1480 .mode_fixup = intel_ddi_mode_fixup,
1481 .mode_set = intel_ddi_mode_set,
1482 .disable = intel_encoder_noop,
1483};
1484
1485void intel_ddi_init(struct drm_device *dev, enum port port)
1486{
1487 struct intel_digital_port *intel_dig_port;
1488 struct intel_encoder *intel_encoder;
1489 struct drm_encoder *encoder;
1490 struct intel_connector *hdmi_connector = NULL;
1491 struct intel_connector *dp_connector = NULL;
1492
1493 intel_dig_port = kzalloc(sizeof(struct intel_digital_port), GFP_KERNEL);
1494 if (!intel_dig_port)
1495 return;
1496
1497 dp_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
1498 if (!dp_connector) {
1499 kfree(intel_dig_port);
1500 return;
1501 }
1502
1503 if (port != PORT_A) {
1504 hdmi_connector = kzalloc(sizeof(struct intel_connector),
1505 GFP_KERNEL);
1506 if (!hdmi_connector) {
1507 kfree(dp_connector);
1508 kfree(intel_dig_port);
1509 return;
1510 }
1511 }
1512
1513 intel_encoder = &intel_dig_port->base;
1514 encoder = &intel_encoder->base;
1515
1516 drm_encoder_init(dev, encoder, &intel_ddi_funcs,
1517 DRM_MODE_ENCODER_TMDS);
1518 drm_encoder_helper_add(encoder, &intel_ddi_helper_funcs);
1519
1520 intel_encoder->enable = intel_enable_ddi;
1521 intel_encoder->pre_enable = intel_ddi_pre_enable;
1522 intel_encoder->disable = intel_disable_ddi;
1523 intel_encoder->post_disable = intel_ddi_post_disable;
1524 intel_encoder->get_hw_state = intel_ddi_get_hw_state;
1525
1526 intel_dig_port->port = port;
1527 if (hdmi_connector)
1528 intel_dig_port->hdmi.sdvox_reg = DDI_BUF_CTL(port);
1529 else
1530 intel_dig_port->hdmi.sdvox_reg = 0;
1531 intel_dig_port->dp.output_reg = DDI_BUF_CTL(port);
1532
1533 intel_encoder->type = INTEL_OUTPUT_UNKNOWN;
1534 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
1535 intel_encoder->cloneable = false;
1536 intel_encoder->hot_plug = intel_ddi_hot_plug;
1537
1538 if (hdmi_connector)
1539 intel_hdmi_init_connector(intel_dig_port, hdmi_connector);
1540 intel_dp_init_connector(intel_dig_port, dp_connector);
1541}
Linux kernel - Deliverables
This page took 0.149651 seconds and 5 git commands to generate.