Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
e5510fac | 39 | #include "i915_trace.h" |
760285e7 DH |
40 | #include <drm/drm_dp_helper.h> |
41 | #include <drm/drm_crtc_helper.h> | |
c0f372b3 | 42 | #include <linux/dma_remapping.h> |
79e53945 | 43 | |
3dec0095 | 44 | static void intel_increase_pllclock(struct drm_crtc *crtc); |
6b383a7f | 45 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 | 46 | |
f1f644dc JB |
47 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
48 | struct intel_crtc_config *pipe_config); | |
18442d08 VS |
49 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
50 | struct intel_crtc_config *pipe_config); | |
f1f644dc | 51 | |
e7457a9a DL |
52 | static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode, |
53 | int x, int y, struct drm_framebuffer *old_fb); | |
eb1bfe80 JB |
54 | static int intel_framebuffer_init(struct drm_device *dev, |
55 | struct intel_framebuffer *ifb, | |
56 | struct drm_mode_fb_cmd2 *mode_cmd, | |
57 | struct drm_i915_gem_object *obj); | |
e7457a9a | 58 | |
79e53945 | 59 | typedef struct { |
0206e353 | 60 | int min, max; |
79e53945 JB |
61 | } intel_range_t; |
62 | ||
63 | typedef struct { | |
0206e353 AJ |
64 | int dot_limit; |
65 | int p2_slow, p2_fast; | |
79e53945 JB |
66 | } intel_p2_t; |
67 | ||
d4906093 ML |
68 | typedef struct intel_limit intel_limit_t; |
69 | struct intel_limit { | |
0206e353 AJ |
70 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
71 | intel_p2_t p2; | |
d4906093 | 72 | }; |
79e53945 | 73 | |
d2acd215 DV |
74 | int |
75 | intel_pch_rawclk(struct drm_device *dev) | |
76 | { | |
77 | struct drm_i915_private *dev_priv = dev->dev_private; | |
78 | ||
79 | WARN_ON(!HAS_PCH_SPLIT(dev)); | |
80 | ||
81 | return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK; | |
82 | } | |
83 | ||
021357ac CW |
84 | static inline u32 /* units of 100MHz */ |
85 | intel_fdi_link_freq(struct drm_device *dev) | |
86 | { | |
8b99e68c CW |
87 | if (IS_GEN5(dev)) { |
88 | struct drm_i915_private *dev_priv = dev->dev_private; | |
89 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
90 | } else | |
91 | return 27; | |
021357ac CW |
92 | } |
93 | ||
5d536e28 | 94 | static const intel_limit_t intel_limits_i8xx_dac = { |
0206e353 | 95 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 96 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 97 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
98 | .m = { .min = 96, .max = 140 }, |
99 | .m1 = { .min = 18, .max = 26 }, | |
100 | .m2 = { .min = 6, .max = 16 }, | |
101 | .p = { .min = 4, .max = 128 }, | |
102 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
103 | .p2 = { .dot_limit = 165000, |
104 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
105 | }; |
106 | ||
5d536e28 DV |
107 | static const intel_limit_t intel_limits_i8xx_dvo = { |
108 | .dot = { .min = 25000, .max = 350000 }, | |
9c333719 | 109 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 110 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
111 | .m = { .min = 96, .max = 140 }, |
112 | .m1 = { .min = 18, .max = 26 }, | |
113 | .m2 = { .min = 6, .max = 16 }, | |
114 | .p = { .min = 4, .max = 128 }, | |
115 | .p1 = { .min = 2, .max = 33 }, | |
116 | .p2 = { .dot_limit = 165000, | |
117 | .p2_slow = 4, .p2_fast = 4 }, | |
118 | }; | |
119 | ||
e4b36699 | 120 | static const intel_limit_t intel_limits_i8xx_lvds = { |
0206e353 | 121 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 122 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 123 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
124 | .m = { .min = 96, .max = 140 }, |
125 | .m1 = { .min = 18, .max = 26 }, | |
126 | .m2 = { .min = 6, .max = 16 }, | |
127 | .p = { .min = 4, .max = 128 }, | |
128 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
129 | .p2 = { .dot_limit = 165000, |
130 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 131 | }; |
273e27ca | 132 | |
e4b36699 | 133 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
134 | .dot = { .min = 20000, .max = 400000 }, |
135 | .vco = { .min = 1400000, .max = 2800000 }, | |
136 | .n = { .min = 1, .max = 6 }, | |
137 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
138 | .m1 = { .min = 8, .max = 18 }, |
139 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
140 | .p = { .min = 5, .max = 80 }, |
141 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
142 | .p2 = { .dot_limit = 200000, |
143 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
144 | }; |
145 | ||
146 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
147 | .dot = { .min = 20000, .max = 400000 }, |
148 | .vco = { .min = 1400000, .max = 2800000 }, | |
149 | .n = { .min = 1, .max = 6 }, | |
150 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
151 | .m1 = { .min = 8, .max = 18 }, |
152 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
153 | .p = { .min = 7, .max = 98 }, |
154 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
155 | .p2 = { .dot_limit = 112000, |
156 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
157 | }; |
158 | ||
273e27ca | 159 | |
e4b36699 | 160 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
161 | .dot = { .min = 25000, .max = 270000 }, |
162 | .vco = { .min = 1750000, .max = 3500000}, | |
163 | .n = { .min = 1, .max = 4 }, | |
164 | .m = { .min = 104, .max = 138 }, | |
165 | .m1 = { .min = 17, .max = 23 }, | |
166 | .m2 = { .min = 5, .max = 11 }, | |
167 | .p = { .min = 10, .max = 30 }, | |
168 | .p1 = { .min = 1, .max = 3}, | |
169 | .p2 = { .dot_limit = 270000, | |
170 | .p2_slow = 10, | |
171 | .p2_fast = 10 | |
044c7c41 | 172 | }, |
e4b36699 KP |
173 | }; |
174 | ||
175 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
176 | .dot = { .min = 22000, .max = 400000 }, |
177 | .vco = { .min = 1750000, .max = 3500000}, | |
178 | .n = { .min = 1, .max = 4 }, | |
179 | .m = { .min = 104, .max = 138 }, | |
180 | .m1 = { .min = 16, .max = 23 }, | |
181 | .m2 = { .min = 5, .max = 11 }, | |
182 | .p = { .min = 5, .max = 80 }, | |
183 | .p1 = { .min = 1, .max = 8}, | |
184 | .p2 = { .dot_limit = 165000, | |
185 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
186 | }; |
187 | ||
188 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
189 | .dot = { .min = 20000, .max = 115000 }, |
190 | .vco = { .min = 1750000, .max = 3500000 }, | |
191 | .n = { .min = 1, .max = 3 }, | |
192 | .m = { .min = 104, .max = 138 }, | |
193 | .m1 = { .min = 17, .max = 23 }, | |
194 | .m2 = { .min = 5, .max = 11 }, | |
195 | .p = { .min = 28, .max = 112 }, | |
196 | .p1 = { .min = 2, .max = 8 }, | |
197 | .p2 = { .dot_limit = 0, | |
198 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 199 | }, |
e4b36699 KP |
200 | }; |
201 | ||
202 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
203 | .dot = { .min = 80000, .max = 224000 }, |
204 | .vco = { .min = 1750000, .max = 3500000 }, | |
205 | .n = { .min = 1, .max = 3 }, | |
206 | .m = { .min = 104, .max = 138 }, | |
207 | .m1 = { .min = 17, .max = 23 }, | |
208 | .m2 = { .min = 5, .max = 11 }, | |
209 | .p = { .min = 14, .max = 42 }, | |
210 | .p1 = { .min = 2, .max = 6 }, | |
211 | .p2 = { .dot_limit = 0, | |
212 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 213 | }, |
e4b36699 KP |
214 | }; |
215 | ||
f2b115e6 | 216 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
217 | .dot = { .min = 20000, .max = 400000}, |
218 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 219 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
220 | .n = { .min = 3, .max = 6 }, |
221 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 222 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
223 | .m1 = { .min = 0, .max = 0 }, |
224 | .m2 = { .min = 0, .max = 254 }, | |
225 | .p = { .min = 5, .max = 80 }, | |
226 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
227 | .p2 = { .dot_limit = 200000, |
228 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
229 | }; |
230 | ||
f2b115e6 | 231 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
232 | .dot = { .min = 20000, .max = 400000 }, |
233 | .vco = { .min = 1700000, .max = 3500000 }, | |
234 | .n = { .min = 3, .max = 6 }, | |
235 | .m = { .min = 2, .max = 256 }, | |
236 | .m1 = { .min = 0, .max = 0 }, | |
237 | .m2 = { .min = 0, .max = 254 }, | |
238 | .p = { .min = 7, .max = 112 }, | |
239 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
240 | .p2 = { .dot_limit = 112000, |
241 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
242 | }; |
243 | ||
273e27ca EA |
244 | /* Ironlake / Sandybridge |
245 | * | |
246 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
247 | * the range value for them is (actual_value - 2). | |
248 | */ | |
b91ad0ec | 249 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
250 | .dot = { .min = 25000, .max = 350000 }, |
251 | .vco = { .min = 1760000, .max = 3510000 }, | |
252 | .n = { .min = 1, .max = 5 }, | |
253 | .m = { .min = 79, .max = 127 }, | |
254 | .m1 = { .min = 12, .max = 22 }, | |
255 | .m2 = { .min = 5, .max = 9 }, | |
256 | .p = { .min = 5, .max = 80 }, | |
257 | .p1 = { .min = 1, .max = 8 }, | |
258 | .p2 = { .dot_limit = 225000, | |
259 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
260 | }; |
261 | ||
b91ad0ec | 262 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
263 | .dot = { .min = 25000, .max = 350000 }, |
264 | .vco = { .min = 1760000, .max = 3510000 }, | |
265 | .n = { .min = 1, .max = 3 }, | |
266 | .m = { .min = 79, .max = 118 }, | |
267 | .m1 = { .min = 12, .max = 22 }, | |
268 | .m2 = { .min = 5, .max = 9 }, | |
269 | .p = { .min = 28, .max = 112 }, | |
270 | .p1 = { .min = 2, .max = 8 }, | |
271 | .p2 = { .dot_limit = 225000, | |
272 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
273 | }; |
274 | ||
275 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
276 | .dot = { .min = 25000, .max = 350000 }, |
277 | .vco = { .min = 1760000, .max = 3510000 }, | |
278 | .n = { .min = 1, .max = 3 }, | |
279 | .m = { .min = 79, .max = 127 }, | |
280 | .m1 = { .min = 12, .max = 22 }, | |
281 | .m2 = { .min = 5, .max = 9 }, | |
282 | .p = { .min = 14, .max = 56 }, | |
283 | .p1 = { .min = 2, .max = 8 }, | |
284 | .p2 = { .dot_limit = 225000, | |
285 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
286 | }; |
287 | ||
273e27ca | 288 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 289 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
290 | .dot = { .min = 25000, .max = 350000 }, |
291 | .vco = { .min = 1760000, .max = 3510000 }, | |
292 | .n = { .min = 1, .max = 2 }, | |
293 | .m = { .min = 79, .max = 126 }, | |
294 | .m1 = { .min = 12, .max = 22 }, | |
295 | .m2 = { .min = 5, .max = 9 }, | |
296 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 297 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
298 | .p2 = { .dot_limit = 225000, |
299 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
300 | }; |
301 | ||
302 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
303 | .dot = { .min = 25000, .max = 350000 }, |
304 | .vco = { .min = 1760000, .max = 3510000 }, | |
305 | .n = { .min = 1, .max = 3 }, | |
306 | .m = { .min = 79, .max = 126 }, | |
307 | .m1 = { .min = 12, .max = 22 }, | |
308 | .m2 = { .min = 5, .max = 9 }, | |
309 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 310 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
311 | .p2 = { .dot_limit = 225000, |
312 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
313 | }; |
314 | ||
dc730512 | 315 | static const intel_limit_t intel_limits_vlv = { |
f01b7962 VS |
316 | /* |
317 | * These are the data rate limits (measured in fast clocks) | |
318 | * since those are the strictest limits we have. The fast | |
319 | * clock and actual rate limits are more relaxed, so checking | |
320 | * them would make no difference. | |
321 | */ | |
322 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 323 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 324 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
325 | .m1 = { .min = 2, .max = 3 }, |
326 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 327 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 328 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
329 | }; |
330 | ||
6b4bf1c4 VS |
331 | static void vlv_clock(int refclk, intel_clock_t *clock) |
332 | { | |
333 | clock->m = clock->m1 * clock->m2; | |
334 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
335 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
336 | return; | |
fb03ac01 VS |
337 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
338 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
6b4bf1c4 VS |
339 | } |
340 | ||
e0638cdf PZ |
341 | /** |
342 | * Returns whether any output on the specified pipe is of the specified type | |
343 | */ | |
344 | static bool intel_pipe_has_type(struct drm_crtc *crtc, int type) | |
345 | { | |
346 | struct drm_device *dev = crtc->dev; | |
347 | struct intel_encoder *encoder; | |
348 | ||
349 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
350 | if (encoder->type == type) | |
351 | return true; | |
352 | ||
353 | return false; | |
354 | } | |
355 | ||
1b894b59 CW |
356 | static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc, |
357 | int refclk) | |
2c07245f | 358 | { |
b91ad0ec | 359 | struct drm_device *dev = crtc->dev; |
2c07245f | 360 | const intel_limit_t *limit; |
b91ad0ec ZW |
361 | |
362 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 363 | if (intel_is_dual_link_lvds(dev)) { |
1b894b59 | 364 | if (refclk == 100000) |
b91ad0ec ZW |
365 | limit = &intel_limits_ironlake_dual_lvds_100m; |
366 | else | |
367 | limit = &intel_limits_ironlake_dual_lvds; | |
368 | } else { | |
1b894b59 | 369 | if (refclk == 100000) |
b91ad0ec ZW |
370 | limit = &intel_limits_ironlake_single_lvds_100m; |
371 | else | |
372 | limit = &intel_limits_ironlake_single_lvds; | |
373 | } | |
c6bb3538 | 374 | } else |
b91ad0ec | 375 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
376 | |
377 | return limit; | |
378 | } | |
379 | ||
044c7c41 ML |
380 | static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc) |
381 | { | |
382 | struct drm_device *dev = crtc->dev; | |
044c7c41 ML |
383 | const intel_limit_t *limit; |
384 | ||
385 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 386 | if (intel_is_dual_link_lvds(dev)) |
e4b36699 | 387 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 | 388 | else |
e4b36699 | 389 | limit = &intel_limits_g4x_single_channel_lvds; |
044c7c41 ML |
390 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) || |
391 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 392 | limit = &intel_limits_g4x_hdmi; |
044c7c41 | 393 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 394 | limit = &intel_limits_g4x_sdvo; |
044c7c41 | 395 | } else /* The option is for other outputs */ |
e4b36699 | 396 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
397 | |
398 | return limit; | |
399 | } | |
400 | ||
1b894b59 | 401 | static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk) |
79e53945 JB |
402 | { |
403 | struct drm_device *dev = crtc->dev; | |
404 | const intel_limit_t *limit; | |
405 | ||
bad720ff | 406 | if (HAS_PCH_SPLIT(dev)) |
1b894b59 | 407 | limit = intel_ironlake_limit(crtc, refclk); |
2c07245f | 408 | else if (IS_G4X(dev)) { |
044c7c41 | 409 | limit = intel_g4x_limit(crtc); |
f2b115e6 | 410 | } else if (IS_PINEVIEW(dev)) { |
2177832f | 411 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 412 | limit = &intel_limits_pineview_lvds; |
2177832f | 413 | else |
f2b115e6 | 414 | limit = &intel_limits_pineview_sdvo; |
a0c4da24 | 415 | } else if (IS_VALLEYVIEW(dev)) { |
dc730512 | 416 | limit = &intel_limits_vlv; |
a6c45cf0 CW |
417 | } else if (!IS_GEN2(dev)) { |
418 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
419 | limit = &intel_limits_i9xx_lvds; | |
420 | else | |
421 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 JB |
422 | } else { |
423 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
e4b36699 | 424 | limit = &intel_limits_i8xx_lvds; |
5d536e28 | 425 | else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO)) |
e4b36699 | 426 | limit = &intel_limits_i8xx_dvo; |
5d536e28 DV |
427 | else |
428 | limit = &intel_limits_i8xx_dac; | |
79e53945 JB |
429 | } |
430 | return limit; | |
431 | } | |
432 | ||
f2b115e6 AJ |
433 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
434 | static void pineview_clock(int refclk, intel_clock_t *clock) | |
79e53945 | 435 | { |
2177832f SL |
436 | clock->m = clock->m2 + 2; |
437 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
438 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
439 | return; | |
fb03ac01 VS |
440 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
441 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
2177832f SL |
442 | } |
443 | ||
7429e9d4 DV |
444 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
445 | { | |
446 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
447 | } | |
448 | ||
ac58c3f0 | 449 | static void i9xx_clock(int refclk, intel_clock_t *clock) |
2177832f | 450 | { |
7429e9d4 | 451 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 452 | clock->p = clock->p1 * clock->p2; |
ed5ca77e VS |
453 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
454 | return; | |
fb03ac01 VS |
455 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
456 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
79e53945 JB |
457 | } |
458 | ||
7c04d1d9 | 459 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
460 | /** |
461 | * Returns whether the given set of divisors are valid for a given refclk with | |
462 | * the given connectors. | |
463 | */ | |
464 | ||
1b894b59 CW |
465 | static bool intel_PLL_is_valid(struct drm_device *dev, |
466 | const intel_limit_t *limit, | |
467 | const intel_clock_t *clock) | |
79e53945 | 468 | { |
f01b7962 VS |
469 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
470 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 471 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 472 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 473 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 474 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 475 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 476 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 VS |
477 | |
478 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev)) | |
479 | if (clock->m1 <= clock->m2) | |
480 | INTELPllInvalid("m1 <= m2\n"); | |
481 | ||
482 | if (!IS_VALLEYVIEW(dev)) { | |
483 | if (clock->p < limit->p.min || limit->p.max < clock->p) | |
484 | INTELPllInvalid("p out of range\n"); | |
485 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
486 | INTELPllInvalid("m out of range\n"); | |
487 | } | |
488 | ||
79e53945 | 489 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 490 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
491 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
492 | * connector, etc., rather than just a single range. | |
493 | */ | |
494 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 495 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
496 | |
497 | return true; | |
498 | } | |
499 | ||
d4906093 | 500 | static bool |
ee9300bb | 501 | i9xx_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
cec2f356 SP |
502 | int target, int refclk, intel_clock_t *match_clock, |
503 | intel_clock_t *best_clock) | |
79e53945 JB |
504 | { |
505 | struct drm_device *dev = crtc->dev; | |
79e53945 | 506 | intel_clock_t clock; |
79e53945 JB |
507 | int err = target; |
508 | ||
a210b028 | 509 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 510 | /* |
a210b028 DV |
511 | * For LVDS just rely on its current settings for dual-channel. |
512 | * We haven't figured out how to reliably set up different | |
513 | * single/dual channel state, if we even can. | |
79e53945 | 514 | */ |
1974cad0 | 515 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
516 | clock.p2 = limit->p2.p2_fast; |
517 | else | |
518 | clock.p2 = limit->p2.p2_slow; | |
519 | } else { | |
520 | if (target < limit->p2.dot_limit) | |
521 | clock.p2 = limit->p2.p2_slow; | |
522 | else | |
523 | clock.p2 = limit->p2.p2_fast; | |
524 | } | |
525 | ||
0206e353 | 526 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 527 | |
42158660 ZY |
528 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
529 | clock.m1++) { | |
530 | for (clock.m2 = limit->m2.min; | |
531 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 532 | if (clock.m2 >= clock.m1) |
42158660 ZY |
533 | break; |
534 | for (clock.n = limit->n.min; | |
535 | clock.n <= limit->n.max; clock.n++) { | |
536 | for (clock.p1 = limit->p1.min; | |
537 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
538 | int this_err; |
539 | ||
ac58c3f0 DV |
540 | i9xx_clock(refclk, &clock); |
541 | if (!intel_PLL_is_valid(dev, limit, | |
542 | &clock)) | |
543 | continue; | |
544 | if (match_clock && | |
545 | clock.p != match_clock->p) | |
546 | continue; | |
547 | ||
548 | this_err = abs(clock.dot - target); | |
549 | if (this_err < err) { | |
550 | *best_clock = clock; | |
551 | err = this_err; | |
552 | } | |
553 | } | |
554 | } | |
555 | } | |
556 | } | |
557 | ||
558 | return (err != target); | |
559 | } | |
560 | ||
561 | static bool | |
ee9300bb DV |
562 | pnv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
563 | int target, int refclk, intel_clock_t *match_clock, | |
564 | intel_clock_t *best_clock) | |
79e53945 JB |
565 | { |
566 | struct drm_device *dev = crtc->dev; | |
79e53945 | 567 | intel_clock_t clock; |
79e53945 JB |
568 | int err = target; |
569 | ||
a210b028 | 570 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 571 | /* |
a210b028 DV |
572 | * For LVDS just rely on its current settings for dual-channel. |
573 | * We haven't figured out how to reliably set up different | |
574 | * single/dual channel state, if we even can. | |
79e53945 | 575 | */ |
1974cad0 | 576 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
577 | clock.p2 = limit->p2.p2_fast; |
578 | else | |
579 | clock.p2 = limit->p2.p2_slow; | |
580 | } else { | |
581 | if (target < limit->p2.dot_limit) | |
582 | clock.p2 = limit->p2.p2_slow; | |
583 | else | |
584 | clock.p2 = limit->p2.p2_fast; | |
585 | } | |
586 | ||
0206e353 | 587 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 588 | |
42158660 ZY |
589 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
590 | clock.m1++) { | |
591 | for (clock.m2 = limit->m2.min; | |
592 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
593 | for (clock.n = limit->n.min; |
594 | clock.n <= limit->n.max; clock.n++) { | |
595 | for (clock.p1 = limit->p1.min; | |
596 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
597 | int this_err; |
598 | ||
ac58c3f0 | 599 | pineview_clock(refclk, &clock); |
1b894b59 CW |
600 | if (!intel_PLL_is_valid(dev, limit, |
601 | &clock)) | |
79e53945 | 602 | continue; |
cec2f356 SP |
603 | if (match_clock && |
604 | clock.p != match_clock->p) | |
605 | continue; | |
79e53945 JB |
606 | |
607 | this_err = abs(clock.dot - target); | |
608 | if (this_err < err) { | |
609 | *best_clock = clock; | |
610 | err = this_err; | |
611 | } | |
612 | } | |
613 | } | |
614 | } | |
615 | } | |
616 | ||
617 | return (err != target); | |
618 | } | |
619 | ||
d4906093 | 620 | static bool |
ee9300bb DV |
621 | g4x_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
622 | int target, int refclk, intel_clock_t *match_clock, | |
623 | intel_clock_t *best_clock) | |
d4906093 ML |
624 | { |
625 | struct drm_device *dev = crtc->dev; | |
d4906093 ML |
626 | intel_clock_t clock; |
627 | int max_n; | |
628 | bool found; | |
6ba770dc AJ |
629 | /* approximately equals target * 0.00585 */ |
630 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
631 | found = false; |
632 | ||
633 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 634 | if (intel_is_dual_link_lvds(dev)) |
d4906093 ML |
635 | clock.p2 = limit->p2.p2_fast; |
636 | else | |
637 | clock.p2 = limit->p2.p2_slow; | |
638 | } else { | |
639 | if (target < limit->p2.dot_limit) | |
640 | clock.p2 = limit->p2.p2_slow; | |
641 | else | |
642 | clock.p2 = limit->p2.p2_fast; | |
643 | } | |
644 | ||
645 | memset(best_clock, 0, sizeof(*best_clock)); | |
646 | max_n = limit->n.max; | |
f77f13e2 | 647 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 648 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 649 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
650 | for (clock.m1 = limit->m1.max; |
651 | clock.m1 >= limit->m1.min; clock.m1--) { | |
652 | for (clock.m2 = limit->m2.max; | |
653 | clock.m2 >= limit->m2.min; clock.m2--) { | |
654 | for (clock.p1 = limit->p1.max; | |
655 | clock.p1 >= limit->p1.min; clock.p1--) { | |
656 | int this_err; | |
657 | ||
ac58c3f0 | 658 | i9xx_clock(refclk, &clock); |
1b894b59 CW |
659 | if (!intel_PLL_is_valid(dev, limit, |
660 | &clock)) | |
d4906093 | 661 | continue; |
1b894b59 CW |
662 | |
663 | this_err = abs(clock.dot - target); | |
d4906093 ML |
664 | if (this_err < err_most) { |
665 | *best_clock = clock; | |
666 | err_most = this_err; | |
667 | max_n = clock.n; | |
668 | found = true; | |
669 | } | |
670 | } | |
671 | } | |
672 | } | |
673 | } | |
2c07245f ZW |
674 | return found; |
675 | } | |
676 | ||
a0c4da24 | 677 | static bool |
ee9300bb DV |
678 | vlv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
679 | int target, int refclk, intel_clock_t *match_clock, | |
680 | intel_clock_t *best_clock) | |
a0c4da24 | 681 | { |
f01b7962 | 682 | struct drm_device *dev = crtc->dev; |
6b4bf1c4 | 683 | intel_clock_t clock; |
69e4f900 | 684 | unsigned int bestppm = 1000000; |
27e639bf VS |
685 | /* min update 19.2 MHz */ |
686 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 687 | bool found = false; |
a0c4da24 | 688 | |
6b4bf1c4 VS |
689 | target *= 5; /* fast clock */ |
690 | ||
691 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
692 | |
693 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 694 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 695 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 696 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 697 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 698 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 699 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 700 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
69e4f900 VS |
701 | unsigned int ppm, diff; |
702 | ||
6b4bf1c4 VS |
703 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
704 | refclk * clock.m1); | |
705 | ||
706 | vlv_clock(refclk, &clock); | |
43b0ac53 | 707 | |
f01b7962 VS |
708 | if (!intel_PLL_is_valid(dev, limit, |
709 | &clock)) | |
43b0ac53 VS |
710 | continue; |
711 | ||
6b4bf1c4 VS |
712 | diff = abs(clock.dot - target); |
713 | ppm = div_u64(1000000ULL * diff, target); | |
714 | ||
715 | if (ppm < 100 && clock.p > best_clock->p) { | |
43b0ac53 | 716 | bestppm = 0; |
6b4bf1c4 | 717 | *best_clock = clock; |
49e497ef | 718 | found = true; |
43b0ac53 | 719 | } |
6b4bf1c4 | 720 | |
c686122c | 721 | if (bestppm >= 10 && ppm < bestppm - 10) { |
69e4f900 | 722 | bestppm = ppm; |
6b4bf1c4 | 723 | *best_clock = clock; |
49e497ef | 724 | found = true; |
a0c4da24 JB |
725 | } |
726 | } | |
727 | } | |
728 | } | |
729 | } | |
a0c4da24 | 730 | |
49e497ef | 731 | return found; |
a0c4da24 | 732 | } |
a4fc5ed6 | 733 | |
20ddf665 VS |
734 | bool intel_crtc_active(struct drm_crtc *crtc) |
735 | { | |
736 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
737 | ||
738 | /* Be paranoid as we can arrive here with only partial | |
739 | * state retrieved from the hardware during setup. | |
740 | * | |
241bfc38 | 741 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
742 | * as Haswell has gained clock readout/fastboot support. |
743 | * | |
744 | * We can ditch the crtc->fb check as soon as we can | |
745 | * properly reconstruct framebuffers. | |
746 | */ | |
747 | return intel_crtc->active && crtc->fb && | |
241bfc38 | 748 | intel_crtc->config.adjusted_mode.crtc_clock; |
20ddf665 VS |
749 | } |
750 | ||
a5c961d1 PZ |
751 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
752 | enum pipe pipe) | |
753 | { | |
754 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
755 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
756 | ||
3b117c8f | 757 | return intel_crtc->config.cpu_transcoder; |
a5c961d1 PZ |
758 | } |
759 | ||
57e22f4a | 760 | static void g4x_wait_for_vblank(struct drm_device *dev, int pipe) |
a928d536 PZ |
761 | { |
762 | struct drm_i915_private *dev_priv = dev->dev_private; | |
57e22f4a | 763 | u32 frame, frame_reg = PIPE_FRMCOUNT_GM45(pipe); |
a928d536 PZ |
764 | |
765 | frame = I915_READ(frame_reg); | |
766 | ||
767 | if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50)) | |
768 | DRM_DEBUG_KMS("vblank wait timed out\n"); | |
769 | } | |
770 | ||
9d0498a2 JB |
771 | /** |
772 | * intel_wait_for_vblank - wait for vblank on a given pipe | |
773 | * @dev: drm device | |
774 | * @pipe: pipe to wait for | |
775 | * | |
776 | * Wait for vblank to occur on a given pipe. Needed for various bits of | |
777 | * mode setting code. | |
778 | */ | |
779 | void intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
79e53945 | 780 | { |
9d0498a2 | 781 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 782 | int pipestat_reg = PIPESTAT(pipe); |
9d0498a2 | 783 | |
57e22f4a VS |
784 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
785 | g4x_wait_for_vblank(dev, pipe); | |
a928d536 PZ |
786 | return; |
787 | } | |
788 | ||
300387c0 CW |
789 | /* Clear existing vblank status. Note this will clear any other |
790 | * sticky status fields as well. | |
791 | * | |
792 | * This races with i915_driver_irq_handler() with the result | |
793 | * that either function could miss a vblank event. Here it is not | |
794 | * fatal, as we will either wait upon the next vblank interrupt or | |
795 | * timeout. Generally speaking intel_wait_for_vblank() is only | |
796 | * called during modeset at which time the GPU should be idle and | |
797 | * should *not* be performing page flips and thus not waiting on | |
798 | * vblanks... | |
799 | * Currently, the result of us stealing a vblank from the irq | |
800 | * handler is that a single frame will be skipped during swapbuffers. | |
801 | */ | |
802 | I915_WRITE(pipestat_reg, | |
803 | I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS); | |
804 | ||
9d0498a2 | 805 | /* Wait for vblank interrupt bit to set */ |
481b6af3 CW |
806 | if (wait_for(I915_READ(pipestat_reg) & |
807 | PIPE_VBLANK_INTERRUPT_STATUS, | |
808 | 50)) | |
9d0498a2 JB |
809 | DRM_DEBUG_KMS("vblank wait timed out\n"); |
810 | } | |
811 | ||
fbf49ea2 VS |
812 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
813 | { | |
814 | struct drm_i915_private *dev_priv = dev->dev_private; | |
815 | u32 reg = PIPEDSL(pipe); | |
816 | u32 line1, line2; | |
817 | u32 line_mask; | |
818 | ||
819 | if (IS_GEN2(dev)) | |
820 | line_mask = DSL_LINEMASK_GEN2; | |
821 | else | |
822 | line_mask = DSL_LINEMASK_GEN3; | |
823 | ||
824 | line1 = I915_READ(reg) & line_mask; | |
825 | mdelay(5); | |
826 | line2 = I915_READ(reg) & line_mask; | |
827 | ||
828 | return line1 == line2; | |
829 | } | |
830 | ||
ab7ad7f6 KP |
831 | /* |
832 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
9d0498a2 JB |
833 | * @dev: drm device |
834 | * @pipe: pipe to wait for | |
835 | * | |
836 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
837 | * spinning on the vblank interrupt status bit, since we won't actually | |
838 | * see an interrupt when the pipe is disabled. | |
839 | * | |
ab7ad7f6 KP |
840 | * On Gen4 and above: |
841 | * wait for the pipe register state bit to turn off | |
842 | * | |
843 | * Otherwise: | |
844 | * wait for the display line value to settle (it usually | |
845 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 846 | * |
9d0498a2 | 847 | */ |
58e10eb9 | 848 | void intel_wait_for_pipe_off(struct drm_device *dev, int pipe) |
9d0498a2 JB |
849 | { |
850 | struct drm_i915_private *dev_priv = dev->dev_private; | |
702e7a56 PZ |
851 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
852 | pipe); | |
ab7ad7f6 KP |
853 | |
854 | if (INTEL_INFO(dev)->gen >= 4) { | |
702e7a56 | 855 | int reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
856 | |
857 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
858 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
859 | 100)) | |
284637d9 | 860 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 861 | } else { |
ab7ad7f6 | 862 | /* Wait for the display line to settle */ |
fbf49ea2 | 863 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 864 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 865 | } |
79e53945 JB |
866 | } |
867 | ||
b0ea7d37 DL |
868 | /* |
869 | * ibx_digital_port_connected - is the specified port connected? | |
870 | * @dev_priv: i915 private structure | |
871 | * @port: the port to test | |
872 | * | |
873 | * Returns true if @port is connected, false otherwise. | |
874 | */ | |
875 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, | |
876 | struct intel_digital_port *port) | |
877 | { | |
878 | u32 bit; | |
879 | ||
c36346e3 DL |
880 | if (HAS_PCH_IBX(dev_priv->dev)) { |
881 | switch(port->port) { | |
882 | case PORT_B: | |
883 | bit = SDE_PORTB_HOTPLUG; | |
884 | break; | |
885 | case PORT_C: | |
886 | bit = SDE_PORTC_HOTPLUG; | |
887 | break; | |
888 | case PORT_D: | |
889 | bit = SDE_PORTD_HOTPLUG; | |
890 | break; | |
891 | default: | |
892 | return true; | |
893 | } | |
894 | } else { | |
895 | switch(port->port) { | |
896 | case PORT_B: | |
897 | bit = SDE_PORTB_HOTPLUG_CPT; | |
898 | break; | |
899 | case PORT_C: | |
900 | bit = SDE_PORTC_HOTPLUG_CPT; | |
901 | break; | |
902 | case PORT_D: | |
903 | bit = SDE_PORTD_HOTPLUG_CPT; | |
904 | break; | |
905 | default: | |
906 | return true; | |
907 | } | |
b0ea7d37 DL |
908 | } |
909 | ||
910 | return I915_READ(SDEISR) & bit; | |
911 | } | |
912 | ||
b24e7179 JB |
913 | static const char *state_string(bool enabled) |
914 | { | |
915 | return enabled ? "on" : "off"; | |
916 | } | |
917 | ||
918 | /* Only for pre-ILK configs */ | |
55607e8a DV |
919 | void assert_pll(struct drm_i915_private *dev_priv, |
920 | enum pipe pipe, bool state) | |
b24e7179 JB |
921 | { |
922 | int reg; | |
923 | u32 val; | |
924 | bool cur_state; | |
925 | ||
926 | reg = DPLL(pipe); | |
927 | val = I915_READ(reg); | |
928 | cur_state = !!(val & DPLL_VCO_ENABLE); | |
929 | WARN(cur_state != state, | |
930 | "PLL state assertion failure (expected %s, current %s)\n", | |
931 | state_string(state), state_string(cur_state)); | |
932 | } | |
b24e7179 | 933 | |
23538ef1 JN |
934 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
935 | static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) | |
936 | { | |
937 | u32 val; | |
938 | bool cur_state; | |
939 | ||
940 | mutex_lock(&dev_priv->dpio_lock); | |
941 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); | |
942 | mutex_unlock(&dev_priv->dpio_lock); | |
943 | ||
944 | cur_state = val & DSI_PLL_VCO_EN; | |
945 | WARN(cur_state != state, | |
946 | "DSI PLL state assertion failure (expected %s, current %s)\n", | |
947 | state_string(state), state_string(cur_state)); | |
948 | } | |
949 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
950 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
951 | ||
55607e8a | 952 | struct intel_shared_dpll * |
e2b78267 DV |
953 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc) |
954 | { | |
955 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
956 | ||
a43f6e0f | 957 | if (crtc->config.shared_dpll < 0) |
e2b78267 DV |
958 | return NULL; |
959 | ||
a43f6e0f | 960 | return &dev_priv->shared_dplls[crtc->config.shared_dpll]; |
e2b78267 DV |
961 | } |
962 | ||
040484af | 963 | /* For ILK+ */ |
55607e8a DV |
964 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
965 | struct intel_shared_dpll *pll, | |
966 | bool state) | |
040484af | 967 | { |
040484af | 968 | bool cur_state; |
5358901f | 969 | struct intel_dpll_hw_state hw_state; |
040484af | 970 | |
9d82aa17 ED |
971 | if (HAS_PCH_LPT(dev_priv->dev)) { |
972 | DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n"); | |
973 | return; | |
974 | } | |
975 | ||
92b27b08 | 976 | if (WARN (!pll, |
46edb027 | 977 | "asserting DPLL %s with no DPLL\n", state_string(state))) |
ee7b9f93 | 978 | return; |
ee7b9f93 | 979 | |
5358901f | 980 | cur_state = pll->get_hw_state(dev_priv, pll, &hw_state); |
92b27b08 | 981 | WARN(cur_state != state, |
5358901f DV |
982 | "%s assertion failure (expected %s, current %s)\n", |
983 | pll->name, state_string(state), state_string(cur_state)); | |
040484af | 984 | } |
040484af JB |
985 | |
986 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
987 | enum pipe pipe, bool state) | |
988 | { | |
989 | int reg; | |
990 | u32 val; | |
991 | bool cur_state; | |
ad80a810 PZ |
992 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
993 | pipe); | |
040484af | 994 | |
affa9354 PZ |
995 | if (HAS_DDI(dev_priv->dev)) { |
996 | /* DDI does not have a specific FDI_TX register */ | |
ad80a810 | 997 | reg = TRANS_DDI_FUNC_CTL(cpu_transcoder); |
bf507ef7 | 998 | val = I915_READ(reg); |
ad80a810 | 999 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 ED |
1000 | } else { |
1001 | reg = FDI_TX_CTL(pipe); | |
1002 | val = I915_READ(reg); | |
1003 | cur_state = !!(val & FDI_TX_ENABLE); | |
1004 | } | |
040484af JB |
1005 | WARN(cur_state != state, |
1006 | "FDI TX state assertion failure (expected %s, current %s)\n", | |
1007 | state_string(state), state_string(cur_state)); | |
1008 | } | |
1009 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1010 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1011 | ||
1012 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1013 | enum pipe pipe, bool state) | |
1014 | { | |
1015 | int reg; | |
1016 | u32 val; | |
1017 | bool cur_state; | |
1018 | ||
d63fa0dc PZ |
1019 | reg = FDI_RX_CTL(pipe); |
1020 | val = I915_READ(reg); | |
1021 | cur_state = !!(val & FDI_RX_ENABLE); | |
040484af JB |
1022 | WARN(cur_state != state, |
1023 | "FDI RX state assertion failure (expected %s, current %s)\n", | |
1024 | state_string(state), state_string(cur_state)); | |
1025 | } | |
1026 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1027 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1028 | ||
1029 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1030 | enum pipe pipe) | |
1031 | { | |
1032 | int reg; | |
1033 | u32 val; | |
1034 | ||
1035 | /* ILK FDI PLL is always enabled */ | |
3d13ef2e | 1036 | if (INTEL_INFO(dev_priv->dev)->gen == 5) |
040484af JB |
1037 | return; |
1038 | ||
bf507ef7 | 1039 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
affa9354 | 1040 | if (HAS_DDI(dev_priv->dev)) |
bf507ef7 ED |
1041 | return; |
1042 | ||
040484af JB |
1043 | reg = FDI_TX_CTL(pipe); |
1044 | val = I915_READ(reg); | |
1045 | WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); | |
1046 | } | |
1047 | ||
55607e8a DV |
1048 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1049 | enum pipe pipe, bool state) | |
040484af JB |
1050 | { |
1051 | int reg; | |
1052 | u32 val; | |
55607e8a | 1053 | bool cur_state; |
040484af JB |
1054 | |
1055 | reg = FDI_RX_CTL(pipe); | |
1056 | val = I915_READ(reg); | |
55607e8a DV |
1057 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
1058 | WARN(cur_state != state, | |
1059 | "FDI RX PLL assertion failure (expected %s, current %s)\n", | |
1060 | state_string(state), state_string(cur_state)); | |
040484af JB |
1061 | } |
1062 | ||
ea0760cf JB |
1063 | static void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1064 | enum pipe pipe) | |
1065 | { | |
1066 | int pp_reg, lvds_reg; | |
1067 | u32 val; | |
1068 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1069 | bool locked = true; |
ea0760cf JB |
1070 | |
1071 | if (HAS_PCH_SPLIT(dev_priv->dev)) { | |
1072 | pp_reg = PCH_PP_CONTROL; | |
1073 | lvds_reg = PCH_LVDS; | |
1074 | } else { | |
1075 | pp_reg = PP_CONTROL; | |
1076 | lvds_reg = LVDS; | |
1077 | } | |
1078 | ||
1079 | val = I915_READ(pp_reg); | |
1080 | if (!(val & PANEL_POWER_ON) || | |
1081 | ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS)) | |
1082 | locked = false; | |
1083 | ||
1084 | if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT) | |
1085 | panel_pipe = PIPE_B; | |
1086 | ||
1087 | WARN(panel_pipe == pipe && locked, | |
1088 | "panel assertion failure, pipe %c regs locked\n", | |
9db4a9c7 | 1089 | pipe_name(pipe)); |
ea0760cf JB |
1090 | } |
1091 | ||
93ce0ba6 JN |
1092 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1093 | enum pipe pipe, bool state) | |
1094 | { | |
1095 | struct drm_device *dev = dev_priv->dev; | |
1096 | bool cur_state; | |
1097 | ||
1098 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
1099 | cur_state = I915_READ(CURCNTR_IVB(pipe)) & CURSOR_MODE; | |
1100 | else if (IS_845G(dev) || IS_I865G(dev)) | |
1101 | cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE; | |
1102 | else | |
1103 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; | |
1104 | ||
1105 | WARN(cur_state != state, | |
1106 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", | |
1107 | pipe_name(pipe), state_string(state), state_string(cur_state)); | |
1108 | } | |
1109 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1110 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1111 | ||
b840d907 JB |
1112 | void assert_pipe(struct drm_i915_private *dev_priv, |
1113 | enum pipe pipe, bool state) | |
b24e7179 JB |
1114 | { |
1115 | int reg; | |
1116 | u32 val; | |
63d7bbe9 | 1117 | bool cur_state; |
702e7a56 PZ |
1118 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1119 | pipe); | |
b24e7179 | 1120 | |
8e636784 DV |
1121 | /* if we need the pipe A quirk it must be always on */ |
1122 | if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) | |
1123 | state = true; | |
1124 | ||
da7e29bd | 1125 | if (!intel_display_power_enabled(dev_priv, |
b97186f0 | 1126 | POWER_DOMAIN_TRANSCODER(cpu_transcoder))) { |
69310161 PZ |
1127 | cur_state = false; |
1128 | } else { | |
1129 | reg = PIPECONF(cpu_transcoder); | |
1130 | val = I915_READ(reg); | |
1131 | cur_state = !!(val & PIPECONF_ENABLE); | |
1132 | } | |
1133 | ||
63d7bbe9 JB |
1134 | WARN(cur_state != state, |
1135 | "pipe %c assertion failure (expected %s, current %s)\n", | |
9db4a9c7 | 1136 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1137 | } |
1138 | ||
931872fc CW |
1139 | static void assert_plane(struct drm_i915_private *dev_priv, |
1140 | enum plane plane, bool state) | |
b24e7179 JB |
1141 | { |
1142 | int reg; | |
1143 | u32 val; | |
931872fc | 1144 | bool cur_state; |
b24e7179 JB |
1145 | |
1146 | reg = DSPCNTR(plane); | |
1147 | val = I915_READ(reg); | |
931872fc CW |
1148 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
1149 | WARN(cur_state != state, | |
1150 | "plane %c assertion failure (expected %s, current %s)\n", | |
1151 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1152 | } |
1153 | ||
931872fc CW |
1154 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1155 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1156 | ||
b24e7179 JB |
1157 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1158 | enum pipe pipe) | |
1159 | { | |
653e1026 | 1160 | struct drm_device *dev = dev_priv->dev; |
b24e7179 JB |
1161 | int reg, i; |
1162 | u32 val; | |
1163 | int cur_pipe; | |
1164 | ||
653e1026 VS |
1165 | /* Primary planes are fixed to pipes on gen4+ */ |
1166 | if (INTEL_INFO(dev)->gen >= 4) { | |
28c05794 AJ |
1167 | reg = DSPCNTR(pipe); |
1168 | val = I915_READ(reg); | |
1169 | WARN((val & DISPLAY_PLANE_ENABLE), | |
1170 | "plane %c assertion failure, should be disabled but not\n", | |
1171 | plane_name(pipe)); | |
19ec1358 | 1172 | return; |
28c05794 | 1173 | } |
19ec1358 | 1174 | |
b24e7179 | 1175 | /* Need to check both planes against the pipe */ |
08e2a7de | 1176 | for_each_pipe(i) { |
b24e7179 JB |
1177 | reg = DSPCNTR(i); |
1178 | val = I915_READ(reg); | |
1179 | cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
1180 | DISPPLANE_SEL_PIPE_SHIFT; | |
1181 | WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, | |
9db4a9c7 JB |
1182 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1183 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1184 | } |
1185 | } | |
1186 | ||
19332d7a JB |
1187 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1188 | enum pipe pipe) | |
1189 | { | |
20674eef | 1190 | struct drm_device *dev = dev_priv->dev; |
1fe47785 | 1191 | int reg, sprite; |
19332d7a JB |
1192 | u32 val; |
1193 | ||
20674eef | 1194 | if (IS_VALLEYVIEW(dev)) { |
1fe47785 DL |
1195 | for_each_sprite(pipe, sprite) { |
1196 | reg = SPCNTR(pipe, sprite); | |
20674eef VS |
1197 | val = I915_READ(reg); |
1198 | WARN((val & SP_ENABLE), | |
1199 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", | |
1fe47785 | 1200 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1201 | } |
1202 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
1203 | reg = SPRCTL(pipe); | |
19332d7a | 1204 | val = I915_READ(reg); |
20674eef | 1205 | WARN((val & SPRITE_ENABLE), |
06da8da2 | 1206 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1207 | plane_name(pipe), pipe_name(pipe)); |
1208 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
1209 | reg = DVSCNTR(pipe); | |
19332d7a | 1210 | val = I915_READ(reg); |
20674eef | 1211 | WARN((val & DVS_ENABLE), |
06da8da2 | 1212 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1213 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1214 | } |
1215 | } | |
1216 | ||
89eff4be | 1217 | static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
92f2584a JB |
1218 | { |
1219 | u32 val; | |
1220 | bool enabled; | |
1221 | ||
89eff4be | 1222 | WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev))); |
9d82aa17 | 1223 | |
92f2584a JB |
1224 | val = I915_READ(PCH_DREF_CONTROL); |
1225 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1226 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
1227 | WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); | |
1228 | } | |
1229 | ||
ab9412ba DV |
1230 | static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1231 | enum pipe pipe) | |
92f2584a JB |
1232 | { |
1233 | int reg; | |
1234 | u32 val; | |
1235 | bool enabled; | |
1236 | ||
ab9412ba | 1237 | reg = PCH_TRANSCONF(pipe); |
92f2584a JB |
1238 | val = I915_READ(reg); |
1239 | enabled = !!(val & TRANS_ENABLE); | |
9db4a9c7 JB |
1240 | WARN(enabled, |
1241 | "transcoder assertion failed, should be off on pipe %c but is still active\n", | |
1242 | pipe_name(pipe)); | |
92f2584a JB |
1243 | } |
1244 | ||
4e634389 KP |
1245 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1246 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1247 | { |
1248 | if ((val & DP_PORT_EN) == 0) | |
1249 | return false; | |
1250 | ||
1251 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1252 | u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe); | |
1253 | u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg); | |
1254 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) | |
1255 | return false; | |
1256 | } else { | |
1257 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1258 | return false; | |
1259 | } | |
1260 | return true; | |
1261 | } | |
1262 | ||
1519b995 KP |
1263 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1264 | enum pipe pipe, u32 val) | |
1265 | { | |
dc0fa718 | 1266 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1267 | return false; |
1268 | ||
1269 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
dc0fa718 | 1270 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 KP |
1271 | return false; |
1272 | } else { | |
dc0fa718 | 1273 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1274 | return false; |
1275 | } | |
1276 | return true; | |
1277 | } | |
1278 | ||
1279 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1280 | enum pipe pipe, u32 val) | |
1281 | { | |
1282 | if ((val & LVDS_PORT_EN) == 0) | |
1283 | return false; | |
1284 | ||
1285 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1286 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1287 | return false; | |
1288 | } else { | |
1289 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1290 | return false; | |
1291 | } | |
1292 | return true; | |
1293 | } | |
1294 | ||
1295 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1296 | enum pipe pipe, u32 val) | |
1297 | { | |
1298 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1299 | return false; | |
1300 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1301 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1302 | return false; | |
1303 | } else { | |
1304 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1305 | return false; | |
1306 | } | |
1307 | return true; | |
1308 | } | |
1309 | ||
291906f1 | 1310 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0575e92 | 1311 | enum pipe pipe, int reg, u32 port_sel) |
291906f1 | 1312 | { |
47a05eca | 1313 | u32 val = I915_READ(reg); |
4e634389 | 1314 | WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1315 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1316 | reg, pipe_name(pipe)); |
de9a35ab | 1317 | |
75c5da27 DV |
1318 | WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0 |
1319 | && (val & DP_PIPEB_SELECT), | |
de9a35ab | 1320 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1321 | } |
1322 | ||
1323 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
1324 | enum pipe pipe, int reg) | |
1325 | { | |
47a05eca | 1326 | u32 val = I915_READ(reg); |
b70ad586 | 1327 | WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1328 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1329 | reg, pipe_name(pipe)); |
de9a35ab | 1330 | |
dc0fa718 | 1331 | WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1332 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1333 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1334 | } |
1335 | ||
1336 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1337 | enum pipe pipe) | |
1338 | { | |
1339 | int reg; | |
1340 | u32 val; | |
291906f1 | 1341 | |
f0575e92 KP |
1342 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1343 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1344 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 JB |
1345 | |
1346 | reg = PCH_ADPA; | |
1347 | val = I915_READ(reg); | |
b70ad586 | 1348 | WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1349 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1350 | pipe_name(pipe)); |
291906f1 JB |
1351 | |
1352 | reg = PCH_LVDS; | |
1353 | val = I915_READ(reg); | |
b70ad586 | 1354 | WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1355 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1356 | pipe_name(pipe)); |
291906f1 | 1357 | |
e2debe91 PZ |
1358 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1359 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1360 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1361 | } |
1362 | ||
40e9cf64 JB |
1363 | static void intel_init_dpio(struct drm_device *dev) |
1364 | { | |
1365 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1366 | ||
1367 | if (!IS_VALLEYVIEW(dev)) | |
1368 | return; | |
1369 | ||
e4607fcf | 1370 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; |
5382f5f3 JB |
1371 | } |
1372 | ||
1373 | static void intel_reset_dpio(struct drm_device *dev) | |
1374 | { | |
1375 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1376 | ||
1377 | if (!IS_VALLEYVIEW(dev)) | |
1378 | return; | |
1379 | ||
e5cbfbfb ID |
1380 | /* |
1381 | * Enable the CRI clock source so we can get at the display and the | |
1382 | * reference clock for VGA hotplug / manual detection. | |
1383 | */ | |
404faabc | 1384 | I915_WRITE(DPLL(PIPE_B), I915_READ(DPLL(PIPE_B)) | |
e5cbfbfb | 1385 | DPLL_REFA_CLK_ENABLE_VLV | |
404faabc ID |
1386 | DPLL_INTEGRATED_CRI_CLK_VLV); |
1387 | ||
40e9cf64 JB |
1388 | /* |
1389 | * From VLV2A0_DP_eDP_DPIO_driver_vbios_notes_10.docx - | |
1390 | * 6. De-assert cmn_reset/side_reset. Same as VLV X0. | |
1391 | * a. GUnit 0x2110 bit[0] set to 1 (def 0) | |
1392 | * b. The other bits such as sfr settings / modesel may all be set | |
1393 | * to 0. | |
1394 | * | |
1395 | * This should only be done on init and resume from S3 with both | |
1396 | * PLLs disabled, or we risk losing DPIO and PLL synchronization. | |
1397 | */ | |
1398 | I915_WRITE(DPIO_CTL, I915_READ(DPIO_CTL) | DPIO_CMNRST); | |
1399 | } | |
1400 | ||
426115cf | 1401 | static void vlv_enable_pll(struct intel_crtc *crtc) |
87442f73 | 1402 | { |
426115cf DV |
1403 | struct drm_device *dev = crtc->base.dev; |
1404 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1405 | int reg = DPLL(crtc->pipe); | |
1406 | u32 dpll = crtc->config.dpll_hw_state.dpll; | |
87442f73 | 1407 | |
426115cf | 1408 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87442f73 DV |
1409 | |
1410 | /* No really, not for ILK+ */ | |
1411 | BUG_ON(!IS_VALLEYVIEW(dev_priv->dev)); | |
1412 | ||
1413 | /* PLL is protected by panel, make sure we can write it */ | |
1414 | if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev)) | |
426115cf | 1415 | assert_panel_unlocked(dev_priv, crtc->pipe); |
87442f73 | 1416 | |
426115cf DV |
1417 | I915_WRITE(reg, dpll); |
1418 | POSTING_READ(reg); | |
1419 | udelay(150); | |
1420 | ||
1421 | if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1422 | DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe); | |
1423 | ||
1424 | I915_WRITE(DPLL_MD(crtc->pipe), crtc->config.dpll_hw_state.dpll_md); | |
1425 | POSTING_READ(DPLL_MD(crtc->pipe)); | |
87442f73 DV |
1426 | |
1427 | /* We do this three times for luck */ | |
426115cf | 1428 | I915_WRITE(reg, dpll); |
87442f73 DV |
1429 | POSTING_READ(reg); |
1430 | udelay(150); /* wait for warmup */ | |
426115cf | 1431 | I915_WRITE(reg, dpll); |
87442f73 DV |
1432 | POSTING_READ(reg); |
1433 | udelay(150); /* wait for warmup */ | |
426115cf | 1434 | I915_WRITE(reg, dpll); |
87442f73 DV |
1435 | POSTING_READ(reg); |
1436 | udelay(150); /* wait for warmup */ | |
1437 | } | |
1438 | ||
66e3d5c0 | 1439 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1440 | { |
66e3d5c0 DV |
1441 | struct drm_device *dev = crtc->base.dev; |
1442 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1443 | int reg = DPLL(crtc->pipe); | |
1444 | u32 dpll = crtc->config.dpll_hw_state.dpll; | |
63d7bbe9 | 1445 | |
66e3d5c0 | 1446 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1447 | |
63d7bbe9 | 1448 | /* No really, not for ILK+ */ |
3d13ef2e | 1449 | BUG_ON(INTEL_INFO(dev)->gen >= 5); |
63d7bbe9 JB |
1450 | |
1451 | /* PLL is protected by panel, make sure we can write it */ | |
66e3d5c0 DV |
1452 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1453 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1454 | |
66e3d5c0 DV |
1455 | I915_WRITE(reg, dpll); |
1456 | ||
1457 | /* Wait for the clocks to stabilize. */ | |
1458 | POSTING_READ(reg); | |
1459 | udelay(150); | |
1460 | ||
1461 | if (INTEL_INFO(dev)->gen >= 4) { | |
1462 | I915_WRITE(DPLL_MD(crtc->pipe), | |
1463 | crtc->config.dpll_hw_state.dpll_md); | |
1464 | } else { | |
1465 | /* The pixel multiplier can only be updated once the | |
1466 | * DPLL is enabled and the clocks are stable. | |
1467 | * | |
1468 | * So write it again. | |
1469 | */ | |
1470 | I915_WRITE(reg, dpll); | |
1471 | } | |
63d7bbe9 JB |
1472 | |
1473 | /* We do this three times for luck */ | |
66e3d5c0 | 1474 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1475 | POSTING_READ(reg); |
1476 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1477 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1478 | POSTING_READ(reg); |
1479 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1480 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1481 | POSTING_READ(reg); |
1482 | udelay(150); /* wait for warmup */ | |
1483 | } | |
1484 | ||
1485 | /** | |
50b44a44 | 1486 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1487 | * @dev_priv: i915 private structure |
1488 | * @pipe: pipe PLL to disable | |
1489 | * | |
1490 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1491 | * | |
1492 | * Note! This is for pre-ILK only. | |
1493 | */ | |
50b44a44 | 1494 | static void i9xx_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
63d7bbe9 | 1495 | { |
63d7bbe9 JB |
1496 | /* Don't disable pipe A or pipe A PLLs if needed */ |
1497 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1498 | return; | |
1499 | ||
1500 | /* Make sure the pipe isn't still relying on us */ | |
1501 | assert_pipe_disabled(dev_priv, pipe); | |
1502 | ||
50b44a44 DV |
1503 | I915_WRITE(DPLL(pipe), 0); |
1504 | POSTING_READ(DPLL(pipe)); | |
63d7bbe9 JB |
1505 | } |
1506 | ||
f6071166 JB |
1507 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1508 | { | |
1509 | u32 val = 0; | |
1510 | ||
1511 | /* Make sure the pipe isn't still relying on us */ | |
1512 | assert_pipe_disabled(dev_priv, pipe); | |
1513 | ||
e5cbfbfb ID |
1514 | /* |
1515 | * Leave integrated clock source and reference clock enabled for pipe B. | |
1516 | * The latter is needed for VGA hotplug / manual detection. | |
1517 | */ | |
f6071166 | 1518 | if (pipe == PIPE_B) |
e5cbfbfb | 1519 | val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV; |
f6071166 JB |
1520 | I915_WRITE(DPLL(pipe), val); |
1521 | POSTING_READ(DPLL(pipe)); | |
1522 | } | |
1523 | ||
e4607fcf CML |
1524 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
1525 | struct intel_digital_port *dport) | |
89b667f8 JB |
1526 | { |
1527 | u32 port_mask; | |
1528 | ||
e4607fcf CML |
1529 | switch (dport->port) { |
1530 | case PORT_B: | |
89b667f8 | 1531 | port_mask = DPLL_PORTB_READY_MASK; |
e4607fcf CML |
1532 | break; |
1533 | case PORT_C: | |
89b667f8 | 1534 | port_mask = DPLL_PORTC_READY_MASK; |
e4607fcf CML |
1535 | break; |
1536 | default: | |
1537 | BUG(); | |
1538 | } | |
89b667f8 JB |
1539 | |
1540 | if (wait_for((I915_READ(DPLL(0)) & port_mask) == 0, 1000)) | |
1541 | WARN(1, "timed out waiting for port %c ready: 0x%08x\n", | |
be46ffd4 | 1542 | port_name(dport->port), I915_READ(DPLL(0))); |
89b667f8 JB |
1543 | } |
1544 | ||
92f2584a | 1545 | /** |
e72f9fbf | 1546 | * ironlake_enable_shared_dpll - enable PCH PLL |
92f2584a JB |
1547 | * @dev_priv: i915 private structure |
1548 | * @pipe: pipe PLL to enable | |
1549 | * | |
1550 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1551 | * drives the transcoder clock. | |
1552 | */ | |
e2b78267 | 1553 | static void ironlake_enable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1554 | { |
3d13ef2e DL |
1555 | struct drm_device *dev = crtc->base.dev; |
1556 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1557 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
92f2584a | 1558 | |
48da64a8 | 1559 | /* PCH PLLs only available on ILK, SNB and IVB */ |
3d13ef2e | 1560 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
87a875bb | 1561 | if (WARN_ON(pll == NULL)) |
48da64a8 CW |
1562 | return; |
1563 | ||
1564 | if (WARN_ON(pll->refcount == 0)) | |
1565 | return; | |
ee7b9f93 | 1566 | |
46edb027 DV |
1567 | DRM_DEBUG_KMS("enable %s (active %d, on? %d)for crtc %d\n", |
1568 | pll->name, pll->active, pll->on, | |
e2b78267 | 1569 | crtc->base.base.id); |
92f2584a | 1570 | |
cdbd2316 DV |
1571 | if (pll->active++) { |
1572 | WARN_ON(!pll->on); | |
e9d6944e | 1573 | assert_shared_dpll_enabled(dev_priv, pll); |
ee7b9f93 JB |
1574 | return; |
1575 | } | |
f4a091c7 | 1576 | WARN_ON(pll->on); |
ee7b9f93 | 1577 | |
46edb027 | 1578 | DRM_DEBUG_KMS("enabling %s\n", pll->name); |
e7b903d2 | 1579 | pll->enable(dev_priv, pll); |
ee7b9f93 | 1580 | pll->on = true; |
92f2584a JB |
1581 | } |
1582 | ||
e2b78267 | 1583 | static void intel_disable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1584 | { |
3d13ef2e DL |
1585 | struct drm_device *dev = crtc->base.dev; |
1586 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1587 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
4c609cb8 | 1588 | |
92f2584a | 1589 | /* PCH only available on ILK+ */ |
3d13ef2e | 1590 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
87a875bb | 1591 | if (WARN_ON(pll == NULL)) |
ee7b9f93 | 1592 | return; |
92f2584a | 1593 | |
48da64a8 CW |
1594 | if (WARN_ON(pll->refcount == 0)) |
1595 | return; | |
7a419866 | 1596 | |
46edb027 DV |
1597 | DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n", |
1598 | pll->name, pll->active, pll->on, | |
e2b78267 | 1599 | crtc->base.base.id); |
7a419866 | 1600 | |
48da64a8 | 1601 | if (WARN_ON(pll->active == 0)) { |
e9d6944e | 1602 | assert_shared_dpll_disabled(dev_priv, pll); |
48da64a8 CW |
1603 | return; |
1604 | } | |
1605 | ||
e9d6944e | 1606 | assert_shared_dpll_enabled(dev_priv, pll); |
f4a091c7 | 1607 | WARN_ON(!pll->on); |
cdbd2316 | 1608 | if (--pll->active) |
7a419866 | 1609 | return; |
ee7b9f93 | 1610 | |
46edb027 | 1611 | DRM_DEBUG_KMS("disabling %s\n", pll->name); |
e7b903d2 | 1612 | pll->disable(dev_priv, pll); |
ee7b9f93 | 1613 | pll->on = false; |
92f2584a JB |
1614 | } |
1615 | ||
b8a4f404 PZ |
1616 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1617 | enum pipe pipe) | |
040484af | 1618 | { |
23670b32 | 1619 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1620 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1621 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
23670b32 | 1622 | uint32_t reg, val, pipeconf_val; |
040484af JB |
1623 | |
1624 | /* PCH only available on ILK+ */ | |
3d13ef2e | 1625 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
040484af JB |
1626 | |
1627 | /* Make sure PCH DPLL is enabled */ | |
e72f9fbf | 1628 | assert_shared_dpll_enabled(dev_priv, |
e9d6944e | 1629 | intel_crtc_to_shared_dpll(intel_crtc)); |
040484af JB |
1630 | |
1631 | /* FDI must be feeding us bits for PCH ports */ | |
1632 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1633 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1634 | ||
23670b32 DV |
1635 | if (HAS_PCH_CPT(dev)) { |
1636 | /* Workaround: Set the timing override bit before enabling the | |
1637 | * pch transcoder. */ | |
1638 | reg = TRANS_CHICKEN2(pipe); | |
1639 | val = I915_READ(reg); | |
1640 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1641 | I915_WRITE(reg, val); | |
59c859d6 | 1642 | } |
23670b32 | 1643 | |
ab9412ba | 1644 | reg = PCH_TRANSCONF(pipe); |
040484af | 1645 | val = I915_READ(reg); |
5f7f726d | 1646 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1647 | |
1648 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1649 | /* | |
1650 | * make the BPC in transcoder be consistent with | |
1651 | * that in pipeconf reg. | |
1652 | */ | |
dfd07d72 DV |
1653 | val &= ~PIPECONF_BPC_MASK; |
1654 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 1655 | } |
5f7f726d PZ |
1656 | |
1657 | val &= ~TRANS_INTERLACE_MASK; | |
1658 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 PZ |
1659 | if (HAS_PCH_IBX(dev_priv->dev) && |
1660 | intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) | |
1661 | val |= TRANS_LEGACY_INTERLACED_ILK; | |
1662 | else | |
1663 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1664 | else |
1665 | val |= TRANS_PROGRESSIVE; | |
1666 | ||
040484af JB |
1667 | I915_WRITE(reg, val | TRANS_ENABLE); |
1668 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 1669 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
1670 | } |
1671 | ||
8fb033d7 | 1672 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 1673 | enum transcoder cpu_transcoder) |
040484af | 1674 | { |
8fb033d7 | 1675 | u32 val, pipeconf_val; |
8fb033d7 PZ |
1676 | |
1677 | /* PCH only available on ILK+ */ | |
3d13ef2e | 1678 | BUG_ON(INTEL_INFO(dev_priv->dev)->gen < 5); |
8fb033d7 | 1679 | |
8fb033d7 | 1680 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 1681 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 1682 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 1683 | |
223a6fdf PZ |
1684 | /* Workaround: set timing override bit. */ |
1685 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1686 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf PZ |
1687 | I915_WRITE(_TRANSA_CHICKEN2, val); |
1688 | ||
25f3ef11 | 1689 | val = TRANS_ENABLE; |
937bb610 | 1690 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 1691 | |
9a76b1c6 PZ |
1692 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
1693 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 1694 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
1695 | else |
1696 | val |= TRANS_PROGRESSIVE; | |
1697 | ||
ab9412ba DV |
1698 | I915_WRITE(LPT_TRANSCONF, val); |
1699 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 1700 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
1701 | } |
1702 | ||
b8a4f404 PZ |
1703 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
1704 | enum pipe pipe) | |
040484af | 1705 | { |
23670b32 DV |
1706 | struct drm_device *dev = dev_priv->dev; |
1707 | uint32_t reg, val; | |
040484af JB |
1708 | |
1709 | /* FDI relies on the transcoder */ | |
1710 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1711 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1712 | ||
291906f1 JB |
1713 | /* Ports must be off as well */ |
1714 | assert_pch_ports_disabled(dev_priv, pipe); | |
1715 | ||
ab9412ba | 1716 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
1717 | val = I915_READ(reg); |
1718 | val &= ~TRANS_ENABLE; | |
1719 | I915_WRITE(reg, val); | |
1720 | /* wait for PCH transcoder off, transcoder state */ | |
1721 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 1722 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 DV |
1723 | |
1724 | if (!HAS_PCH_IBX(dev)) { | |
1725 | /* Workaround: Clear the timing override chicken bit again. */ | |
1726 | reg = TRANS_CHICKEN2(pipe); | |
1727 | val = I915_READ(reg); | |
1728 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1729 | I915_WRITE(reg, val); | |
1730 | } | |
040484af JB |
1731 | } |
1732 | ||
ab4d966c | 1733 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 1734 | { |
8fb033d7 PZ |
1735 | u32 val; |
1736 | ||
ab9412ba | 1737 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 1738 | val &= ~TRANS_ENABLE; |
ab9412ba | 1739 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 1740 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 1741 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 1742 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
1743 | |
1744 | /* Workaround: clear timing override bit. */ | |
1745 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1746 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf | 1747 | I915_WRITE(_TRANSA_CHICKEN2, val); |
040484af JB |
1748 | } |
1749 | ||
b24e7179 | 1750 | /** |
309cfea8 | 1751 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 1752 | * @crtc: crtc responsible for the pipe |
b24e7179 | 1753 | * |
0372264a | 1754 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 1755 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 1756 | */ |
e1fdc473 | 1757 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 1758 | { |
0372264a PZ |
1759 | struct drm_device *dev = crtc->base.dev; |
1760 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1761 | enum pipe pipe = crtc->pipe; | |
702e7a56 PZ |
1762 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1763 | pipe); | |
1a240d4d | 1764 | enum pipe pch_transcoder; |
b24e7179 JB |
1765 | int reg; |
1766 | u32 val; | |
1767 | ||
58c6eaa2 | 1768 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 1769 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
1770 | assert_sprites_disabled(dev_priv, pipe); |
1771 | ||
681e5811 | 1772 | if (HAS_PCH_LPT(dev_priv->dev)) |
cc391bbb PZ |
1773 | pch_transcoder = TRANSCODER_A; |
1774 | else | |
1775 | pch_transcoder = pipe; | |
1776 | ||
b24e7179 JB |
1777 | /* |
1778 | * A pipe without a PLL won't actually be able to drive bits from | |
1779 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
1780 | * need the check. | |
1781 | */ | |
1782 | if (!HAS_PCH_SPLIT(dev_priv->dev)) | |
fbf3218a | 1783 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DSI)) |
23538ef1 JN |
1784 | assert_dsi_pll_enabled(dev_priv); |
1785 | else | |
1786 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 1787 | else { |
30421c4f | 1788 | if (crtc->config.has_pch_encoder) { |
040484af | 1789 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 1790 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
1791 | assert_fdi_tx_pll_enabled(dev_priv, |
1792 | (enum pipe) cpu_transcoder); | |
040484af JB |
1793 | } |
1794 | /* FIXME: assert CPU port conditions for SNB+ */ | |
1795 | } | |
b24e7179 | 1796 | |
702e7a56 | 1797 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1798 | val = I915_READ(reg); |
7ad25d48 PZ |
1799 | if (val & PIPECONF_ENABLE) { |
1800 | WARN_ON(!(pipe == PIPE_A && | |
1801 | dev_priv->quirks & QUIRK_PIPEA_FORCE)); | |
00d70b15 | 1802 | return; |
7ad25d48 | 1803 | } |
00d70b15 CW |
1804 | |
1805 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 1806 | POSTING_READ(reg); |
e1fdc473 PZ |
1807 | |
1808 | /* | |
1809 | * There's no guarantee the pipe will really start running now. It | |
1810 | * depends on the Gen, the output type and the relative order between | |
1811 | * pipe and plane enabling. Avoid waiting on HSW+ since it's not | |
1812 | * necessary. | |
1813 | * TODO: audit the previous gens. | |
1814 | */ | |
1815 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) | |
851855d8 | 1816 | intel_wait_for_vblank(dev_priv->dev, pipe); |
b24e7179 JB |
1817 | } |
1818 | ||
1819 | /** | |
309cfea8 | 1820 | * intel_disable_pipe - disable a pipe, asserting requirements |
b24e7179 JB |
1821 | * @dev_priv: i915 private structure |
1822 | * @pipe: pipe to disable | |
1823 | * | |
1824 | * Disable @pipe, making sure that various hardware specific requirements | |
1825 | * are met, if applicable, e.g. plane disabled, panel fitter off, etc. | |
1826 | * | |
1827 | * @pipe should be %PIPE_A or %PIPE_B. | |
1828 | * | |
1829 | * Will wait until the pipe has shut down before returning. | |
1830 | */ | |
1831 | static void intel_disable_pipe(struct drm_i915_private *dev_priv, | |
1832 | enum pipe pipe) | |
1833 | { | |
702e7a56 PZ |
1834 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1835 | pipe); | |
b24e7179 JB |
1836 | int reg; |
1837 | u32 val; | |
1838 | ||
1839 | /* | |
1840 | * Make sure planes won't keep trying to pump pixels to us, | |
1841 | * or we might hang the display. | |
1842 | */ | |
1843 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 1844 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 1845 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 JB |
1846 | |
1847 | /* Don't disable pipe A or pipe A PLLs if needed */ | |
1848 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1849 | return; | |
1850 | ||
702e7a56 | 1851 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1852 | val = I915_READ(reg); |
00d70b15 CW |
1853 | if ((val & PIPECONF_ENABLE) == 0) |
1854 | return; | |
1855 | ||
1856 | I915_WRITE(reg, val & ~PIPECONF_ENABLE); | |
b24e7179 JB |
1857 | intel_wait_for_pipe_off(dev_priv->dev, pipe); |
1858 | } | |
1859 | ||
d74362c9 KP |
1860 | /* |
1861 | * Plane regs are double buffered, going from enabled->disabled needs a | |
1862 | * trigger in order to latch. The display address reg provides this. | |
1863 | */ | |
1dba99f4 VS |
1864 | void intel_flush_primary_plane(struct drm_i915_private *dev_priv, |
1865 | enum plane plane) | |
d74362c9 | 1866 | { |
3d13ef2e DL |
1867 | struct drm_device *dev = dev_priv->dev; |
1868 | u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane); | |
1dba99f4 VS |
1869 | |
1870 | I915_WRITE(reg, I915_READ(reg)); | |
1871 | POSTING_READ(reg); | |
d74362c9 KP |
1872 | } |
1873 | ||
b24e7179 | 1874 | /** |
d1de00ef | 1875 | * intel_enable_primary_plane - enable the primary plane on a given pipe |
b24e7179 JB |
1876 | * @dev_priv: i915 private structure |
1877 | * @plane: plane to enable | |
1878 | * @pipe: pipe being fed | |
1879 | * | |
1880 | * Enable @plane on @pipe, making sure that @pipe is running first. | |
1881 | */ | |
d1de00ef VS |
1882 | static void intel_enable_primary_plane(struct drm_i915_private *dev_priv, |
1883 | enum plane plane, enum pipe pipe) | |
b24e7179 | 1884 | { |
939c2fe8 VS |
1885 | struct intel_crtc *intel_crtc = |
1886 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
b24e7179 JB |
1887 | int reg; |
1888 | u32 val; | |
1889 | ||
1890 | /* If the pipe isn't enabled, we can't pump pixels and may hang */ | |
1891 | assert_pipe_enabled(dev_priv, pipe); | |
1892 | ||
4c445e0e | 1893 | WARN(intel_crtc->primary_enabled, "Primary plane already enabled\n"); |
0037f71c | 1894 | |
4c445e0e | 1895 | intel_crtc->primary_enabled = true; |
939c2fe8 | 1896 | |
b24e7179 JB |
1897 | reg = DSPCNTR(plane); |
1898 | val = I915_READ(reg); | |
00d70b15 CW |
1899 | if (val & DISPLAY_PLANE_ENABLE) |
1900 | return; | |
1901 | ||
1902 | I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE); | |
1dba99f4 | 1903 | intel_flush_primary_plane(dev_priv, plane); |
b24e7179 JB |
1904 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1905 | } | |
1906 | ||
b24e7179 | 1907 | /** |
d1de00ef | 1908 | * intel_disable_primary_plane - disable the primary plane |
b24e7179 JB |
1909 | * @dev_priv: i915 private structure |
1910 | * @plane: plane to disable | |
1911 | * @pipe: pipe consuming the data | |
1912 | * | |
1913 | * Disable @plane; should be an independent operation. | |
1914 | */ | |
d1de00ef VS |
1915 | static void intel_disable_primary_plane(struct drm_i915_private *dev_priv, |
1916 | enum plane plane, enum pipe pipe) | |
b24e7179 | 1917 | { |
939c2fe8 VS |
1918 | struct intel_crtc *intel_crtc = |
1919 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
b24e7179 JB |
1920 | int reg; |
1921 | u32 val; | |
1922 | ||
4c445e0e | 1923 | WARN(!intel_crtc->primary_enabled, "Primary plane already disabled\n"); |
0037f71c | 1924 | |
4c445e0e | 1925 | intel_crtc->primary_enabled = false; |
939c2fe8 | 1926 | |
b24e7179 JB |
1927 | reg = DSPCNTR(plane); |
1928 | val = I915_READ(reg); | |
00d70b15 CW |
1929 | if ((val & DISPLAY_PLANE_ENABLE) == 0) |
1930 | return; | |
1931 | ||
1932 | I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE); | |
1dba99f4 | 1933 | intel_flush_primary_plane(dev_priv, plane); |
b24e7179 JB |
1934 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1935 | } | |
1936 | ||
693db184 CW |
1937 | static bool need_vtd_wa(struct drm_device *dev) |
1938 | { | |
1939 | #ifdef CONFIG_INTEL_IOMMU | |
1940 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
1941 | return true; | |
1942 | #endif | |
1943 | return false; | |
1944 | } | |
1945 | ||
a57ce0b2 JB |
1946 | static int intel_align_height(struct drm_device *dev, int height, bool tiled) |
1947 | { | |
1948 | int tile_height; | |
1949 | ||
1950 | tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1; | |
1951 | return ALIGN(height, tile_height); | |
1952 | } | |
1953 | ||
127bd2ac | 1954 | int |
48b956c5 | 1955 | intel_pin_and_fence_fb_obj(struct drm_device *dev, |
05394f39 | 1956 | struct drm_i915_gem_object *obj, |
919926ae | 1957 | struct intel_ring_buffer *pipelined) |
6b95a207 | 1958 | { |
ce453d81 | 1959 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
1960 | u32 alignment; |
1961 | int ret; | |
1962 | ||
05394f39 | 1963 | switch (obj->tiling_mode) { |
6b95a207 | 1964 | case I915_TILING_NONE: |
534843da CW |
1965 | if (IS_BROADWATER(dev) || IS_CRESTLINE(dev)) |
1966 | alignment = 128 * 1024; | |
a6c45cf0 | 1967 | else if (INTEL_INFO(dev)->gen >= 4) |
534843da CW |
1968 | alignment = 4 * 1024; |
1969 | else | |
1970 | alignment = 64 * 1024; | |
6b95a207 KH |
1971 | break; |
1972 | case I915_TILING_X: | |
1973 | /* pin() will align the object as required by fence */ | |
1974 | alignment = 0; | |
1975 | break; | |
1976 | case I915_TILING_Y: | |
80075d49 | 1977 | WARN(1, "Y tiled bo slipped through, driver bug!\n"); |
6b95a207 KH |
1978 | return -EINVAL; |
1979 | default: | |
1980 | BUG(); | |
1981 | } | |
1982 | ||
693db184 CW |
1983 | /* Note that the w/a also requires 64 PTE of padding following the |
1984 | * bo. We currently fill all unused PTE with the shadow page and so | |
1985 | * we should always have valid PTE following the scanout preventing | |
1986 | * the VT-d warning. | |
1987 | */ | |
1988 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
1989 | alignment = 256 * 1024; | |
1990 | ||
ce453d81 | 1991 | dev_priv->mm.interruptible = false; |
2da3b9b9 | 1992 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined); |
48b956c5 | 1993 | if (ret) |
ce453d81 | 1994 | goto err_interruptible; |
6b95a207 KH |
1995 | |
1996 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
1997 | * fence, whereas 965+ only requires a fence if using | |
1998 | * framebuffer compression. For simplicity, we always install | |
1999 | * a fence as the cost is not that onerous. | |
2000 | */ | |
06d98131 | 2001 | ret = i915_gem_object_get_fence(obj); |
9a5a53b3 CW |
2002 | if (ret) |
2003 | goto err_unpin; | |
1690e1eb | 2004 | |
9a5a53b3 | 2005 | i915_gem_object_pin_fence(obj); |
6b95a207 | 2006 | |
ce453d81 | 2007 | dev_priv->mm.interruptible = true; |
6b95a207 | 2008 | return 0; |
48b956c5 CW |
2009 | |
2010 | err_unpin: | |
cc98b413 | 2011 | i915_gem_object_unpin_from_display_plane(obj); |
ce453d81 CW |
2012 | err_interruptible: |
2013 | dev_priv->mm.interruptible = true; | |
48b956c5 | 2014 | return ret; |
6b95a207 KH |
2015 | } |
2016 | ||
1690e1eb CW |
2017 | void intel_unpin_fb_obj(struct drm_i915_gem_object *obj) |
2018 | { | |
2019 | i915_gem_object_unpin_fence(obj); | |
cc98b413 | 2020 | i915_gem_object_unpin_from_display_plane(obj); |
1690e1eb CW |
2021 | } |
2022 | ||
c2c75131 DV |
2023 | /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel |
2024 | * is assumed to be a power-of-two. */ | |
bc752862 CW |
2025 | unsigned long intel_gen4_compute_page_offset(int *x, int *y, |
2026 | unsigned int tiling_mode, | |
2027 | unsigned int cpp, | |
2028 | unsigned int pitch) | |
c2c75131 | 2029 | { |
bc752862 CW |
2030 | if (tiling_mode != I915_TILING_NONE) { |
2031 | unsigned int tile_rows, tiles; | |
c2c75131 | 2032 | |
bc752862 CW |
2033 | tile_rows = *y / 8; |
2034 | *y %= 8; | |
c2c75131 | 2035 | |
bc752862 CW |
2036 | tiles = *x / (512/cpp); |
2037 | *x %= 512/cpp; | |
2038 | ||
2039 | return tile_rows * pitch * 8 + tiles * 4096; | |
2040 | } else { | |
2041 | unsigned int offset; | |
2042 | ||
2043 | offset = *y * pitch + *x * cpp; | |
2044 | *y = 0; | |
2045 | *x = (offset & 4095) / cpp; | |
2046 | return offset & -4096; | |
2047 | } | |
c2c75131 DV |
2048 | } |
2049 | ||
46f297fb JB |
2050 | int intel_format_to_fourcc(int format) |
2051 | { | |
2052 | switch (format) { | |
2053 | case DISPPLANE_8BPP: | |
2054 | return DRM_FORMAT_C8; | |
2055 | case DISPPLANE_BGRX555: | |
2056 | return DRM_FORMAT_XRGB1555; | |
2057 | case DISPPLANE_BGRX565: | |
2058 | return DRM_FORMAT_RGB565; | |
2059 | default: | |
2060 | case DISPPLANE_BGRX888: | |
2061 | return DRM_FORMAT_XRGB8888; | |
2062 | case DISPPLANE_RGBX888: | |
2063 | return DRM_FORMAT_XBGR8888; | |
2064 | case DISPPLANE_BGRX101010: | |
2065 | return DRM_FORMAT_XRGB2101010; | |
2066 | case DISPPLANE_RGBX101010: | |
2067 | return DRM_FORMAT_XBGR2101010; | |
2068 | } | |
2069 | } | |
2070 | ||
484b41dd | 2071 | static bool intel_alloc_plane_obj(struct intel_crtc *crtc, |
46f297fb JB |
2072 | struct intel_plane_config *plane_config) |
2073 | { | |
2074 | struct drm_device *dev = crtc->base.dev; | |
2075 | struct drm_i915_gem_object *obj = NULL; | |
2076 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2077 | u32 base = plane_config->base; | |
2078 | ||
ff2652ea CW |
2079 | if (plane_config->size == 0) |
2080 | return false; | |
2081 | ||
46f297fb JB |
2082 | obj = i915_gem_object_create_stolen_for_preallocated(dev, base, base, |
2083 | plane_config->size); | |
2084 | if (!obj) | |
484b41dd | 2085 | return false; |
46f297fb JB |
2086 | |
2087 | if (plane_config->tiled) { | |
2088 | obj->tiling_mode = I915_TILING_X; | |
484b41dd | 2089 | obj->stride = crtc->base.fb->pitches[0]; |
46f297fb JB |
2090 | } |
2091 | ||
484b41dd JB |
2092 | mode_cmd.pixel_format = crtc->base.fb->pixel_format; |
2093 | mode_cmd.width = crtc->base.fb->width; | |
2094 | mode_cmd.height = crtc->base.fb->height; | |
2095 | mode_cmd.pitches[0] = crtc->base.fb->pitches[0]; | |
46f297fb JB |
2096 | |
2097 | mutex_lock(&dev->struct_mutex); | |
2098 | ||
484b41dd JB |
2099 | if (intel_framebuffer_init(dev, to_intel_framebuffer(crtc->base.fb), |
2100 | &mode_cmd, obj)) { | |
46f297fb JB |
2101 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2102 | goto out_unref_obj; | |
2103 | } | |
2104 | ||
2105 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2106 | |
2107 | DRM_DEBUG_KMS("plane fb obj %p\n", obj); | |
2108 | return true; | |
46f297fb JB |
2109 | |
2110 | out_unref_obj: | |
2111 | drm_gem_object_unreference(&obj->base); | |
2112 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2113 | return false; |
2114 | } | |
2115 | ||
2116 | static void intel_find_plane_obj(struct intel_crtc *intel_crtc, | |
2117 | struct intel_plane_config *plane_config) | |
2118 | { | |
2119 | struct drm_device *dev = intel_crtc->base.dev; | |
2120 | struct drm_crtc *c; | |
2121 | struct intel_crtc *i; | |
2122 | struct intel_framebuffer *fb; | |
2123 | ||
2124 | if (!intel_crtc->base.fb) | |
2125 | return; | |
2126 | ||
2127 | if (intel_alloc_plane_obj(intel_crtc, plane_config)) | |
2128 | return; | |
2129 | ||
2130 | kfree(intel_crtc->base.fb); | |
d1a59868 | 2131 | intel_crtc->base.fb = NULL; |
484b41dd JB |
2132 | |
2133 | /* | |
2134 | * Failed to alloc the obj, check to see if we should share | |
2135 | * an fb with another CRTC instead | |
2136 | */ | |
2137 | list_for_each_entry(c, &dev->mode_config.crtc_list, head) { | |
2138 | i = to_intel_crtc(c); | |
2139 | ||
2140 | if (c == &intel_crtc->base) | |
2141 | continue; | |
2142 | ||
2143 | if (!i->active || !c->fb) | |
2144 | continue; | |
2145 | ||
2146 | fb = to_intel_framebuffer(c->fb); | |
2147 | if (i915_gem_obj_ggtt_offset(fb->obj) == plane_config->base) { | |
2148 | drm_framebuffer_reference(c->fb); | |
2149 | intel_crtc->base.fb = c->fb; | |
2150 | break; | |
2151 | } | |
2152 | } | |
46f297fb JB |
2153 | } |
2154 | ||
17638cd6 JB |
2155 | static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
2156 | int x, int y) | |
81255565 JB |
2157 | { |
2158 | struct drm_device *dev = crtc->dev; | |
2159 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2160 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2161 | struct intel_framebuffer *intel_fb; | |
05394f39 | 2162 | struct drm_i915_gem_object *obj; |
81255565 | 2163 | int plane = intel_crtc->plane; |
e506a0c6 | 2164 | unsigned long linear_offset; |
81255565 | 2165 | u32 dspcntr; |
5eddb70b | 2166 | u32 reg; |
81255565 JB |
2167 | |
2168 | switch (plane) { | |
2169 | case 0: | |
2170 | case 1: | |
2171 | break; | |
2172 | default: | |
84f44ce7 | 2173 | DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane)); |
81255565 JB |
2174 | return -EINVAL; |
2175 | } | |
2176 | ||
2177 | intel_fb = to_intel_framebuffer(fb); | |
2178 | obj = intel_fb->obj; | |
81255565 | 2179 | |
5eddb70b CW |
2180 | reg = DSPCNTR(plane); |
2181 | dspcntr = I915_READ(reg); | |
81255565 JB |
2182 | /* Mask out pixel format bits in case we change it */ |
2183 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
57779d06 VS |
2184 | switch (fb->pixel_format) { |
2185 | case DRM_FORMAT_C8: | |
81255565 JB |
2186 | dspcntr |= DISPPLANE_8BPP; |
2187 | break; | |
57779d06 VS |
2188 | case DRM_FORMAT_XRGB1555: |
2189 | case DRM_FORMAT_ARGB1555: | |
2190 | dspcntr |= DISPPLANE_BGRX555; | |
81255565 | 2191 | break; |
57779d06 VS |
2192 | case DRM_FORMAT_RGB565: |
2193 | dspcntr |= DISPPLANE_BGRX565; | |
2194 | break; | |
2195 | case DRM_FORMAT_XRGB8888: | |
2196 | case DRM_FORMAT_ARGB8888: | |
2197 | dspcntr |= DISPPLANE_BGRX888; | |
2198 | break; | |
2199 | case DRM_FORMAT_XBGR8888: | |
2200 | case DRM_FORMAT_ABGR8888: | |
2201 | dspcntr |= DISPPLANE_RGBX888; | |
2202 | break; | |
2203 | case DRM_FORMAT_XRGB2101010: | |
2204 | case DRM_FORMAT_ARGB2101010: | |
2205 | dspcntr |= DISPPLANE_BGRX101010; | |
2206 | break; | |
2207 | case DRM_FORMAT_XBGR2101010: | |
2208 | case DRM_FORMAT_ABGR2101010: | |
2209 | dspcntr |= DISPPLANE_RGBX101010; | |
81255565 JB |
2210 | break; |
2211 | default: | |
baba133a | 2212 | BUG(); |
81255565 | 2213 | } |
57779d06 | 2214 | |
a6c45cf0 | 2215 | if (INTEL_INFO(dev)->gen >= 4) { |
05394f39 | 2216 | if (obj->tiling_mode != I915_TILING_NONE) |
81255565 JB |
2217 | dspcntr |= DISPPLANE_TILED; |
2218 | else | |
2219 | dspcntr &= ~DISPPLANE_TILED; | |
2220 | } | |
2221 | ||
de1aa629 VS |
2222 | if (IS_G4X(dev)) |
2223 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2224 | ||
5eddb70b | 2225 | I915_WRITE(reg, dspcntr); |
81255565 | 2226 | |
e506a0c6 | 2227 | linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
81255565 | 2228 | |
c2c75131 DV |
2229 | if (INTEL_INFO(dev)->gen >= 4) { |
2230 | intel_crtc->dspaddr_offset = | |
bc752862 CW |
2231 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
2232 | fb->bits_per_pixel / 8, | |
2233 | fb->pitches[0]); | |
c2c75131 DV |
2234 | linear_offset -= intel_crtc->dspaddr_offset; |
2235 | } else { | |
e506a0c6 | 2236 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2237 | } |
e506a0c6 | 2238 | |
f343c5f6 BW |
2239 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2240 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2241 | fb->pitches[0]); | |
01f2c773 | 2242 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2243 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2244 | I915_WRITE(DSPSURF(plane), |
2245 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2246 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2247 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2248 | } else |
f343c5f6 | 2249 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2250 | POSTING_READ(reg); |
81255565 | 2251 | |
17638cd6 JB |
2252 | return 0; |
2253 | } | |
2254 | ||
2255 | static int ironlake_update_plane(struct drm_crtc *crtc, | |
2256 | struct drm_framebuffer *fb, int x, int y) | |
2257 | { | |
2258 | struct drm_device *dev = crtc->dev; | |
2259 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2260 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2261 | struct intel_framebuffer *intel_fb; | |
2262 | struct drm_i915_gem_object *obj; | |
2263 | int plane = intel_crtc->plane; | |
e506a0c6 | 2264 | unsigned long linear_offset; |
17638cd6 JB |
2265 | u32 dspcntr; |
2266 | u32 reg; | |
2267 | ||
2268 | switch (plane) { | |
2269 | case 0: | |
2270 | case 1: | |
27f8227b | 2271 | case 2: |
17638cd6 JB |
2272 | break; |
2273 | default: | |
84f44ce7 | 2274 | DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane)); |
17638cd6 JB |
2275 | return -EINVAL; |
2276 | } | |
2277 | ||
2278 | intel_fb = to_intel_framebuffer(fb); | |
2279 | obj = intel_fb->obj; | |
2280 | ||
2281 | reg = DSPCNTR(plane); | |
2282 | dspcntr = I915_READ(reg); | |
2283 | /* Mask out pixel format bits in case we change it */ | |
2284 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
57779d06 VS |
2285 | switch (fb->pixel_format) { |
2286 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2287 | dspcntr |= DISPPLANE_8BPP; |
2288 | break; | |
57779d06 VS |
2289 | case DRM_FORMAT_RGB565: |
2290 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2291 | break; |
57779d06 VS |
2292 | case DRM_FORMAT_XRGB8888: |
2293 | case DRM_FORMAT_ARGB8888: | |
2294 | dspcntr |= DISPPLANE_BGRX888; | |
2295 | break; | |
2296 | case DRM_FORMAT_XBGR8888: | |
2297 | case DRM_FORMAT_ABGR8888: | |
2298 | dspcntr |= DISPPLANE_RGBX888; | |
2299 | break; | |
2300 | case DRM_FORMAT_XRGB2101010: | |
2301 | case DRM_FORMAT_ARGB2101010: | |
2302 | dspcntr |= DISPPLANE_BGRX101010; | |
2303 | break; | |
2304 | case DRM_FORMAT_XBGR2101010: | |
2305 | case DRM_FORMAT_ABGR2101010: | |
2306 | dspcntr |= DISPPLANE_RGBX101010; | |
17638cd6 JB |
2307 | break; |
2308 | default: | |
baba133a | 2309 | BUG(); |
17638cd6 JB |
2310 | } |
2311 | ||
2312 | if (obj->tiling_mode != I915_TILING_NONE) | |
2313 | dspcntr |= DISPPLANE_TILED; | |
2314 | else | |
2315 | dspcntr &= ~DISPPLANE_TILED; | |
2316 | ||
b42c6009 | 2317 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
1f5d76db PZ |
2318 | dspcntr &= ~DISPPLANE_TRICKLE_FEED_DISABLE; |
2319 | else | |
2320 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
17638cd6 JB |
2321 | |
2322 | I915_WRITE(reg, dspcntr); | |
2323 | ||
e506a0c6 | 2324 | linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
c2c75131 | 2325 | intel_crtc->dspaddr_offset = |
bc752862 CW |
2326 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
2327 | fb->bits_per_pixel / 8, | |
2328 | fb->pitches[0]); | |
c2c75131 | 2329 | linear_offset -= intel_crtc->dspaddr_offset; |
17638cd6 | 2330 | |
f343c5f6 BW |
2331 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2332 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2333 | fb->pitches[0]); | |
01f2c773 | 2334 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2335 | I915_WRITE(DSPSURF(plane), |
2336 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2337 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2338 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2339 | } else { | |
2340 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2341 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2342 | } | |
17638cd6 JB |
2343 | POSTING_READ(reg); |
2344 | ||
2345 | return 0; | |
2346 | } | |
2347 | ||
2348 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ | |
2349 | static int | |
2350 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
2351 | int x, int y, enum mode_set_atomic state) | |
2352 | { | |
2353 | struct drm_device *dev = crtc->dev; | |
2354 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 2355 | |
6b8e6ed0 CW |
2356 | if (dev_priv->display.disable_fbc) |
2357 | dev_priv->display.disable_fbc(dev); | |
3dec0095 | 2358 | intel_increase_pllclock(crtc); |
81255565 | 2359 | |
6b8e6ed0 | 2360 | return dev_priv->display.update_plane(crtc, fb, x, y); |
81255565 JB |
2361 | } |
2362 | ||
96a02917 VS |
2363 | void intel_display_handle_reset(struct drm_device *dev) |
2364 | { | |
2365 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2366 | struct drm_crtc *crtc; | |
2367 | ||
2368 | /* | |
2369 | * Flips in the rings have been nuked by the reset, | |
2370 | * so complete all pending flips so that user space | |
2371 | * will get its events and not get stuck. | |
2372 | * | |
2373 | * Also update the base address of all primary | |
2374 | * planes to the the last fb to make sure we're | |
2375 | * showing the correct fb after a reset. | |
2376 | * | |
2377 | * Need to make two loops over the crtcs so that we | |
2378 | * don't try to grab a crtc mutex before the | |
2379 | * pending_flip_queue really got woken up. | |
2380 | */ | |
2381 | ||
2382 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
2383 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2384 | enum plane plane = intel_crtc->plane; | |
2385 | ||
2386 | intel_prepare_page_flip(dev, plane); | |
2387 | intel_finish_page_flip_plane(dev, plane); | |
2388 | } | |
2389 | ||
2390 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
2391 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2392 | ||
2393 | mutex_lock(&crtc->mutex); | |
947fdaad CW |
2394 | /* |
2395 | * FIXME: Once we have proper support for primary planes (and | |
2396 | * disabling them without disabling the entire crtc) allow again | |
2397 | * a NULL crtc->fb. | |
2398 | */ | |
2399 | if (intel_crtc->active && crtc->fb) | |
96a02917 VS |
2400 | dev_priv->display.update_plane(crtc, crtc->fb, |
2401 | crtc->x, crtc->y); | |
2402 | mutex_unlock(&crtc->mutex); | |
2403 | } | |
2404 | } | |
2405 | ||
14667a4b CW |
2406 | static int |
2407 | intel_finish_fb(struct drm_framebuffer *old_fb) | |
2408 | { | |
2409 | struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj; | |
2410 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2411 | bool was_interruptible = dev_priv->mm.interruptible; | |
2412 | int ret; | |
2413 | ||
14667a4b CW |
2414 | /* Big Hammer, we also need to ensure that any pending |
2415 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
2416 | * current scanout is retired before unpinning the old | |
2417 | * framebuffer. | |
2418 | * | |
2419 | * This should only fail upon a hung GPU, in which case we | |
2420 | * can safely continue. | |
2421 | */ | |
2422 | dev_priv->mm.interruptible = false; | |
2423 | ret = i915_gem_object_finish_gpu(obj); | |
2424 | dev_priv->mm.interruptible = was_interruptible; | |
2425 | ||
2426 | return ret; | |
2427 | } | |
2428 | ||
7d5e3799 CW |
2429 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
2430 | { | |
2431 | struct drm_device *dev = crtc->dev; | |
2432 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2433 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2434 | unsigned long flags; | |
2435 | bool pending; | |
2436 | ||
2437 | if (i915_reset_in_progress(&dev_priv->gpu_error) || | |
2438 | intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
2439 | return false; | |
2440 | ||
2441 | spin_lock_irqsave(&dev->event_lock, flags); | |
2442 | pending = to_intel_crtc(crtc)->unpin_work != NULL; | |
2443 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2444 | ||
2445 | return pending; | |
2446 | } | |
2447 | ||
5c3b82e2 | 2448 | static int |
3c4fdcfb | 2449 | intel_pipe_set_base(struct drm_crtc *crtc, int x, int y, |
94352cf9 | 2450 | struct drm_framebuffer *fb) |
79e53945 JB |
2451 | { |
2452 | struct drm_device *dev = crtc->dev; | |
6b8e6ed0 | 2453 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 2454 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
94352cf9 | 2455 | struct drm_framebuffer *old_fb; |
5c3b82e2 | 2456 | int ret; |
79e53945 | 2457 | |
7d5e3799 CW |
2458 | if (intel_crtc_has_pending_flip(crtc)) { |
2459 | DRM_ERROR("pipe is still busy with an old pageflip\n"); | |
2460 | return -EBUSY; | |
2461 | } | |
2462 | ||
79e53945 | 2463 | /* no fb bound */ |
94352cf9 | 2464 | if (!fb) { |
a5071c2f | 2465 | DRM_ERROR("No FB bound\n"); |
5c3b82e2 CW |
2466 | return 0; |
2467 | } | |
2468 | ||
7eb552ae | 2469 | if (intel_crtc->plane > INTEL_INFO(dev)->num_pipes) { |
84f44ce7 VS |
2470 | DRM_ERROR("no plane for crtc: plane %c, num_pipes %d\n", |
2471 | plane_name(intel_crtc->plane), | |
2472 | INTEL_INFO(dev)->num_pipes); | |
5c3b82e2 | 2473 | return -EINVAL; |
79e53945 JB |
2474 | } |
2475 | ||
5c3b82e2 | 2476 | mutex_lock(&dev->struct_mutex); |
265db958 | 2477 | ret = intel_pin_and_fence_fb_obj(dev, |
94352cf9 | 2478 | to_intel_framebuffer(fb)->obj, |
919926ae | 2479 | NULL); |
5c3b82e2 CW |
2480 | if (ret != 0) { |
2481 | mutex_unlock(&dev->struct_mutex); | |
a5071c2f | 2482 | DRM_ERROR("pin & fence failed\n"); |
5c3b82e2 CW |
2483 | return ret; |
2484 | } | |
79e53945 | 2485 | |
bb2043de DL |
2486 | /* |
2487 | * Update pipe size and adjust fitter if needed: the reason for this is | |
2488 | * that in compute_mode_changes we check the native mode (not the pfit | |
2489 | * mode) to see if we can flip rather than do a full mode set. In the | |
2490 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
2491 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
2492 | * sized surface. | |
2493 | * | |
2494 | * To fix this properly, we need to hoist the checks up into | |
2495 | * compute_mode_changes (or above), check the actual pfit state and | |
2496 | * whether the platform allows pfit disable with pipe active, and only | |
2497 | * then update the pipesrc and pfit state, even on the flip path. | |
2498 | */ | |
d330a953 | 2499 | if (i915.fastboot) { |
d7bf63f2 DL |
2500 | const struct drm_display_mode *adjusted_mode = |
2501 | &intel_crtc->config.adjusted_mode; | |
2502 | ||
4d6a3e63 | 2503 | I915_WRITE(PIPESRC(intel_crtc->pipe), |
d7bf63f2 DL |
2504 | ((adjusted_mode->crtc_hdisplay - 1) << 16) | |
2505 | (adjusted_mode->crtc_vdisplay - 1)); | |
fd4daa9c | 2506 | if (!intel_crtc->config.pch_pfit.enabled && |
4d6a3e63 JB |
2507 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || |
2508 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
2509 | I915_WRITE(PF_CTL(intel_crtc->pipe), 0); | |
2510 | I915_WRITE(PF_WIN_POS(intel_crtc->pipe), 0); | |
2511 | I915_WRITE(PF_WIN_SZ(intel_crtc->pipe), 0); | |
2512 | } | |
0637d60d JB |
2513 | intel_crtc->config.pipe_src_w = adjusted_mode->crtc_hdisplay; |
2514 | intel_crtc->config.pipe_src_h = adjusted_mode->crtc_vdisplay; | |
4d6a3e63 JB |
2515 | } |
2516 | ||
94352cf9 | 2517 | ret = dev_priv->display.update_plane(crtc, fb, x, y); |
4e6cfefc | 2518 | if (ret) { |
94352cf9 | 2519 | intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj); |
5c3b82e2 | 2520 | mutex_unlock(&dev->struct_mutex); |
a5071c2f | 2521 | DRM_ERROR("failed to update base address\n"); |
4e6cfefc | 2522 | return ret; |
79e53945 | 2523 | } |
3c4fdcfb | 2524 | |
94352cf9 DV |
2525 | old_fb = crtc->fb; |
2526 | crtc->fb = fb; | |
6c4c86f5 DV |
2527 | crtc->x = x; |
2528 | crtc->y = y; | |
94352cf9 | 2529 | |
b7f1de28 | 2530 | if (old_fb) { |
d7697eea DV |
2531 | if (intel_crtc->active && old_fb != fb) |
2532 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
1690e1eb | 2533 | intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj); |
b7f1de28 | 2534 | } |
652c393a | 2535 | |
6b8e6ed0 | 2536 | intel_update_fbc(dev); |
4906557e | 2537 | intel_edp_psr_update(dev); |
5c3b82e2 | 2538 | mutex_unlock(&dev->struct_mutex); |
79e53945 | 2539 | |
5c3b82e2 | 2540 | return 0; |
79e53945 JB |
2541 | } |
2542 | ||
5e84e1a4 ZW |
2543 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
2544 | { | |
2545 | struct drm_device *dev = crtc->dev; | |
2546 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2547 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2548 | int pipe = intel_crtc->pipe; | |
2549 | u32 reg, temp; | |
2550 | ||
2551 | /* enable normal train */ | |
2552 | reg = FDI_TX_CTL(pipe); | |
2553 | temp = I915_READ(reg); | |
61e499bf | 2554 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
2555 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
2556 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
2557 | } else { |
2558 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2559 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 2560 | } |
5e84e1a4 ZW |
2561 | I915_WRITE(reg, temp); |
2562 | ||
2563 | reg = FDI_RX_CTL(pipe); | |
2564 | temp = I915_READ(reg); | |
2565 | if (HAS_PCH_CPT(dev)) { | |
2566 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2567 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
2568 | } else { | |
2569 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2570 | temp |= FDI_LINK_TRAIN_NONE; | |
2571 | } | |
2572 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
2573 | ||
2574 | /* wait one idle pattern time */ | |
2575 | POSTING_READ(reg); | |
2576 | udelay(1000); | |
357555c0 JB |
2577 | |
2578 | /* IVB wants error correction enabled */ | |
2579 | if (IS_IVYBRIDGE(dev)) | |
2580 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
2581 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
2582 | } |
2583 | ||
1fbc0d78 | 2584 | static bool pipe_has_enabled_pch(struct intel_crtc *crtc) |
1e833f40 | 2585 | { |
1fbc0d78 DV |
2586 | return crtc->base.enabled && crtc->active && |
2587 | crtc->config.has_pch_encoder; | |
1e833f40 DV |
2588 | } |
2589 | ||
01a415fd DV |
2590 | static void ivb_modeset_global_resources(struct drm_device *dev) |
2591 | { | |
2592 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2593 | struct intel_crtc *pipe_B_crtc = | |
2594 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
2595 | struct intel_crtc *pipe_C_crtc = | |
2596 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]); | |
2597 | uint32_t temp; | |
2598 | ||
1e833f40 DV |
2599 | /* |
2600 | * When everything is off disable fdi C so that we could enable fdi B | |
2601 | * with all lanes. Note that we don't care about enabled pipes without | |
2602 | * an enabled pch encoder. | |
2603 | */ | |
2604 | if (!pipe_has_enabled_pch(pipe_B_crtc) && | |
2605 | !pipe_has_enabled_pch(pipe_C_crtc)) { | |
01a415fd DV |
2606 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); |
2607 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
2608 | ||
2609 | temp = I915_READ(SOUTH_CHICKEN1); | |
2610 | temp &= ~FDI_BC_BIFURCATION_SELECT; | |
2611 | DRM_DEBUG_KMS("disabling fdi C rx\n"); | |
2612 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
2613 | } | |
2614 | } | |
2615 | ||
8db9d77b ZW |
2616 | /* The FDI link training functions for ILK/Ibexpeak. */ |
2617 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
2618 | { | |
2619 | struct drm_device *dev = crtc->dev; | |
2620 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2621 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2622 | int pipe = intel_crtc->pipe; | |
0fc932b8 | 2623 | int plane = intel_crtc->plane; |
5eddb70b | 2624 | u32 reg, temp, tries; |
8db9d77b | 2625 | |
0fc932b8 JB |
2626 | /* FDI needs bits from pipe & plane first */ |
2627 | assert_pipe_enabled(dev_priv, pipe); | |
2628 | assert_plane_enabled(dev_priv, plane); | |
2629 | ||
e1a44743 AJ |
2630 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2631 | for train result */ | |
5eddb70b CW |
2632 | reg = FDI_RX_IMR(pipe); |
2633 | temp = I915_READ(reg); | |
e1a44743 AJ |
2634 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2635 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2636 | I915_WRITE(reg, temp); |
2637 | I915_READ(reg); | |
e1a44743 AJ |
2638 | udelay(150); |
2639 | ||
8db9d77b | 2640 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2641 | reg = FDI_TX_CTL(pipe); |
2642 | temp = I915_READ(reg); | |
627eb5a3 DV |
2643 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2644 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
8db9d77b ZW |
2645 | temp &= ~FDI_LINK_TRAIN_NONE; |
2646 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 2647 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2648 | |
5eddb70b CW |
2649 | reg = FDI_RX_CTL(pipe); |
2650 | temp = I915_READ(reg); | |
8db9d77b ZW |
2651 | temp &= ~FDI_LINK_TRAIN_NONE; |
2652 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
2653 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2654 | ||
2655 | POSTING_READ(reg); | |
8db9d77b ZW |
2656 | udelay(150); |
2657 | ||
5b2adf89 | 2658 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
2659 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
2660 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
2661 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 2662 | |
5eddb70b | 2663 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2664 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2665 | temp = I915_READ(reg); |
8db9d77b ZW |
2666 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2667 | ||
2668 | if ((temp & FDI_RX_BIT_LOCK)) { | |
2669 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 2670 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
2671 | break; |
2672 | } | |
8db9d77b | 2673 | } |
e1a44743 | 2674 | if (tries == 5) |
5eddb70b | 2675 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2676 | |
2677 | /* Train 2 */ | |
5eddb70b CW |
2678 | reg = FDI_TX_CTL(pipe); |
2679 | temp = I915_READ(reg); | |
8db9d77b ZW |
2680 | temp &= ~FDI_LINK_TRAIN_NONE; |
2681 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2682 | I915_WRITE(reg, temp); |
8db9d77b | 2683 | |
5eddb70b CW |
2684 | reg = FDI_RX_CTL(pipe); |
2685 | temp = I915_READ(reg); | |
8db9d77b ZW |
2686 | temp &= ~FDI_LINK_TRAIN_NONE; |
2687 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2688 | I915_WRITE(reg, temp); |
8db9d77b | 2689 | |
5eddb70b CW |
2690 | POSTING_READ(reg); |
2691 | udelay(150); | |
8db9d77b | 2692 | |
5eddb70b | 2693 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2694 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2695 | temp = I915_READ(reg); |
8db9d77b ZW |
2696 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2697 | ||
2698 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 2699 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
2700 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
2701 | break; | |
2702 | } | |
8db9d77b | 2703 | } |
e1a44743 | 2704 | if (tries == 5) |
5eddb70b | 2705 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2706 | |
2707 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 2708 | |
8db9d77b ZW |
2709 | } |
2710 | ||
0206e353 | 2711 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
2712 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
2713 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
2714 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
2715 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
2716 | }; | |
2717 | ||
2718 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
2719 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
2720 | { | |
2721 | struct drm_device *dev = crtc->dev; | |
2722 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2723 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2724 | int pipe = intel_crtc->pipe; | |
fa37d39e | 2725 | u32 reg, temp, i, retry; |
8db9d77b | 2726 | |
e1a44743 AJ |
2727 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2728 | for train result */ | |
5eddb70b CW |
2729 | reg = FDI_RX_IMR(pipe); |
2730 | temp = I915_READ(reg); | |
e1a44743 AJ |
2731 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2732 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2733 | I915_WRITE(reg, temp); |
2734 | ||
2735 | POSTING_READ(reg); | |
e1a44743 AJ |
2736 | udelay(150); |
2737 | ||
8db9d77b | 2738 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2739 | reg = FDI_TX_CTL(pipe); |
2740 | temp = I915_READ(reg); | |
627eb5a3 DV |
2741 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2742 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
8db9d77b ZW |
2743 | temp &= ~FDI_LINK_TRAIN_NONE; |
2744 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2745 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2746 | /* SNB-B */ | |
2747 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 2748 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2749 | |
d74cf324 DV |
2750 | I915_WRITE(FDI_RX_MISC(pipe), |
2751 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
2752 | ||
5eddb70b CW |
2753 | reg = FDI_RX_CTL(pipe); |
2754 | temp = I915_READ(reg); | |
8db9d77b ZW |
2755 | if (HAS_PCH_CPT(dev)) { |
2756 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2757 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2758 | } else { | |
2759 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2760 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2761 | } | |
5eddb70b CW |
2762 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2763 | ||
2764 | POSTING_READ(reg); | |
8db9d77b ZW |
2765 | udelay(150); |
2766 | ||
0206e353 | 2767 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2768 | reg = FDI_TX_CTL(pipe); |
2769 | temp = I915_READ(reg); | |
8db9d77b ZW |
2770 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2771 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2772 | I915_WRITE(reg, temp); |
2773 | ||
2774 | POSTING_READ(reg); | |
8db9d77b ZW |
2775 | udelay(500); |
2776 | ||
fa37d39e SP |
2777 | for (retry = 0; retry < 5; retry++) { |
2778 | reg = FDI_RX_IIR(pipe); | |
2779 | temp = I915_READ(reg); | |
2780 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2781 | if (temp & FDI_RX_BIT_LOCK) { | |
2782 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2783 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
2784 | break; | |
2785 | } | |
2786 | udelay(50); | |
8db9d77b | 2787 | } |
fa37d39e SP |
2788 | if (retry < 5) |
2789 | break; | |
8db9d77b ZW |
2790 | } |
2791 | if (i == 4) | |
5eddb70b | 2792 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2793 | |
2794 | /* Train 2 */ | |
5eddb70b CW |
2795 | reg = FDI_TX_CTL(pipe); |
2796 | temp = I915_READ(reg); | |
8db9d77b ZW |
2797 | temp &= ~FDI_LINK_TRAIN_NONE; |
2798 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2799 | if (IS_GEN6(dev)) { | |
2800 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2801 | /* SNB-B */ | |
2802 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
2803 | } | |
5eddb70b | 2804 | I915_WRITE(reg, temp); |
8db9d77b | 2805 | |
5eddb70b CW |
2806 | reg = FDI_RX_CTL(pipe); |
2807 | temp = I915_READ(reg); | |
8db9d77b ZW |
2808 | if (HAS_PCH_CPT(dev)) { |
2809 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2810 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
2811 | } else { | |
2812 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2813 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2814 | } | |
5eddb70b CW |
2815 | I915_WRITE(reg, temp); |
2816 | ||
2817 | POSTING_READ(reg); | |
8db9d77b ZW |
2818 | udelay(150); |
2819 | ||
0206e353 | 2820 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2821 | reg = FDI_TX_CTL(pipe); |
2822 | temp = I915_READ(reg); | |
8db9d77b ZW |
2823 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2824 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2825 | I915_WRITE(reg, temp); |
2826 | ||
2827 | POSTING_READ(reg); | |
8db9d77b ZW |
2828 | udelay(500); |
2829 | ||
fa37d39e SP |
2830 | for (retry = 0; retry < 5; retry++) { |
2831 | reg = FDI_RX_IIR(pipe); | |
2832 | temp = I915_READ(reg); | |
2833 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2834 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
2835 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2836 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
2837 | break; | |
2838 | } | |
2839 | udelay(50); | |
8db9d77b | 2840 | } |
fa37d39e SP |
2841 | if (retry < 5) |
2842 | break; | |
8db9d77b ZW |
2843 | } |
2844 | if (i == 4) | |
5eddb70b | 2845 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2846 | |
2847 | DRM_DEBUG_KMS("FDI train done.\n"); | |
2848 | } | |
2849 | ||
357555c0 JB |
2850 | /* Manual link training for Ivy Bridge A0 parts */ |
2851 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
2852 | { | |
2853 | struct drm_device *dev = crtc->dev; | |
2854 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2855 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2856 | int pipe = intel_crtc->pipe; | |
139ccd3f | 2857 | u32 reg, temp, i, j; |
357555c0 JB |
2858 | |
2859 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
2860 | for train result */ | |
2861 | reg = FDI_RX_IMR(pipe); | |
2862 | temp = I915_READ(reg); | |
2863 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
2864 | temp &= ~FDI_RX_BIT_LOCK; | |
2865 | I915_WRITE(reg, temp); | |
2866 | ||
2867 | POSTING_READ(reg); | |
2868 | udelay(150); | |
2869 | ||
01a415fd DV |
2870 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
2871 | I915_READ(FDI_RX_IIR(pipe))); | |
2872 | ||
139ccd3f JB |
2873 | /* Try each vswing and preemphasis setting twice before moving on */ |
2874 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
2875 | /* disable first in case we need to retry */ | |
2876 | reg = FDI_TX_CTL(pipe); | |
2877 | temp = I915_READ(reg); | |
2878 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
2879 | temp &= ~FDI_TX_ENABLE; | |
2880 | I915_WRITE(reg, temp); | |
357555c0 | 2881 | |
139ccd3f JB |
2882 | reg = FDI_RX_CTL(pipe); |
2883 | temp = I915_READ(reg); | |
2884 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
2885 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2886 | temp &= ~FDI_RX_ENABLE; | |
2887 | I915_WRITE(reg, temp); | |
357555c0 | 2888 | |
139ccd3f | 2889 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
2890 | reg = FDI_TX_CTL(pipe); |
2891 | temp = I915_READ(reg); | |
139ccd3f JB |
2892 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2893 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
2894 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; | |
357555c0 | 2895 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
2896 | temp |= snb_b_fdi_train_param[j/2]; |
2897 | temp |= FDI_COMPOSITE_SYNC; | |
2898 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 2899 | |
139ccd3f JB |
2900 | I915_WRITE(FDI_RX_MISC(pipe), |
2901 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 2902 | |
139ccd3f | 2903 | reg = FDI_RX_CTL(pipe); |
357555c0 | 2904 | temp = I915_READ(reg); |
139ccd3f JB |
2905 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
2906 | temp |= FDI_COMPOSITE_SYNC; | |
2907 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 2908 | |
139ccd3f JB |
2909 | POSTING_READ(reg); |
2910 | udelay(1); /* should be 0.5us */ | |
357555c0 | 2911 | |
139ccd3f JB |
2912 | for (i = 0; i < 4; i++) { |
2913 | reg = FDI_RX_IIR(pipe); | |
2914 | temp = I915_READ(reg); | |
2915 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 2916 | |
139ccd3f JB |
2917 | if (temp & FDI_RX_BIT_LOCK || |
2918 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
2919 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2920 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
2921 | i); | |
2922 | break; | |
2923 | } | |
2924 | udelay(1); /* should be 0.5us */ | |
2925 | } | |
2926 | if (i == 4) { | |
2927 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
2928 | continue; | |
2929 | } | |
357555c0 | 2930 | |
139ccd3f | 2931 | /* Train 2 */ |
357555c0 JB |
2932 | reg = FDI_TX_CTL(pipe); |
2933 | temp = I915_READ(reg); | |
139ccd3f JB |
2934 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
2935 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
2936 | I915_WRITE(reg, temp); | |
2937 | ||
2938 | reg = FDI_RX_CTL(pipe); | |
2939 | temp = I915_READ(reg); | |
2940 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2941 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
2942 | I915_WRITE(reg, temp); |
2943 | ||
2944 | POSTING_READ(reg); | |
139ccd3f | 2945 | udelay(2); /* should be 1.5us */ |
357555c0 | 2946 | |
139ccd3f JB |
2947 | for (i = 0; i < 4; i++) { |
2948 | reg = FDI_RX_IIR(pipe); | |
2949 | temp = I915_READ(reg); | |
2950 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 2951 | |
139ccd3f JB |
2952 | if (temp & FDI_RX_SYMBOL_LOCK || |
2953 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
2954 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2955 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
2956 | i); | |
2957 | goto train_done; | |
2958 | } | |
2959 | udelay(2); /* should be 1.5us */ | |
357555c0 | 2960 | } |
139ccd3f JB |
2961 | if (i == 4) |
2962 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 2963 | } |
357555c0 | 2964 | |
139ccd3f | 2965 | train_done: |
357555c0 JB |
2966 | DRM_DEBUG_KMS("FDI train done.\n"); |
2967 | } | |
2968 | ||
88cefb6c | 2969 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 2970 | { |
88cefb6c | 2971 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 2972 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 2973 | int pipe = intel_crtc->pipe; |
5eddb70b | 2974 | u32 reg, temp; |
79e53945 | 2975 | |
c64e311e | 2976 | |
c98e9dcf | 2977 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
2978 | reg = FDI_RX_CTL(pipe); |
2979 | temp = I915_READ(reg); | |
627eb5a3 DV |
2980 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
2981 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
dfd07d72 | 2982 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
2983 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
2984 | ||
2985 | POSTING_READ(reg); | |
c98e9dcf JB |
2986 | udelay(200); |
2987 | ||
2988 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
2989 | temp = I915_READ(reg); |
2990 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
2991 | ||
2992 | POSTING_READ(reg); | |
c98e9dcf JB |
2993 | udelay(200); |
2994 | ||
20749730 PZ |
2995 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
2996 | reg = FDI_TX_CTL(pipe); | |
2997 | temp = I915_READ(reg); | |
2998 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
2999 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 3000 | |
20749730 PZ |
3001 | POSTING_READ(reg); |
3002 | udelay(100); | |
6be4a607 | 3003 | } |
0e23b99d JB |
3004 | } |
3005 | ||
88cefb6c DV |
3006 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
3007 | { | |
3008 | struct drm_device *dev = intel_crtc->base.dev; | |
3009 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3010 | int pipe = intel_crtc->pipe; | |
3011 | u32 reg, temp; | |
3012 | ||
3013 | /* Switch from PCDclk to Rawclk */ | |
3014 | reg = FDI_RX_CTL(pipe); | |
3015 | temp = I915_READ(reg); | |
3016 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
3017 | ||
3018 | /* Disable CPU FDI TX PLL */ | |
3019 | reg = FDI_TX_CTL(pipe); | |
3020 | temp = I915_READ(reg); | |
3021 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
3022 | ||
3023 | POSTING_READ(reg); | |
3024 | udelay(100); | |
3025 | ||
3026 | reg = FDI_RX_CTL(pipe); | |
3027 | temp = I915_READ(reg); | |
3028 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
3029 | ||
3030 | /* Wait for the clocks to turn off. */ | |
3031 | POSTING_READ(reg); | |
3032 | udelay(100); | |
3033 | } | |
3034 | ||
0fc932b8 JB |
3035 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
3036 | { | |
3037 | struct drm_device *dev = crtc->dev; | |
3038 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3039 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3040 | int pipe = intel_crtc->pipe; | |
3041 | u32 reg, temp; | |
3042 | ||
3043 | /* disable CPU FDI tx and PCH FDI rx */ | |
3044 | reg = FDI_TX_CTL(pipe); | |
3045 | temp = I915_READ(reg); | |
3046 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
3047 | POSTING_READ(reg); | |
3048 | ||
3049 | reg = FDI_RX_CTL(pipe); | |
3050 | temp = I915_READ(reg); | |
3051 | temp &= ~(0x7 << 16); | |
dfd07d72 | 3052 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3053 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
3054 | ||
3055 | POSTING_READ(reg); | |
3056 | udelay(100); | |
3057 | ||
3058 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
6f06ce18 JB |
3059 | if (HAS_PCH_IBX(dev)) { |
3060 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); | |
6f06ce18 | 3061 | } |
0fc932b8 JB |
3062 | |
3063 | /* still set train pattern 1 */ | |
3064 | reg = FDI_TX_CTL(pipe); | |
3065 | temp = I915_READ(reg); | |
3066 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3067 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3068 | I915_WRITE(reg, temp); | |
3069 | ||
3070 | reg = FDI_RX_CTL(pipe); | |
3071 | temp = I915_READ(reg); | |
3072 | if (HAS_PCH_CPT(dev)) { | |
3073 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3074 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3075 | } else { | |
3076 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3077 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3078 | } | |
3079 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
3080 | temp &= ~(0x07 << 16); | |
dfd07d72 | 3081 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3082 | I915_WRITE(reg, temp); |
3083 | ||
3084 | POSTING_READ(reg); | |
3085 | udelay(100); | |
3086 | } | |
3087 | ||
5dce5b93 CW |
3088 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
3089 | { | |
3090 | struct intel_crtc *crtc; | |
3091 | ||
3092 | /* Note that we don't need to be called with mode_config.lock here | |
3093 | * as our list of CRTC objects is static for the lifetime of the | |
3094 | * device and so cannot disappear as we iterate. Similarly, we can | |
3095 | * happily treat the predicates as racy, atomic checks as userspace | |
3096 | * cannot claim and pin a new fb without at least acquring the | |
3097 | * struct_mutex and so serialising with us. | |
3098 | */ | |
3099 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
3100 | if (atomic_read(&crtc->unpin_work_count) == 0) | |
3101 | continue; | |
3102 | ||
3103 | if (crtc->unpin_work) | |
3104 | intel_wait_for_vblank(dev, crtc->pipe); | |
3105 | ||
3106 | return true; | |
3107 | } | |
3108 | ||
3109 | return false; | |
3110 | } | |
3111 | ||
e6c3a2a6 CW |
3112 | static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
3113 | { | |
0f91128d | 3114 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3115 | struct drm_i915_private *dev_priv = dev->dev_private; |
e6c3a2a6 CW |
3116 | |
3117 | if (crtc->fb == NULL) | |
3118 | return; | |
3119 | ||
2c10d571 DV |
3120 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
3121 | ||
5bb61643 CW |
3122 | wait_event(dev_priv->pending_flip_queue, |
3123 | !intel_crtc_has_pending_flip(crtc)); | |
3124 | ||
0f91128d CW |
3125 | mutex_lock(&dev->struct_mutex); |
3126 | intel_finish_fb(crtc->fb); | |
3127 | mutex_unlock(&dev->struct_mutex); | |
e6c3a2a6 CW |
3128 | } |
3129 | ||
e615efe4 ED |
3130 | /* Program iCLKIP clock to the desired frequency */ |
3131 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3132 | { | |
3133 | struct drm_device *dev = crtc->dev; | |
3134 | struct drm_i915_private *dev_priv = dev->dev_private; | |
241bfc38 | 3135 | int clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock; |
e615efe4 ED |
3136 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3137 | u32 temp; | |
3138 | ||
09153000 DV |
3139 | mutex_lock(&dev_priv->dpio_lock); |
3140 | ||
e615efe4 ED |
3141 | /* It is necessary to ungate the pixclk gate prior to programming |
3142 | * the divisors, and gate it back when it is done. | |
3143 | */ | |
3144 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3145 | ||
3146 | /* Disable SSCCTL */ | |
3147 | intel_sbi_write(dev_priv, SBI_SSCCTL6, | |
988d6ee8 PZ |
3148 | intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) | |
3149 | SBI_SSCCTL_DISABLE, | |
3150 | SBI_ICLK); | |
e615efe4 ED |
3151 | |
3152 | /* 20MHz is a corner case which is out of range for the 7-bit divisor */ | |
12d7ceed | 3153 | if (clock == 20000) { |
e615efe4 ED |
3154 | auxdiv = 1; |
3155 | divsel = 0x41; | |
3156 | phaseinc = 0x20; | |
3157 | } else { | |
3158 | /* The iCLK virtual clock root frequency is in MHz, | |
241bfc38 DL |
3159 | * but the adjusted_mode->crtc_clock in in KHz. To get the |
3160 | * divisors, it is necessary to divide one by another, so we | |
e615efe4 ED |
3161 | * convert the virtual clock precision to KHz here for higher |
3162 | * precision. | |
3163 | */ | |
3164 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3165 | u32 iclk_pi_range = 64; | |
3166 | u32 desired_divisor, msb_divisor_value, pi_value; | |
3167 | ||
12d7ceed | 3168 | desired_divisor = (iclk_virtual_root_freq / clock); |
e615efe4 ED |
3169 | msb_divisor_value = desired_divisor / iclk_pi_range; |
3170 | pi_value = desired_divisor % iclk_pi_range; | |
3171 | ||
3172 | auxdiv = 0; | |
3173 | divsel = msb_divisor_value - 2; | |
3174 | phaseinc = pi_value; | |
3175 | } | |
3176 | ||
3177 | /* This should not happen with any sane values */ | |
3178 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3179 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3180 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3181 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3182 | ||
3183 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 3184 | clock, |
e615efe4 ED |
3185 | auxdiv, |
3186 | divsel, | |
3187 | phasedir, | |
3188 | phaseinc); | |
3189 | ||
3190 | /* Program SSCDIVINTPHASE6 */ | |
988d6ee8 | 3191 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
3192 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
3193 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
3194 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
3195 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
3196 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
3197 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 3198 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
3199 | |
3200 | /* Program SSCAUXDIV */ | |
988d6ee8 | 3201 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
3202 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
3203 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 3204 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
3205 | |
3206 | /* Enable modulator and associated divider */ | |
988d6ee8 | 3207 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 3208 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 3209 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 ED |
3210 | |
3211 | /* Wait for initialization time */ | |
3212 | udelay(24); | |
3213 | ||
3214 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
09153000 DV |
3215 | |
3216 | mutex_unlock(&dev_priv->dpio_lock); | |
e615efe4 ED |
3217 | } |
3218 | ||
275f01b2 DV |
3219 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
3220 | enum pipe pch_transcoder) | |
3221 | { | |
3222 | struct drm_device *dev = crtc->base.dev; | |
3223 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3224 | enum transcoder cpu_transcoder = crtc->config.cpu_transcoder; | |
3225 | ||
3226 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
3227 | I915_READ(HTOTAL(cpu_transcoder))); | |
3228 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
3229 | I915_READ(HBLANK(cpu_transcoder))); | |
3230 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
3231 | I915_READ(HSYNC(cpu_transcoder))); | |
3232 | ||
3233 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
3234 | I915_READ(VTOTAL(cpu_transcoder))); | |
3235 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
3236 | I915_READ(VBLANK(cpu_transcoder))); | |
3237 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
3238 | I915_READ(VSYNC(cpu_transcoder))); | |
3239 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
3240 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
3241 | } | |
3242 | ||
1fbc0d78 DV |
3243 | static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev) |
3244 | { | |
3245 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3246 | uint32_t temp; | |
3247 | ||
3248 | temp = I915_READ(SOUTH_CHICKEN1); | |
3249 | if (temp & FDI_BC_BIFURCATION_SELECT) | |
3250 | return; | |
3251 | ||
3252 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
3253 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
3254 | ||
3255 | temp |= FDI_BC_BIFURCATION_SELECT; | |
3256 | DRM_DEBUG_KMS("enabling fdi C rx\n"); | |
3257 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
3258 | POSTING_READ(SOUTH_CHICKEN1); | |
3259 | } | |
3260 | ||
3261 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
3262 | { | |
3263 | struct drm_device *dev = intel_crtc->base.dev; | |
3264 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3265 | ||
3266 | switch (intel_crtc->pipe) { | |
3267 | case PIPE_A: | |
3268 | break; | |
3269 | case PIPE_B: | |
3270 | if (intel_crtc->config.fdi_lanes > 2) | |
3271 | WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT); | |
3272 | else | |
3273 | cpt_enable_fdi_bc_bifurcation(dev); | |
3274 | ||
3275 | break; | |
3276 | case PIPE_C: | |
3277 | cpt_enable_fdi_bc_bifurcation(dev); | |
3278 | ||
3279 | break; | |
3280 | default: | |
3281 | BUG(); | |
3282 | } | |
3283 | } | |
3284 | ||
f67a559d JB |
3285 | /* |
3286 | * Enable PCH resources required for PCH ports: | |
3287 | * - PCH PLLs | |
3288 | * - FDI training & RX/TX | |
3289 | * - update transcoder timings | |
3290 | * - DP transcoding bits | |
3291 | * - transcoder | |
3292 | */ | |
3293 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
3294 | { |
3295 | struct drm_device *dev = crtc->dev; | |
3296 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3297 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3298 | int pipe = intel_crtc->pipe; | |
ee7b9f93 | 3299 | u32 reg, temp; |
2c07245f | 3300 | |
ab9412ba | 3301 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 3302 | |
1fbc0d78 DV |
3303 | if (IS_IVYBRIDGE(dev)) |
3304 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
3305 | ||
cd986abb DV |
3306 | /* Write the TU size bits before fdi link training, so that error |
3307 | * detection works. */ | |
3308 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
3309 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
3310 | ||
c98e9dcf | 3311 | /* For PCH output, training FDI link */ |
674cf967 | 3312 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 3313 | |
3ad8a208 DV |
3314 | /* We need to program the right clock selection before writing the pixel |
3315 | * mutliplier into the DPLL. */ | |
303b81e0 | 3316 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 3317 | u32 sel; |
4b645f14 | 3318 | |
c98e9dcf | 3319 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
3320 | temp |= TRANS_DPLL_ENABLE(pipe); |
3321 | sel = TRANS_DPLLB_SEL(pipe); | |
a43f6e0f | 3322 | if (intel_crtc->config.shared_dpll == DPLL_ID_PCH_PLL_B) |
ee7b9f93 JB |
3323 | temp |= sel; |
3324 | else | |
3325 | temp &= ~sel; | |
c98e9dcf | 3326 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 3327 | } |
5eddb70b | 3328 | |
3ad8a208 DV |
3329 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
3330 | * transcoder, and we actually should do this to not upset any PCH | |
3331 | * transcoder that already use the clock when we share it. | |
3332 | * | |
3333 | * Note that enable_shared_dpll tries to do the right thing, but | |
3334 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
3335 | * the right LVDS enable sequence. */ | |
3336 | ironlake_enable_shared_dpll(intel_crtc); | |
3337 | ||
d9b6cb56 JB |
3338 | /* set transcoder timing, panel must allow it */ |
3339 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 3340 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 3341 | |
303b81e0 | 3342 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 3343 | |
c98e9dcf JB |
3344 | /* For PCH DP, enable TRANS_DP_CTL */ |
3345 | if (HAS_PCH_CPT(dev) && | |
417e822d KP |
3346 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
3347 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
dfd07d72 | 3348 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
5eddb70b CW |
3349 | reg = TRANS_DP_CTL(pipe); |
3350 | temp = I915_READ(reg); | |
3351 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
3352 | TRANS_DP_SYNC_MASK | |
3353 | TRANS_DP_BPC_MASK); | |
5eddb70b CW |
3354 | temp |= (TRANS_DP_OUTPUT_ENABLE | |
3355 | TRANS_DP_ENH_FRAMING); | |
9325c9f0 | 3356 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf JB |
3357 | |
3358 | if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC) | |
5eddb70b | 3359 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
c98e9dcf | 3360 | if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 3361 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
3362 | |
3363 | switch (intel_trans_dp_port_sel(crtc)) { | |
3364 | case PCH_DP_B: | |
5eddb70b | 3365 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf JB |
3366 | break; |
3367 | case PCH_DP_C: | |
5eddb70b | 3368 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf JB |
3369 | break; |
3370 | case PCH_DP_D: | |
5eddb70b | 3371 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
3372 | break; |
3373 | default: | |
e95d41e1 | 3374 | BUG(); |
32f9d658 | 3375 | } |
2c07245f | 3376 | |
5eddb70b | 3377 | I915_WRITE(reg, temp); |
6be4a607 | 3378 | } |
b52eb4dc | 3379 | |
b8a4f404 | 3380 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
3381 | } |
3382 | ||
1507e5bd PZ |
3383 | static void lpt_pch_enable(struct drm_crtc *crtc) |
3384 | { | |
3385 | struct drm_device *dev = crtc->dev; | |
3386 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3387 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3b117c8f | 3388 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
1507e5bd | 3389 | |
ab9412ba | 3390 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 3391 | |
8c52b5e8 | 3392 | lpt_program_iclkip(crtc); |
1507e5bd | 3393 | |
0540e488 | 3394 | /* Set transcoder timing. */ |
275f01b2 | 3395 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 3396 | |
937bb610 | 3397 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
3398 | } |
3399 | ||
e2b78267 | 3400 | static void intel_put_shared_dpll(struct intel_crtc *crtc) |
ee7b9f93 | 3401 | { |
e2b78267 | 3402 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
ee7b9f93 JB |
3403 | |
3404 | if (pll == NULL) | |
3405 | return; | |
3406 | ||
3407 | if (pll->refcount == 0) { | |
46edb027 | 3408 | WARN(1, "bad %s refcount\n", pll->name); |
ee7b9f93 JB |
3409 | return; |
3410 | } | |
3411 | ||
f4a091c7 DV |
3412 | if (--pll->refcount == 0) { |
3413 | WARN_ON(pll->on); | |
3414 | WARN_ON(pll->active); | |
3415 | } | |
3416 | ||
a43f6e0f | 3417 | crtc->config.shared_dpll = DPLL_ID_PRIVATE; |
ee7b9f93 JB |
3418 | } |
3419 | ||
b89a1d39 | 3420 | static struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc) |
ee7b9f93 | 3421 | { |
e2b78267 DV |
3422 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
3423 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); | |
3424 | enum intel_dpll_id i; | |
ee7b9f93 | 3425 | |
ee7b9f93 | 3426 | if (pll) { |
46edb027 DV |
3427 | DRM_DEBUG_KMS("CRTC:%d dropping existing %s\n", |
3428 | crtc->base.base.id, pll->name); | |
e2b78267 | 3429 | intel_put_shared_dpll(crtc); |
ee7b9f93 JB |
3430 | } |
3431 | ||
98b6bd99 DV |
3432 | if (HAS_PCH_IBX(dev_priv->dev)) { |
3433 | /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */ | |
d94ab068 | 3434 | i = (enum intel_dpll_id) crtc->pipe; |
e72f9fbf | 3435 | pll = &dev_priv->shared_dplls[i]; |
98b6bd99 | 3436 | |
46edb027 DV |
3437 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", |
3438 | crtc->base.base.id, pll->name); | |
98b6bd99 DV |
3439 | |
3440 | goto found; | |
3441 | } | |
3442 | ||
e72f9fbf DV |
3443 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
3444 | pll = &dev_priv->shared_dplls[i]; | |
ee7b9f93 JB |
3445 | |
3446 | /* Only want to check enabled timings first */ | |
3447 | if (pll->refcount == 0) | |
3448 | continue; | |
3449 | ||
b89a1d39 DV |
3450 | if (memcmp(&crtc->config.dpll_hw_state, &pll->hw_state, |
3451 | sizeof(pll->hw_state)) == 0) { | |
46edb027 | 3452 | DRM_DEBUG_KMS("CRTC:%d sharing existing %s (refcount %d, ative %d)\n", |
e2b78267 | 3453 | crtc->base.base.id, |
46edb027 | 3454 | pll->name, pll->refcount, pll->active); |
ee7b9f93 JB |
3455 | |
3456 | goto found; | |
3457 | } | |
3458 | } | |
3459 | ||
3460 | /* Ok no matching timings, maybe there's a free one? */ | |
e72f9fbf DV |
3461 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
3462 | pll = &dev_priv->shared_dplls[i]; | |
ee7b9f93 | 3463 | if (pll->refcount == 0) { |
46edb027 DV |
3464 | DRM_DEBUG_KMS("CRTC:%d allocated %s\n", |
3465 | crtc->base.base.id, pll->name); | |
ee7b9f93 JB |
3466 | goto found; |
3467 | } | |
3468 | } | |
3469 | ||
3470 | return NULL; | |
3471 | ||
3472 | found: | |
a43f6e0f | 3473 | crtc->config.shared_dpll = i; |
46edb027 DV |
3474 | DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name, |
3475 | pipe_name(crtc->pipe)); | |
ee7b9f93 | 3476 | |
cdbd2316 | 3477 | if (pll->active == 0) { |
66e985c0 DV |
3478 | memcpy(&pll->hw_state, &crtc->config.dpll_hw_state, |
3479 | sizeof(pll->hw_state)); | |
3480 | ||
46edb027 | 3481 | DRM_DEBUG_DRIVER("setting up %s\n", pll->name); |
cdbd2316 | 3482 | WARN_ON(pll->on); |
e9d6944e | 3483 | assert_shared_dpll_disabled(dev_priv, pll); |
ee7b9f93 | 3484 | |
15bdd4cf | 3485 | pll->mode_set(dev_priv, pll); |
cdbd2316 DV |
3486 | } |
3487 | pll->refcount++; | |
e04c7350 | 3488 | |
ee7b9f93 JB |
3489 | return pll; |
3490 | } | |
3491 | ||
a1520318 | 3492 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
3493 | { |
3494 | struct drm_i915_private *dev_priv = dev->dev_private; | |
23670b32 | 3495 | int dslreg = PIPEDSL(pipe); |
d4270e57 JB |
3496 | u32 temp; |
3497 | ||
3498 | temp = I915_READ(dslreg); | |
3499 | udelay(500); | |
3500 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 3501 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 3502 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
3503 | } |
3504 | } | |
3505 | ||
b074cec8 JB |
3506 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
3507 | { | |
3508 | struct drm_device *dev = crtc->base.dev; | |
3509 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3510 | int pipe = crtc->pipe; | |
3511 | ||
fd4daa9c | 3512 | if (crtc->config.pch_pfit.enabled) { |
b074cec8 JB |
3513 | /* Force use of hard-coded filter coefficients |
3514 | * as some pre-programmed values are broken, | |
3515 | * e.g. x201. | |
3516 | */ | |
3517 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
3518 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
3519 | PF_PIPE_SEL_IVB(pipe)); | |
3520 | else | |
3521 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
3522 | I915_WRITE(PF_WIN_POS(pipe), crtc->config.pch_pfit.pos); | |
3523 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config.pch_pfit.size); | |
d4270e57 JB |
3524 | } |
3525 | } | |
3526 | ||
bb53d4ae VS |
3527 | static void intel_enable_planes(struct drm_crtc *crtc) |
3528 | { | |
3529 | struct drm_device *dev = crtc->dev; | |
3530 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
3531 | struct intel_plane *intel_plane; | |
3532 | ||
3533 | list_for_each_entry(intel_plane, &dev->mode_config.plane_list, base.head) | |
3534 | if (intel_plane->pipe == pipe) | |
3535 | intel_plane_restore(&intel_plane->base); | |
3536 | } | |
3537 | ||
3538 | static void intel_disable_planes(struct drm_crtc *crtc) | |
3539 | { | |
3540 | struct drm_device *dev = crtc->dev; | |
3541 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
3542 | struct intel_plane *intel_plane; | |
3543 | ||
3544 | list_for_each_entry(intel_plane, &dev->mode_config.plane_list, base.head) | |
3545 | if (intel_plane->pipe == pipe) | |
3546 | intel_plane_disable(&intel_plane->base); | |
3547 | } | |
3548 | ||
20bc8673 | 3549 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
3550 | { |
3551 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
3552 | ||
3553 | if (!crtc->config.ips_enabled) | |
3554 | return; | |
3555 | ||
3556 | /* We can only enable IPS after we enable a plane and wait for a vblank. | |
3557 | * We guarantee that the plane is enabled by calling intel_enable_ips | |
3558 | * only after intel_enable_plane. And intel_enable_plane already waits | |
3559 | * for a vblank, so all we need to do here is to enable the IPS bit. */ | |
3560 | assert_plane_enabled(dev_priv, crtc->plane); | |
2a114cc1 BW |
3561 | if (IS_BROADWELL(crtc->base.dev)) { |
3562 | mutex_lock(&dev_priv->rps.hw_lock); | |
3563 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
3564 | mutex_unlock(&dev_priv->rps.hw_lock); | |
3565 | /* Quoting Art Runyan: "its not safe to expect any particular | |
3566 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
3567 | * mailbox." Moreover, the mailbox may return a bogus state, |
3568 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
3569 | */ |
3570 | } else { | |
3571 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
3572 | /* The bit only becomes 1 in the next vblank, so this wait here | |
3573 | * is essentially intel_wait_for_vblank. If we don't have this | |
3574 | * and don't wait for vblanks until the end of crtc_enable, then | |
3575 | * the HW state readout code will complain that the expected | |
3576 | * IPS_CTL value is not the one we read. */ | |
3577 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
3578 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
3579 | } | |
d77e4531 PZ |
3580 | } |
3581 | ||
20bc8673 | 3582 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
3583 | { |
3584 | struct drm_device *dev = crtc->base.dev; | |
3585 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3586 | ||
3587 | if (!crtc->config.ips_enabled) | |
3588 | return; | |
3589 | ||
3590 | assert_plane_enabled(dev_priv, crtc->plane); | |
2a114cc1 BW |
3591 | if (IS_BROADWELL(crtc->base.dev)) { |
3592 | mutex_lock(&dev_priv->rps.hw_lock); | |
3593 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
3594 | mutex_unlock(&dev_priv->rps.hw_lock); | |
e59150dc | 3595 | } else { |
2a114cc1 | 3596 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
3597 | POSTING_READ(IPS_CTL); |
3598 | } | |
d77e4531 PZ |
3599 | |
3600 | /* We need to wait for a vblank before we can disable the plane. */ | |
3601 | intel_wait_for_vblank(dev, crtc->pipe); | |
3602 | } | |
3603 | ||
3604 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
3605 | static void intel_crtc_load_lut(struct drm_crtc *crtc) | |
3606 | { | |
3607 | struct drm_device *dev = crtc->dev; | |
3608 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3609 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3610 | enum pipe pipe = intel_crtc->pipe; | |
3611 | int palreg = PALETTE(pipe); | |
3612 | int i; | |
3613 | bool reenable_ips = false; | |
3614 | ||
3615 | /* The clocks have to be on to load the palette. */ | |
3616 | if (!crtc->enabled || !intel_crtc->active) | |
3617 | return; | |
3618 | ||
3619 | if (!HAS_PCH_SPLIT(dev_priv->dev)) { | |
3620 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) | |
3621 | assert_dsi_pll_enabled(dev_priv); | |
3622 | else | |
3623 | assert_pll_enabled(dev_priv, pipe); | |
3624 | } | |
3625 | ||
3626 | /* use legacy palette for Ironlake */ | |
3627 | if (HAS_PCH_SPLIT(dev)) | |
3628 | palreg = LGC_PALETTE(pipe); | |
3629 | ||
3630 | /* Workaround : Do not read or write the pipe palette/gamma data while | |
3631 | * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled. | |
3632 | */ | |
41e6fc4c | 3633 | if (IS_HASWELL(dev) && intel_crtc->config.ips_enabled && |
d77e4531 PZ |
3634 | ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) == |
3635 | GAMMA_MODE_MODE_SPLIT)) { | |
3636 | hsw_disable_ips(intel_crtc); | |
3637 | reenable_ips = true; | |
3638 | } | |
3639 | ||
3640 | for (i = 0; i < 256; i++) { | |
3641 | I915_WRITE(palreg + 4 * i, | |
3642 | (intel_crtc->lut_r[i] << 16) | | |
3643 | (intel_crtc->lut_g[i] << 8) | | |
3644 | intel_crtc->lut_b[i]); | |
3645 | } | |
3646 | ||
3647 | if (reenable_ips) | |
3648 | hsw_enable_ips(intel_crtc); | |
3649 | } | |
3650 | ||
f67a559d JB |
3651 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
3652 | { | |
3653 | struct drm_device *dev = crtc->dev; | |
3654 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3655 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 3656 | struct intel_encoder *encoder; |
f67a559d JB |
3657 | int pipe = intel_crtc->pipe; |
3658 | int plane = intel_crtc->plane; | |
f67a559d | 3659 | |
08a48469 DV |
3660 | WARN_ON(!crtc->enabled); |
3661 | ||
f67a559d JB |
3662 | if (intel_crtc->active) |
3663 | return; | |
3664 | ||
3665 | intel_crtc->active = true; | |
8664281b PZ |
3666 | |
3667 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); | |
3668 | intel_set_pch_fifo_underrun_reporting(dev, pipe, true); | |
3669 | ||
f6736a1a | 3670 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
3671 | if (encoder->pre_enable) |
3672 | encoder->pre_enable(encoder); | |
f67a559d | 3673 | |
5bfe2ac0 | 3674 | if (intel_crtc->config.has_pch_encoder) { |
fff367c7 DV |
3675 | /* Note: FDI PLL enabling _must_ be done before we enable the |
3676 | * cpu pipes, hence this is separate from all the other fdi/pch | |
3677 | * enabling. */ | |
88cefb6c | 3678 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
3679 | } else { |
3680 | assert_fdi_tx_disabled(dev_priv, pipe); | |
3681 | assert_fdi_rx_disabled(dev_priv, pipe); | |
3682 | } | |
f67a559d | 3683 | |
b074cec8 | 3684 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 3685 | |
9c54c0dd JB |
3686 | /* |
3687 | * On ILK+ LUT must be loaded before the pipe is running but with | |
3688 | * clocks enabled | |
3689 | */ | |
3690 | intel_crtc_load_lut(crtc); | |
3691 | ||
f37fcc2a | 3692 | intel_update_watermarks(crtc); |
e1fdc473 | 3693 | intel_enable_pipe(intel_crtc); |
d1de00ef | 3694 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 3695 | intel_enable_planes(crtc); |
5c38d48c | 3696 | intel_crtc_update_cursor(crtc, true); |
f67a559d | 3697 | |
5bfe2ac0 | 3698 | if (intel_crtc->config.has_pch_encoder) |
f67a559d | 3699 | ironlake_pch_enable(crtc); |
c98e9dcf | 3700 | |
d1ebd816 | 3701 | mutex_lock(&dev->struct_mutex); |
bed4a673 | 3702 | intel_update_fbc(dev); |
d1ebd816 BW |
3703 | mutex_unlock(&dev->struct_mutex); |
3704 | ||
fa5c73b1 DV |
3705 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3706 | encoder->enable(encoder); | |
61b77ddd DV |
3707 | |
3708 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 3709 | cpt_verify_modeset(dev, intel_crtc->pipe); |
6ce94100 DV |
3710 | |
3711 | /* | |
3712 | * There seems to be a race in PCH platform hw (at least on some | |
3713 | * outputs) where an enabled pipe still completes any pageflip right | |
3714 | * away (as if the pipe is off) instead of waiting for vblank. As soon | |
3715 | * as the first vblank happend, everything works as expected. Hence just | |
3716 | * wait for one vblank before returning to avoid strange things | |
3717 | * happening. | |
3718 | */ | |
3719 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
6be4a607 JB |
3720 | } |
3721 | ||
42db64ef PZ |
3722 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
3723 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
3724 | { | |
f5adf94e | 3725 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
3726 | } |
3727 | ||
dda9a66a VS |
3728 | static void haswell_crtc_enable_planes(struct drm_crtc *crtc) |
3729 | { | |
3730 | struct drm_device *dev = crtc->dev; | |
3731 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3732 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3733 | int pipe = intel_crtc->pipe; | |
3734 | int plane = intel_crtc->plane; | |
3735 | ||
d1de00ef | 3736 | intel_enable_primary_plane(dev_priv, plane, pipe); |
dda9a66a VS |
3737 | intel_enable_planes(crtc); |
3738 | intel_crtc_update_cursor(crtc, true); | |
3739 | ||
3740 | hsw_enable_ips(intel_crtc); | |
3741 | ||
3742 | mutex_lock(&dev->struct_mutex); | |
3743 | intel_update_fbc(dev); | |
3744 | mutex_unlock(&dev->struct_mutex); | |
3745 | } | |
3746 | ||
3747 | static void haswell_crtc_disable_planes(struct drm_crtc *crtc) | |
3748 | { | |
3749 | struct drm_device *dev = crtc->dev; | |
3750 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3751 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3752 | int pipe = intel_crtc->pipe; | |
3753 | int plane = intel_crtc->plane; | |
3754 | ||
3755 | intel_crtc_wait_for_pending_flips(crtc); | |
3756 | drm_vblank_off(dev, pipe); | |
3757 | ||
3758 | /* FBC must be disabled before disabling the plane on HSW. */ | |
3759 | if (dev_priv->fbc.plane == plane) | |
3760 | intel_disable_fbc(dev); | |
3761 | ||
3762 | hsw_disable_ips(intel_crtc); | |
3763 | ||
3764 | intel_crtc_update_cursor(crtc, false); | |
3765 | intel_disable_planes(crtc); | |
d1de00ef | 3766 | intel_disable_primary_plane(dev_priv, plane, pipe); |
dda9a66a VS |
3767 | } |
3768 | ||
e4916946 PZ |
3769 | /* |
3770 | * This implements the workaround described in the "notes" section of the mode | |
3771 | * set sequence documentation. When going from no pipes or single pipe to | |
3772 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
3773 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
3774 | */ | |
3775 | static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc) | |
3776 | { | |
3777 | struct drm_device *dev = crtc->base.dev; | |
3778 | struct intel_crtc *crtc_it, *other_active_crtc = NULL; | |
3779 | ||
3780 | /* We want to get the other_active_crtc only if there's only 1 other | |
3781 | * active crtc. */ | |
3782 | list_for_each_entry(crtc_it, &dev->mode_config.crtc_list, base.head) { | |
3783 | if (!crtc_it->active || crtc_it == crtc) | |
3784 | continue; | |
3785 | ||
3786 | if (other_active_crtc) | |
3787 | return; | |
3788 | ||
3789 | other_active_crtc = crtc_it; | |
3790 | } | |
3791 | if (!other_active_crtc) | |
3792 | return; | |
3793 | ||
3794 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
3795 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
3796 | } | |
3797 | ||
4f771f10 PZ |
3798 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
3799 | { | |
3800 | struct drm_device *dev = crtc->dev; | |
3801 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3802 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3803 | struct intel_encoder *encoder; | |
3804 | int pipe = intel_crtc->pipe; | |
4f771f10 PZ |
3805 | |
3806 | WARN_ON(!crtc->enabled); | |
3807 | ||
3808 | if (intel_crtc->active) | |
3809 | return; | |
3810 | ||
3811 | intel_crtc->active = true; | |
8664281b PZ |
3812 | |
3813 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); | |
3814 | if (intel_crtc->config.has_pch_encoder) | |
3815 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true); | |
3816 | ||
5bfe2ac0 | 3817 | if (intel_crtc->config.has_pch_encoder) |
04945641 | 3818 | dev_priv->display.fdi_link_train(crtc); |
4f771f10 PZ |
3819 | |
3820 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
3821 | if (encoder->pre_enable) | |
3822 | encoder->pre_enable(encoder); | |
3823 | ||
1f544388 | 3824 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 3825 | |
b074cec8 | 3826 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
3827 | |
3828 | /* | |
3829 | * On ILK+ LUT must be loaded before the pipe is running but with | |
3830 | * clocks enabled | |
3831 | */ | |
3832 | intel_crtc_load_lut(crtc); | |
3833 | ||
1f544388 | 3834 | intel_ddi_set_pipe_settings(crtc); |
8228c251 | 3835 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 3836 | |
f37fcc2a | 3837 | intel_update_watermarks(crtc); |
e1fdc473 | 3838 | intel_enable_pipe(intel_crtc); |
42db64ef | 3839 | |
5bfe2ac0 | 3840 | if (intel_crtc->config.has_pch_encoder) |
1507e5bd | 3841 | lpt_pch_enable(crtc); |
4f771f10 | 3842 | |
8807e55b | 3843 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 3844 | encoder->enable(encoder); |
8807e55b JN |
3845 | intel_opregion_notify_encoder(encoder, true); |
3846 | } | |
4f771f10 | 3847 | |
e4916946 PZ |
3848 | /* If we change the relative order between pipe/planes enabling, we need |
3849 | * to change the workaround. */ | |
3850 | haswell_mode_set_planes_workaround(intel_crtc); | |
dda9a66a | 3851 | haswell_crtc_enable_planes(crtc); |
4f771f10 PZ |
3852 | } |
3853 | ||
3f8dce3a DV |
3854 | static void ironlake_pfit_disable(struct intel_crtc *crtc) |
3855 | { | |
3856 | struct drm_device *dev = crtc->base.dev; | |
3857 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3858 | int pipe = crtc->pipe; | |
3859 | ||
3860 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
3861 | * it's in use. The hw state code will make sure we get this right. */ | |
fd4daa9c | 3862 | if (crtc->config.pch_pfit.enabled) { |
3f8dce3a DV |
3863 | I915_WRITE(PF_CTL(pipe), 0); |
3864 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
3865 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
3866 | } | |
3867 | } | |
3868 | ||
6be4a607 JB |
3869 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
3870 | { | |
3871 | struct drm_device *dev = crtc->dev; | |
3872 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3873 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 3874 | struct intel_encoder *encoder; |
6be4a607 JB |
3875 | int pipe = intel_crtc->pipe; |
3876 | int plane = intel_crtc->plane; | |
5eddb70b | 3877 | u32 reg, temp; |
b52eb4dc | 3878 | |
ef9c3aee | 3879 | |
f7abfe8b CW |
3880 | if (!intel_crtc->active) |
3881 | return; | |
3882 | ||
ea9d758d DV |
3883 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3884 | encoder->disable(encoder); | |
3885 | ||
e6c3a2a6 | 3886 | intel_crtc_wait_for_pending_flips(crtc); |
6be4a607 | 3887 | drm_vblank_off(dev, pipe); |
913d8d11 | 3888 | |
5c3fe8b0 | 3889 | if (dev_priv->fbc.plane == plane) |
973d04f9 | 3890 | intel_disable_fbc(dev); |
2c07245f | 3891 | |
0d5b8c61 | 3892 | intel_crtc_update_cursor(crtc, false); |
bb53d4ae | 3893 | intel_disable_planes(crtc); |
d1de00ef | 3894 | intel_disable_primary_plane(dev_priv, plane, pipe); |
0d5b8c61 | 3895 | |
d925c59a DV |
3896 | if (intel_crtc->config.has_pch_encoder) |
3897 | intel_set_pch_fifo_underrun_reporting(dev, pipe, false); | |
3898 | ||
b24e7179 | 3899 | intel_disable_pipe(dev_priv, pipe); |
32f9d658 | 3900 | |
3f8dce3a | 3901 | ironlake_pfit_disable(intel_crtc); |
2c07245f | 3902 | |
bf49ec8c DV |
3903 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3904 | if (encoder->post_disable) | |
3905 | encoder->post_disable(encoder); | |
2c07245f | 3906 | |
d925c59a DV |
3907 | if (intel_crtc->config.has_pch_encoder) { |
3908 | ironlake_fdi_disable(crtc); | |
913d8d11 | 3909 | |
d925c59a DV |
3910 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
3911 | intel_set_pch_fifo_underrun_reporting(dev, pipe, true); | |
6be4a607 | 3912 | |
d925c59a DV |
3913 | if (HAS_PCH_CPT(dev)) { |
3914 | /* disable TRANS_DP_CTL */ | |
3915 | reg = TRANS_DP_CTL(pipe); | |
3916 | temp = I915_READ(reg); | |
3917 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
3918 | TRANS_DP_PORT_SEL_MASK); | |
3919 | temp |= TRANS_DP_PORT_SEL_NONE; | |
3920 | I915_WRITE(reg, temp); | |
3921 | ||
3922 | /* disable DPLL_SEL */ | |
3923 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 3924 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 3925 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 3926 | } |
e3421a18 | 3927 | |
d925c59a | 3928 | /* disable PCH DPLL */ |
e72f9fbf | 3929 | intel_disable_shared_dpll(intel_crtc); |
8db9d77b | 3930 | |
d925c59a DV |
3931 | ironlake_fdi_pll_disable(intel_crtc); |
3932 | } | |
6b383a7f | 3933 | |
f7abfe8b | 3934 | intel_crtc->active = false; |
46ba614c | 3935 | intel_update_watermarks(crtc); |
d1ebd816 BW |
3936 | |
3937 | mutex_lock(&dev->struct_mutex); | |
6b383a7f | 3938 | intel_update_fbc(dev); |
d1ebd816 | 3939 | mutex_unlock(&dev->struct_mutex); |
6be4a607 | 3940 | } |
1b3c7a47 | 3941 | |
4f771f10 | 3942 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 3943 | { |
4f771f10 PZ |
3944 | struct drm_device *dev = crtc->dev; |
3945 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 3946 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 PZ |
3947 | struct intel_encoder *encoder; |
3948 | int pipe = intel_crtc->pipe; | |
3b117c8f | 3949 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
ee7b9f93 | 3950 | |
4f771f10 PZ |
3951 | if (!intel_crtc->active) |
3952 | return; | |
3953 | ||
dda9a66a VS |
3954 | haswell_crtc_disable_planes(crtc); |
3955 | ||
8807e55b JN |
3956 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
3957 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 3958 | encoder->disable(encoder); |
8807e55b | 3959 | } |
4f771f10 | 3960 | |
8664281b PZ |
3961 | if (intel_crtc->config.has_pch_encoder) |
3962 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, false); | |
4f771f10 PZ |
3963 | intel_disable_pipe(dev_priv, pipe); |
3964 | ||
ad80a810 | 3965 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 3966 | |
3f8dce3a | 3967 | ironlake_pfit_disable(intel_crtc); |
4f771f10 | 3968 | |
1f544388 | 3969 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 PZ |
3970 | |
3971 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
3972 | if (encoder->post_disable) | |
3973 | encoder->post_disable(encoder); | |
3974 | ||
88adfff1 | 3975 | if (intel_crtc->config.has_pch_encoder) { |
ab4d966c | 3976 | lpt_disable_pch_transcoder(dev_priv); |
8664281b | 3977 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true); |
1ad960f2 | 3978 | intel_ddi_fdi_disable(crtc); |
83616634 | 3979 | } |
4f771f10 PZ |
3980 | |
3981 | intel_crtc->active = false; | |
46ba614c | 3982 | intel_update_watermarks(crtc); |
4f771f10 PZ |
3983 | |
3984 | mutex_lock(&dev->struct_mutex); | |
3985 | intel_update_fbc(dev); | |
3986 | mutex_unlock(&dev->struct_mutex); | |
3987 | } | |
3988 | ||
ee7b9f93 JB |
3989 | static void ironlake_crtc_off(struct drm_crtc *crtc) |
3990 | { | |
3991 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
e72f9fbf | 3992 | intel_put_shared_dpll(intel_crtc); |
ee7b9f93 JB |
3993 | } |
3994 | ||
6441ab5f PZ |
3995 | static void haswell_crtc_off(struct drm_crtc *crtc) |
3996 | { | |
3997 | intel_ddi_put_crtc_pll(crtc); | |
3998 | } | |
3999 | ||
02e792fb DV |
4000 | static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable) |
4001 | { | |
02e792fb | 4002 | if (!enable && intel_crtc->overlay) { |
23f09ce3 | 4003 | struct drm_device *dev = intel_crtc->base.dev; |
ce453d81 | 4004 | struct drm_i915_private *dev_priv = dev->dev_private; |
03f77ea5 | 4005 | |
23f09ce3 | 4006 | mutex_lock(&dev->struct_mutex); |
ce453d81 CW |
4007 | dev_priv->mm.interruptible = false; |
4008 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
4009 | dev_priv->mm.interruptible = true; | |
23f09ce3 | 4010 | mutex_unlock(&dev->struct_mutex); |
02e792fb | 4011 | } |
02e792fb | 4012 | |
5dcdbcb0 CW |
4013 | /* Let userspace switch the overlay on again. In most cases userspace |
4014 | * has to recompute where to put it anyway. | |
4015 | */ | |
02e792fb DV |
4016 | } |
4017 | ||
61bc95c1 EE |
4018 | /** |
4019 | * i9xx_fixup_plane - ugly workaround for G45 to fire up the hardware | |
4020 | * cursor plane briefly if not already running after enabling the display | |
4021 | * plane. | |
4022 | * This workaround avoids occasional blank screens when self refresh is | |
4023 | * enabled. | |
4024 | */ | |
4025 | static void | |
4026 | g4x_fixup_plane(struct drm_i915_private *dev_priv, enum pipe pipe) | |
4027 | { | |
4028 | u32 cntl = I915_READ(CURCNTR(pipe)); | |
4029 | ||
4030 | if ((cntl & CURSOR_MODE) == 0) { | |
4031 | u32 fw_bcl_self = I915_READ(FW_BLC_SELF); | |
4032 | ||
4033 | I915_WRITE(FW_BLC_SELF, fw_bcl_self & ~FW_BLC_SELF_EN); | |
4034 | I915_WRITE(CURCNTR(pipe), CURSOR_MODE_64_ARGB_AX); | |
4035 | intel_wait_for_vblank(dev_priv->dev, pipe); | |
4036 | I915_WRITE(CURCNTR(pipe), cntl); | |
4037 | I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe))); | |
4038 | I915_WRITE(FW_BLC_SELF, fw_bcl_self); | |
4039 | } | |
4040 | } | |
4041 | ||
2dd24552 JB |
4042 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
4043 | { | |
4044 | struct drm_device *dev = crtc->base.dev; | |
4045 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4046 | struct intel_crtc_config *pipe_config = &crtc->config; | |
4047 | ||
328d8e82 | 4048 | if (!crtc->config.gmch_pfit.control) |
2dd24552 JB |
4049 | return; |
4050 | ||
2dd24552 | 4051 | /* |
c0b03411 DV |
4052 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
4053 | * according to register description and PRM. | |
2dd24552 | 4054 | */ |
c0b03411 DV |
4055 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
4056 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 4057 | |
b074cec8 JB |
4058 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
4059 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
4060 | |
4061 | /* Border color in case we don't scale up to the full screen. Black by | |
4062 | * default, change to something else for debugging. */ | |
4063 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
4064 | } |
4065 | ||
77d22dca ID |
4066 | #define for_each_power_domain(domain, mask) \ |
4067 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
4068 | if ((1 << (domain)) & (mask)) | |
4069 | ||
319be8ae ID |
4070 | enum intel_display_power_domain |
4071 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
4072 | { | |
4073 | struct drm_device *dev = intel_encoder->base.dev; | |
4074 | struct intel_digital_port *intel_dig_port; | |
4075 | ||
4076 | switch (intel_encoder->type) { | |
4077 | case INTEL_OUTPUT_UNKNOWN: | |
4078 | /* Only DDI platforms should ever use this output type */ | |
4079 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
4080 | case INTEL_OUTPUT_DISPLAYPORT: | |
4081 | case INTEL_OUTPUT_HDMI: | |
4082 | case INTEL_OUTPUT_EDP: | |
4083 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
4084 | switch (intel_dig_port->port) { | |
4085 | case PORT_A: | |
4086 | return POWER_DOMAIN_PORT_DDI_A_4_LANES; | |
4087 | case PORT_B: | |
4088 | return POWER_DOMAIN_PORT_DDI_B_4_LANES; | |
4089 | case PORT_C: | |
4090 | return POWER_DOMAIN_PORT_DDI_C_4_LANES; | |
4091 | case PORT_D: | |
4092 | return POWER_DOMAIN_PORT_DDI_D_4_LANES; | |
4093 | default: | |
4094 | WARN_ON_ONCE(1); | |
4095 | return POWER_DOMAIN_PORT_OTHER; | |
4096 | } | |
4097 | case INTEL_OUTPUT_ANALOG: | |
4098 | return POWER_DOMAIN_PORT_CRT; | |
4099 | case INTEL_OUTPUT_DSI: | |
4100 | return POWER_DOMAIN_PORT_DSI; | |
4101 | default: | |
4102 | return POWER_DOMAIN_PORT_OTHER; | |
4103 | } | |
4104 | } | |
4105 | ||
4106 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc) | |
77d22dca | 4107 | { |
319be8ae ID |
4108 | struct drm_device *dev = crtc->dev; |
4109 | struct intel_encoder *intel_encoder; | |
4110 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4111 | enum pipe pipe = intel_crtc->pipe; | |
4112 | bool pfit_enabled = intel_crtc->config.pch_pfit.enabled; | |
77d22dca ID |
4113 | unsigned long mask; |
4114 | enum transcoder transcoder; | |
4115 | ||
4116 | transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe); | |
4117 | ||
4118 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); | |
4119 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
4120 | if (pfit_enabled) | |
4121 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); | |
4122 | ||
319be8ae ID |
4123 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
4124 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); | |
4125 | ||
77d22dca ID |
4126 | return mask; |
4127 | } | |
4128 | ||
4129 | void intel_display_set_init_power(struct drm_i915_private *dev_priv, | |
4130 | bool enable) | |
4131 | { | |
4132 | if (dev_priv->power_domains.init_power_on == enable) | |
4133 | return; | |
4134 | ||
4135 | if (enable) | |
4136 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); | |
4137 | else | |
4138 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
4139 | ||
4140 | dev_priv->power_domains.init_power_on = enable; | |
4141 | } | |
4142 | ||
4143 | static void modeset_update_crtc_power_domains(struct drm_device *dev) | |
4144 | { | |
4145 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4146 | unsigned long pipe_domains[I915_MAX_PIPES] = { 0, }; | |
4147 | struct intel_crtc *crtc; | |
4148 | ||
4149 | /* | |
4150 | * First get all needed power domains, then put all unneeded, to avoid | |
4151 | * any unnecessary toggling of the power wells. | |
4152 | */ | |
4153 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
4154 | enum intel_display_power_domain domain; | |
4155 | ||
4156 | if (!crtc->base.enabled) | |
4157 | continue; | |
4158 | ||
319be8ae | 4159 | pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base); |
77d22dca ID |
4160 | |
4161 | for_each_power_domain(domain, pipe_domains[crtc->pipe]) | |
4162 | intel_display_power_get(dev_priv, domain); | |
4163 | } | |
4164 | ||
4165 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
4166 | enum intel_display_power_domain domain; | |
4167 | ||
4168 | for_each_power_domain(domain, crtc->enabled_power_domains) | |
4169 | intel_display_power_put(dev_priv, domain); | |
4170 | ||
4171 | crtc->enabled_power_domains = pipe_domains[crtc->pipe]; | |
4172 | } | |
4173 | ||
4174 | intel_display_set_init_power(dev_priv, false); | |
4175 | } | |
4176 | ||
586f49dc | 4177 | int valleyview_get_vco(struct drm_i915_private *dev_priv) |
30a970c6 | 4178 | { |
586f49dc | 4179 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; |
30a970c6 | 4180 | |
586f49dc JB |
4181 | /* Obtain SKU information */ |
4182 | mutex_lock(&dev_priv->dpio_lock); | |
4183 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
4184 | CCK_FUSE_HPLL_FREQ_MASK; | |
4185 | mutex_unlock(&dev_priv->dpio_lock); | |
30a970c6 | 4186 | |
586f49dc | 4187 | return vco_freq[hpll_freq]; |
30a970c6 JB |
4188 | } |
4189 | ||
4190 | /* Adjust CDclk dividers to allow high res or save power if possible */ | |
4191 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
4192 | { | |
4193 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4194 | u32 val, cmd; | |
4195 | ||
4196 | if (cdclk >= 320) /* jump to highest voltage for 400MHz too */ | |
4197 | cmd = 2; | |
4198 | else if (cdclk == 266) | |
4199 | cmd = 1; | |
4200 | else | |
4201 | cmd = 0; | |
4202 | ||
4203 | mutex_lock(&dev_priv->rps.hw_lock); | |
4204 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
4205 | val &= ~DSPFREQGUAR_MASK; | |
4206 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
4207 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
4208 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
4209 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
4210 | 50)) { | |
4211 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
4212 | } | |
4213 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4214 | ||
4215 | if (cdclk == 400) { | |
4216 | u32 divider, vco; | |
4217 | ||
4218 | vco = valleyview_get_vco(dev_priv); | |
4219 | divider = ((vco << 1) / cdclk) - 1; | |
4220 | ||
4221 | mutex_lock(&dev_priv->dpio_lock); | |
4222 | /* adjust cdclk divider */ | |
4223 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
4224 | val &= ~0xf; | |
4225 | val |= divider; | |
4226 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
4227 | mutex_unlock(&dev_priv->dpio_lock); | |
4228 | } | |
4229 | ||
4230 | mutex_lock(&dev_priv->dpio_lock); | |
4231 | /* adjust self-refresh exit latency value */ | |
4232 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
4233 | val &= ~0x7f; | |
4234 | ||
4235 | /* | |
4236 | * For high bandwidth configs, we set a higher latency in the bunit | |
4237 | * so that the core display fetch happens in time to avoid underruns. | |
4238 | */ | |
4239 | if (cdclk == 400) | |
4240 | val |= 4500 / 250; /* 4.5 usec */ | |
4241 | else | |
4242 | val |= 3000 / 250; /* 3.0 usec */ | |
4243 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
4244 | mutex_unlock(&dev_priv->dpio_lock); | |
4245 | ||
4246 | /* Since we changed the CDclk, we need to update the GMBUSFREQ too */ | |
4247 | intel_i2c_reset(dev); | |
4248 | } | |
4249 | ||
4250 | static int valleyview_cur_cdclk(struct drm_i915_private *dev_priv) | |
4251 | { | |
4252 | int cur_cdclk, vco; | |
4253 | int divider; | |
4254 | ||
4255 | vco = valleyview_get_vco(dev_priv); | |
4256 | ||
4257 | mutex_lock(&dev_priv->dpio_lock); | |
4258 | divider = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
4259 | mutex_unlock(&dev_priv->dpio_lock); | |
4260 | ||
4261 | divider &= 0xf; | |
4262 | ||
4263 | cur_cdclk = (vco << 1) / (divider + 1); | |
4264 | ||
4265 | return cur_cdclk; | |
4266 | } | |
4267 | ||
4268 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, | |
4269 | int max_pixclk) | |
4270 | { | |
4271 | int cur_cdclk; | |
4272 | ||
4273 | cur_cdclk = valleyview_cur_cdclk(dev_priv); | |
4274 | ||
4275 | /* | |
4276 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
4277 | * 200MHz | |
4278 | * 267MHz | |
4279 | * 320MHz | |
4280 | * 400MHz | |
4281 | * So we check to see whether we're above 90% of the lower bin and | |
4282 | * adjust if needed. | |
4283 | */ | |
4284 | if (max_pixclk > 288000) { | |
4285 | return 400; | |
4286 | } else if (max_pixclk > 240000) { | |
4287 | return 320; | |
4288 | } else | |
4289 | return 266; | |
4290 | /* Looks like the 200MHz CDclk freq doesn't work on some configs */ | |
4291 | } | |
4292 | ||
2f2d7aa1 VS |
4293 | /* compute the max pixel clock for new configuration */ |
4294 | static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv) | |
30a970c6 JB |
4295 | { |
4296 | struct drm_device *dev = dev_priv->dev; | |
4297 | struct intel_crtc *intel_crtc; | |
4298 | int max_pixclk = 0; | |
4299 | ||
4300 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, | |
4301 | base.head) { | |
2f2d7aa1 | 4302 | if (intel_crtc->new_enabled) |
30a970c6 | 4303 | max_pixclk = max(max_pixclk, |
2f2d7aa1 | 4304 | intel_crtc->new_config->adjusted_mode.crtc_clock); |
30a970c6 JB |
4305 | } |
4306 | ||
4307 | return max_pixclk; | |
4308 | } | |
4309 | ||
4310 | static void valleyview_modeset_global_pipes(struct drm_device *dev, | |
2f2d7aa1 | 4311 | unsigned *prepare_pipes) |
30a970c6 JB |
4312 | { |
4313 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4314 | struct intel_crtc *intel_crtc; | |
2f2d7aa1 | 4315 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 JB |
4316 | int cur_cdclk = valleyview_cur_cdclk(dev_priv); |
4317 | ||
4318 | if (valleyview_calc_cdclk(dev_priv, max_pixclk) == cur_cdclk) | |
4319 | return; | |
4320 | ||
2f2d7aa1 | 4321 | /* disable/enable all currently active pipes while we change cdclk */ |
30a970c6 JB |
4322 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
4323 | base.head) | |
4324 | if (intel_crtc->base.enabled) | |
4325 | *prepare_pipes |= (1 << intel_crtc->pipe); | |
4326 | } | |
4327 | ||
4328 | static void valleyview_modeset_global_resources(struct drm_device *dev) | |
4329 | { | |
4330 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2f2d7aa1 | 4331 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 JB |
4332 | int cur_cdclk = valleyview_cur_cdclk(dev_priv); |
4333 | int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk); | |
4334 | ||
4335 | if (req_cdclk != cur_cdclk) | |
4336 | valleyview_set_cdclk(dev, req_cdclk); | |
77961eb9 | 4337 | modeset_update_crtc_power_domains(dev); |
30a970c6 JB |
4338 | } |
4339 | ||
89b667f8 JB |
4340 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
4341 | { | |
4342 | struct drm_device *dev = crtc->dev; | |
4343 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4344 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4345 | struct intel_encoder *encoder; | |
4346 | int pipe = intel_crtc->pipe; | |
4347 | int plane = intel_crtc->plane; | |
23538ef1 | 4348 | bool is_dsi; |
89b667f8 JB |
4349 | |
4350 | WARN_ON(!crtc->enabled); | |
4351 | ||
4352 | if (intel_crtc->active) | |
4353 | return; | |
4354 | ||
4355 | intel_crtc->active = true; | |
89b667f8 | 4356 | |
89b667f8 JB |
4357 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4358 | if (encoder->pre_pll_enable) | |
4359 | encoder->pre_pll_enable(encoder); | |
4360 | ||
23538ef1 JN |
4361 | is_dsi = intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI); |
4362 | ||
e9fd1c02 JN |
4363 | if (!is_dsi) |
4364 | vlv_enable_pll(intel_crtc); | |
89b667f8 JB |
4365 | |
4366 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
4367 | if (encoder->pre_enable) | |
4368 | encoder->pre_enable(encoder); | |
4369 | ||
2dd24552 JB |
4370 | i9xx_pfit_enable(intel_crtc); |
4371 | ||
63cbb074 VS |
4372 | intel_crtc_load_lut(crtc); |
4373 | ||
f37fcc2a | 4374 | intel_update_watermarks(crtc); |
e1fdc473 | 4375 | intel_enable_pipe(intel_crtc); |
2d9d2b0b | 4376 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); |
d1de00ef | 4377 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 4378 | intel_enable_planes(crtc); |
5c38d48c | 4379 | intel_crtc_update_cursor(crtc, true); |
89b667f8 | 4380 | |
89b667f8 | 4381 | intel_update_fbc(dev); |
5004945f JN |
4382 | |
4383 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
4384 | encoder->enable(encoder); | |
89b667f8 JB |
4385 | } |
4386 | ||
0b8765c6 | 4387 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
4388 | { |
4389 | struct drm_device *dev = crtc->dev; | |
79e53945 JB |
4390 | struct drm_i915_private *dev_priv = dev->dev_private; |
4391 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4392 | struct intel_encoder *encoder; |
79e53945 | 4393 | int pipe = intel_crtc->pipe; |
80824003 | 4394 | int plane = intel_crtc->plane; |
79e53945 | 4395 | |
08a48469 DV |
4396 | WARN_ON(!crtc->enabled); |
4397 | ||
f7abfe8b CW |
4398 | if (intel_crtc->active) |
4399 | return; | |
4400 | ||
4401 | intel_crtc->active = true; | |
6b383a7f | 4402 | |
9d6d9f19 MK |
4403 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4404 | if (encoder->pre_enable) | |
4405 | encoder->pre_enable(encoder); | |
4406 | ||
f6736a1a DV |
4407 | i9xx_enable_pll(intel_crtc); |
4408 | ||
2dd24552 JB |
4409 | i9xx_pfit_enable(intel_crtc); |
4410 | ||
63cbb074 VS |
4411 | intel_crtc_load_lut(crtc); |
4412 | ||
f37fcc2a | 4413 | intel_update_watermarks(crtc); |
e1fdc473 | 4414 | intel_enable_pipe(intel_crtc); |
2d9d2b0b | 4415 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); |
d1de00ef | 4416 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 4417 | intel_enable_planes(crtc); |
22e407d7 | 4418 | /* The fixup needs to happen before cursor is enabled */ |
61bc95c1 EE |
4419 | if (IS_G4X(dev)) |
4420 | g4x_fixup_plane(dev_priv, pipe); | |
22e407d7 | 4421 | intel_crtc_update_cursor(crtc, true); |
79e53945 | 4422 | |
0b8765c6 JB |
4423 | /* Give the overlay scaler a chance to enable if it's on this pipe */ |
4424 | intel_crtc_dpms_overlay(intel_crtc, true); | |
ef9c3aee | 4425 | |
f440eb13 | 4426 | intel_update_fbc(dev); |
ef9c3aee | 4427 | |
fa5c73b1 DV |
4428 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4429 | encoder->enable(encoder); | |
0b8765c6 | 4430 | } |
79e53945 | 4431 | |
87476d63 DV |
4432 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
4433 | { | |
4434 | struct drm_device *dev = crtc->base.dev; | |
4435 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 4436 | |
328d8e82 DV |
4437 | if (!crtc->config.gmch_pfit.control) |
4438 | return; | |
87476d63 | 4439 | |
328d8e82 | 4440 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 4441 | |
328d8e82 DV |
4442 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
4443 | I915_READ(PFIT_CONTROL)); | |
4444 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
4445 | } |
4446 | ||
0b8765c6 JB |
4447 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
4448 | { | |
4449 | struct drm_device *dev = crtc->dev; | |
4450 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4451 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4452 | struct intel_encoder *encoder; |
0b8765c6 JB |
4453 | int pipe = intel_crtc->pipe; |
4454 | int plane = intel_crtc->plane; | |
ef9c3aee | 4455 | |
f7abfe8b CW |
4456 | if (!intel_crtc->active) |
4457 | return; | |
4458 | ||
ea9d758d DV |
4459 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4460 | encoder->disable(encoder); | |
4461 | ||
0b8765c6 | 4462 | /* Give the overlay scaler a chance to disable if it's on this pipe */ |
e6c3a2a6 CW |
4463 | intel_crtc_wait_for_pending_flips(crtc); |
4464 | drm_vblank_off(dev, pipe); | |
0b8765c6 | 4465 | |
5c3fe8b0 | 4466 | if (dev_priv->fbc.plane == plane) |
973d04f9 | 4467 | intel_disable_fbc(dev); |
79e53945 | 4468 | |
0d5b8c61 VS |
4469 | intel_crtc_dpms_overlay(intel_crtc, false); |
4470 | intel_crtc_update_cursor(crtc, false); | |
bb53d4ae | 4471 | intel_disable_planes(crtc); |
d1de00ef | 4472 | intel_disable_primary_plane(dev_priv, plane, pipe); |
0d5b8c61 | 4473 | |
2d9d2b0b | 4474 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false); |
b24e7179 | 4475 | intel_disable_pipe(dev_priv, pipe); |
24a1f16d | 4476 | |
87476d63 | 4477 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 4478 | |
89b667f8 JB |
4479 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4480 | if (encoder->post_disable) | |
4481 | encoder->post_disable(encoder); | |
4482 | ||
f6071166 JB |
4483 | if (IS_VALLEYVIEW(dev) && !intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) |
4484 | vlv_disable_pll(dev_priv, pipe); | |
4485 | else if (!IS_VALLEYVIEW(dev)) | |
e9fd1c02 | 4486 | i9xx_disable_pll(dev_priv, pipe); |
0b8765c6 | 4487 | |
f7abfe8b | 4488 | intel_crtc->active = false; |
46ba614c | 4489 | intel_update_watermarks(crtc); |
f37fcc2a | 4490 | |
6b383a7f | 4491 | intel_update_fbc(dev); |
0b8765c6 JB |
4492 | } |
4493 | ||
ee7b9f93 JB |
4494 | static void i9xx_crtc_off(struct drm_crtc *crtc) |
4495 | { | |
4496 | } | |
4497 | ||
976f8a20 DV |
4498 | static void intel_crtc_update_sarea(struct drm_crtc *crtc, |
4499 | bool enabled) | |
2c07245f ZW |
4500 | { |
4501 | struct drm_device *dev = crtc->dev; | |
4502 | struct drm_i915_master_private *master_priv; | |
4503 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4504 | int pipe = intel_crtc->pipe; | |
79e53945 JB |
4505 | |
4506 | if (!dev->primary->master) | |
4507 | return; | |
4508 | ||
4509 | master_priv = dev->primary->master->driver_priv; | |
4510 | if (!master_priv->sarea_priv) | |
4511 | return; | |
4512 | ||
79e53945 JB |
4513 | switch (pipe) { |
4514 | case 0: | |
4515 | master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0; | |
4516 | master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0; | |
4517 | break; | |
4518 | case 1: | |
4519 | master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0; | |
4520 | master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0; | |
4521 | break; | |
4522 | default: | |
9db4a9c7 | 4523 | DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe)); |
79e53945 JB |
4524 | break; |
4525 | } | |
79e53945 JB |
4526 | } |
4527 | ||
976f8a20 DV |
4528 | /** |
4529 | * Sets the power management mode of the pipe and plane. | |
4530 | */ | |
4531 | void intel_crtc_update_dpms(struct drm_crtc *crtc) | |
4532 | { | |
4533 | struct drm_device *dev = crtc->dev; | |
4534 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4535 | struct intel_encoder *intel_encoder; | |
4536 | bool enable = false; | |
4537 | ||
4538 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) | |
4539 | enable |= intel_encoder->connectors_active; | |
4540 | ||
4541 | if (enable) | |
4542 | dev_priv->display.crtc_enable(crtc); | |
4543 | else | |
4544 | dev_priv->display.crtc_disable(crtc); | |
4545 | ||
4546 | intel_crtc_update_sarea(crtc, enable); | |
4547 | } | |
4548 | ||
cdd59983 CW |
4549 | static void intel_crtc_disable(struct drm_crtc *crtc) |
4550 | { | |
cdd59983 | 4551 | struct drm_device *dev = crtc->dev; |
976f8a20 | 4552 | struct drm_connector *connector; |
ee7b9f93 | 4553 | struct drm_i915_private *dev_priv = dev->dev_private; |
7b9f35a6 | 4554 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cdd59983 | 4555 | |
976f8a20 DV |
4556 | /* crtc should still be enabled when we disable it. */ |
4557 | WARN_ON(!crtc->enabled); | |
4558 | ||
4559 | dev_priv->display.crtc_disable(crtc); | |
c77bf565 | 4560 | intel_crtc->eld_vld = false; |
976f8a20 | 4561 | intel_crtc_update_sarea(crtc, false); |
ee7b9f93 JB |
4562 | dev_priv->display.off(crtc); |
4563 | ||
931872fc | 4564 | assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane); |
93ce0ba6 | 4565 | assert_cursor_disabled(dev_priv, to_intel_crtc(crtc)->pipe); |
931872fc | 4566 | assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe); |
cdd59983 CW |
4567 | |
4568 | if (crtc->fb) { | |
4569 | mutex_lock(&dev->struct_mutex); | |
1690e1eb | 4570 | intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj); |
cdd59983 | 4571 | mutex_unlock(&dev->struct_mutex); |
976f8a20 DV |
4572 | crtc->fb = NULL; |
4573 | } | |
4574 | ||
4575 | /* Update computed state. */ | |
4576 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4577 | if (!connector->encoder || !connector->encoder->crtc) | |
4578 | continue; | |
4579 | ||
4580 | if (connector->encoder->crtc != crtc) | |
4581 | continue; | |
4582 | ||
4583 | connector->dpms = DRM_MODE_DPMS_OFF; | |
4584 | to_intel_encoder(connector->encoder)->connectors_active = false; | |
cdd59983 CW |
4585 | } |
4586 | } | |
4587 | ||
ea5b213a | 4588 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 4589 | { |
4ef69c7a | 4590 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 4591 | |
ea5b213a CW |
4592 | drm_encoder_cleanup(encoder); |
4593 | kfree(intel_encoder); | |
7e7d76c3 JB |
4594 | } |
4595 | ||
9237329d | 4596 | /* Simple dpms helper for encoders with just one connector, no cloning and only |
5ab432ef DV |
4597 | * one kind of off state. It clamps all !ON modes to fully OFF and changes the |
4598 | * state of the entire output pipe. */ | |
9237329d | 4599 | static void intel_encoder_dpms(struct intel_encoder *encoder, int mode) |
7e7d76c3 | 4600 | { |
5ab432ef DV |
4601 | if (mode == DRM_MODE_DPMS_ON) { |
4602 | encoder->connectors_active = true; | |
4603 | ||
b2cabb0e | 4604 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef DV |
4605 | } else { |
4606 | encoder->connectors_active = false; | |
4607 | ||
b2cabb0e | 4608 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef | 4609 | } |
79e53945 JB |
4610 | } |
4611 | ||
0a91ca29 DV |
4612 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
4613 | * internal consistency). */ | |
b980514c | 4614 | static void intel_connector_check_state(struct intel_connector *connector) |
79e53945 | 4615 | { |
0a91ca29 DV |
4616 | if (connector->get_hw_state(connector)) { |
4617 | struct intel_encoder *encoder = connector->encoder; | |
4618 | struct drm_crtc *crtc; | |
4619 | bool encoder_enabled; | |
4620 | enum pipe pipe; | |
4621 | ||
4622 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
4623 | connector->base.base.id, | |
4624 | drm_get_connector_name(&connector->base)); | |
4625 | ||
4626 | WARN(connector->base.dpms == DRM_MODE_DPMS_OFF, | |
4627 | "wrong connector dpms state\n"); | |
4628 | WARN(connector->base.encoder != &encoder->base, | |
4629 | "active connector not linked to encoder\n"); | |
4630 | WARN(!encoder->connectors_active, | |
4631 | "encoder->connectors_active not set\n"); | |
4632 | ||
4633 | encoder_enabled = encoder->get_hw_state(encoder, &pipe); | |
4634 | WARN(!encoder_enabled, "encoder not enabled\n"); | |
4635 | if (WARN_ON(!encoder->base.crtc)) | |
4636 | return; | |
4637 | ||
4638 | crtc = encoder->base.crtc; | |
4639 | ||
4640 | WARN(!crtc->enabled, "crtc not enabled\n"); | |
4641 | WARN(!to_intel_crtc(crtc)->active, "crtc not active\n"); | |
4642 | WARN(pipe != to_intel_crtc(crtc)->pipe, | |
4643 | "encoder active on the wrong pipe\n"); | |
4644 | } | |
79e53945 JB |
4645 | } |
4646 | ||
5ab432ef DV |
4647 | /* Even simpler default implementation, if there's really no special case to |
4648 | * consider. */ | |
4649 | void intel_connector_dpms(struct drm_connector *connector, int mode) | |
79e53945 | 4650 | { |
5ab432ef DV |
4651 | /* All the simple cases only support two dpms states. */ |
4652 | if (mode != DRM_MODE_DPMS_ON) | |
4653 | mode = DRM_MODE_DPMS_OFF; | |
d4270e57 | 4654 | |
5ab432ef DV |
4655 | if (mode == connector->dpms) |
4656 | return; | |
4657 | ||
4658 | connector->dpms = mode; | |
4659 | ||
4660 | /* Only need to change hw state when actually enabled */ | |
c9976dcf CW |
4661 | if (connector->encoder) |
4662 | intel_encoder_dpms(to_intel_encoder(connector->encoder), mode); | |
0a91ca29 | 4663 | |
b980514c | 4664 | intel_modeset_check_state(connector->dev); |
79e53945 JB |
4665 | } |
4666 | ||
f0947c37 DV |
4667 | /* Simple connector->get_hw_state implementation for encoders that support only |
4668 | * one connector and no cloning and hence the encoder state determines the state | |
4669 | * of the connector. */ | |
4670 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 4671 | { |
24929352 | 4672 | enum pipe pipe = 0; |
f0947c37 | 4673 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 4674 | |
f0947c37 | 4675 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
4676 | } |
4677 | ||
1857e1da DV |
4678 | static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
4679 | struct intel_crtc_config *pipe_config) | |
4680 | { | |
4681 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4682 | struct intel_crtc *pipe_B_crtc = | |
4683 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
4684 | ||
4685 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", | |
4686 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4687 | if (pipe_config->fdi_lanes > 4) { | |
4688 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
4689 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4690 | return false; | |
4691 | } | |
4692 | ||
bafb6553 | 4693 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
4694 | if (pipe_config->fdi_lanes > 2) { |
4695 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
4696 | pipe_config->fdi_lanes); | |
4697 | return false; | |
4698 | } else { | |
4699 | return true; | |
4700 | } | |
4701 | } | |
4702 | ||
4703 | if (INTEL_INFO(dev)->num_pipes == 2) | |
4704 | return true; | |
4705 | ||
4706 | /* Ivybridge 3 pipe is really complicated */ | |
4707 | switch (pipe) { | |
4708 | case PIPE_A: | |
4709 | return true; | |
4710 | case PIPE_B: | |
4711 | if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled && | |
4712 | pipe_config->fdi_lanes > 2) { | |
4713 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
4714 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4715 | return false; | |
4716 | } | |
4717 | return true; | |
4718 | case PIPE_C: | |
1e833f40 | 4719 | if (!pipe_has_enabled_pch(pipe_B_crtc) || |
1857e1da DV |
4720 | pipe_B_crtc->config.fdi_lanes <= 2) { |
4721 | if (pipe_config->fdi_lanes > 2) { | |
4722 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
4723 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4724 | return false; | |
4725 | } | |
4726 | } else { | |
4727 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); | |
4728 | return false; | |
4729 | } | |
4730 | return true; | |
4731 | default: | |
4732 | BUG(); | |
4733 | } | |
4734 | } | |
4735 | ||
e29c22c0 DV |
4736 | #define RETRY 1 |
4737 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
4738 | struct intel_crtc_config *pipe_config) | |
877d48d5 | 4739 | { |
1857e1da | 4740 | struct drm_device *dev = intel_crtc->base.dev; |
877d48d5 | 4741 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; |
ff9a6750 | 4742 | int lane, link_bw, fdi_dotclock; |
e29c22c0 | 4743 | bool setup_ok, needs_recompute = false; |
877d48d5 | 4744 | |
e29c22c0 | 4745 | retry: |
877d48d5 DV |
4746 | /* FDI is a binary signal running at ~2.7GHz, encoding |
4747 | * each output octet as 10 bits. The actual frequency | |
4748 | * is stored as a divider into a 100MHz clock, and the | |
4749 | * mode pixel clock is stored in units of 1KHz. | |
4750 | * Hence the bw of each lane in terms of the mode signal | |
4751 | * is: | |
4752 | */ | |
4753 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
4754 | ||
241bfc38 | 4755 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 4756 | |
2bd89a07 | 4757 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
4758 | pipe_config->pipe_bpp); |
4759 | ||
4760 | pipe_config->fdi_lanes = lane; | |
4761 | ||
2bd89a07 | 4762 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 4763 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 4764 | |
e29c22c0 DV |
4765 | setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev, |
4766 | intel_crtc->pipe, pipe_config); | |
4767 | if (!setup_ok && pipe_config->pipe_bpp > 6*3) { | |
4768 | pipe_config->pipe_bpp -= 2*3; | |
4769 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
4770 | pipe_config->pipe_bpp); | |
4771 | needs_recompute = true; | |
4772 | pipe_config->bw_constrained = true; | |
4773 | ||
4774 | goto retry; | |
4775 | } | |
4776 | ||
4777 | if (needs_recompute) | |
4778 | return RETRY; | |
4779 | ||
4780 | return setup_ok ? 0 : -EINVAL; | |
877d48d5 DV |
4781 | } |
4782 | ||
42db64ef PZ |
4783 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
4784 | struct intel_crtc_config *pipe_config) | |
4785 | { | |
d330a953 | 4786 | pipe_config->ips_enabled = i915.enable_ips && |
3c4ca58c | 4787 | hsw_crtc_supports_ips(crtc) && |
b6dfdc9b | 4788 | pipe_config->pipe_bpp <= 24; |
42db64ef PZ |
4789 | } |
4790 | ||
a43f6e0f | 4791 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
e29c22c0 | 4792 | struct intel_crtc_config *pipe_config) |
79e53945 | 4793 | { |
a43f6e0f | 4794 | struct drm_device *dev = crtc->base.dev; |
b8cecdf5 | 4795 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; |
89749350 | 4796 | |
ad3a4479 | 4797 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 VS |
4798 | if (INTEL_INFO(dev)->gen < 4) { |
4799 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4800 | int clock_limit = | |
4801 | dev_priv->display.get_display_clock_speed(dev); | |
4802 | ||
4803 | /* | |
4804 | * Enable pixel doubling when the dot clock | |
4805 | * is > 90% of the (display) core speed. | |
4806 | * | |
b397c96b VS |
4807 | * GDG double wide on either pipe, |
4808 | * otherwise pipe A only. | |
cf532bb2 | 4809 | */ |
b397c96b | 4810 | if ((crtc->pipe == PIPE_A || IS_I915G(dev)) && |
241bfc38 | 4811 | adjusted_mode->crtc_clock > clock_limit * 9 / 10) { |
ad3a4479 | 4812 | clock_limit *= 2; |
cf532bb2 | 4813 | pipe_config->double_wide = true; |
ad3a4479 VS |
4814 | } |
4815 | ||
241bfc38 | 4816 | if (adjusted_mode->crtc_clock > clock_limit * 9 / 10) |
e29c22c0 | 4817 | return -EINVAL; |
2c07245f | 4818 | } |
89749350 | 4819 | |
1d1d0e27 VS |
4820 | /* |
4821 | * Pipe horizontal size must be even in: | |
4822 | * - DVO ganged mode | |
4823 | * - LVDS dual channel mode | |
4824 | * - Double wide pipe | |
4825 | */ | |
4826 | if ((intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && | |
4827 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) | |
4828 | pipe_config->pipe_src_w &= ~1; | |
4829 | ||
8693a824 DL |
4830 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
4831 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
4832 | */ |
4833 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
4834 | adjusted_mode->hsync_start == adjusted_mode->hdisplay) | |
e29c22c0 | 4835 | return -EINVAL; |
44f46b42 | 4836 | |
bd080ee5 | 4837 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) { |
5d2d38dd | 4838 | pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */ |
bd080ee5 | 4839 | } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) { |
5d2d38dd DV |
4840 | /* only a 8bpc pipe, with 6bpc dither through the panel fitter |
4841 | * for lvds. */ | |
4842 | pipe_config->pipe_bpp = 8*3; | |
4843 | } | |
4844 | ||
f5adf94e | 4845 | if (HAS_IPS(dev)) |
a43f6e0f DV |
4846 | hsw_compute_ips_config(crtc, pipe_config); |
4847 | ||
4848 | /* XXX: PCH clock sharing is done in ->mode_set, so make sure the old | |
4849 | * clock survives for now. */ | |
4850 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
4851 | pipe_config->shared_dpll = crtc->config.shared_dpll; | |
42db64ef | 4852 | |
877d48d5 | 4853 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 4854 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 4855 | |
e29c22c0 | 4856 | return 0; |
79e53945 JB |
4857 | } |
4858 | ||
25eb05fc JB |
4859 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
4860 | { | |
4861 | return 400000; /* FIXME */ | |
4862 | } | |
4863 | ||
e70236a8 JB |
4864 | static int i945_get_display_clock_speed(struct drm_device *dev) |
4865 | { | |
4866 | return 400000; | |
4867 | } | |
79e53945 | 4868 | |
e70236a8 | 4869 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 4870 | { |
e70236a8 JB |
4871 | return 333000; |
4872 | } | |
79e53945 | 4873 | |
e70236a8 JB |
4874 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
4875 | { | |
4876 | return 200000; | |
4877 | } | |
79e53945 | 4878 | |
257a7ffc DV |
4879 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
4880 | { | |
4881 | u16 gcfgc = 0; | |
4882 | ||
4883 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
4884 | ||
4885 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
4886 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
4887 | return 267000; | |
4888 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: | |
4889 | return 333000; | |
4890 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: | |
4891 | return 444000; | |
4892 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: | |
4893 | return 200000; | |
4894 | default: | |
4895 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
4896 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
4897 | return 133000; | |
4898 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: | |
4899 | return 167000; | |
4900 | } | |
4901 | } | |
4902 | ||
e70236a8 JB |
4903 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
4904 | { | |
4905 | u16 gcfgc = 0; | |
79e53945 | 4906 | |
e70236a8 JB |
4907 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
4908 | ||
4909 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
4910 | return 133000; | |
4911 | else { | |
4912 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
4913 | case GC_DISPLAY_CLOCK_333_MHZ: | |
4914 | return 333000; | |
4915 | default: | |
4916 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
4917 | return 190000; | |
79e53945 | 4918 | } |
e70236a8 JB |
4919 | } |
4920 | } | |
4921 | ||
4922 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
4923 | { | |
4924 | return 266000; | |
4925 | } | |
4926 | ||
4927 | static int i855_get_display_clock_speed(struct drm_device *dev) | |
4928 | { | |
4929 | u16 hpllcc = 0; | |
4930 | /* Assume that the hardware is in the high speed state. This | |
4931 | * should be the default. | |
4932 | */ | |
4933 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
4934 | case GC_CLOCK_133_200: | |
4935 | case GC_CLOCK_100_200: | |
4936 | return 200000; | |
4937 | case GC_CLOCK_166_250: | |
4938 | return 250000; | |
4939 | case GC_CLOCK_100_133: | |
79e53945 | 4940 | return 133000; |
e70236a8 | 4941 | } |
79e53945 | 4942 | |
e70236a8 JB |
4943 | /* Shouldn't happen */ |
4944 | return 0; | |
4945 | } | |
79e53945 | 4946 | |
e70236a8 JB |
4947 | static int i830_get_display_clock_speed(struct drm_device *dev) |
4948 | { | |
4949 | return 133000; | |
79e53945 JB |
4950 | } |
4951 | ||
2c07245f | 4952 | static void |
a65851af | 4953 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 4954 | { |
a65851af VS |
4955 | while (*num > DATA_LINK_M_N_MASK || |
4956 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
4957 | *num >>= 1; |
4958 | *den >>= 1; | |
4959 | } | |
4960 | } | |
4961 | ||
a65851af VS |
4962 | static void compute_m_n(unsigned int m, unsigned int n, |
4963 | uint32_t *ret_m, uint32_t *ret_n) | |
4964 | { | |
4965 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
4966 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
4967 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
4968 | } | |
4969 | ||
e69d0bc1 DV |
4970 | void |
4971 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
4972 | int pixel_clock, int link_clock, | |
4973 | struct intel_link_m_n *m_n) | |
2c07245f | 4974 | { |
e69d0bc1 | 4975 | m_n->tu = 64; |
a65851af VS |
4976 | |
4977 | compute_m_n(bits_per_pixel * pixel_clock, | |
4978 | link_clock * nlanes * 8, | |
4979 | &m_n->gmch_m, &m_n->gmch_n); | |
4980 | ||
4981 | compute_m_n(pixel_clock, link_clock, | |
4982 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
4983 | } |
4984 | ||
a7615030 CW |
4985 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
4986 | { | |
d330a953 JN |
4987 | if (i915.panel_use_ssc >= 0) |
4988 | return i915.panel_use_ssc != 0; | |
41aa3448 | 4989 | return dev_priv->vbt.lvds_use_ssc |
435793df | 4990 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
4991 | } |
4992 | ||
c65d77d8 JB |
4993 | static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors) |
4994 | { | |
4995 | struct drm_device *dev = crtc->dev; | |
4996 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4997 | int refclk; | |
4998 | ||
a0c4da24 | 4999 | if (IS_VALLEYVIEW(dev)) { |
9a0ea498 | 5000 | refclk = 100000; |
a0c4da24 | 5001 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && |
c65d77d8 | 5002 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { |
e91e941b VS |
5003 | refclk = dev_priv->vbt.lvds_ssc_freq; |
5004 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
c65d77d8 JB |
5005 | } else if (!IS_GEN2(dev)) { |
5006 | refclk = 96000; | |
5007 | } else { | |
5008 | refclk = 48000; | |
5009 | } | |
5010 | ||
5011 | return refclk; | |
5012 | } | |
5013 | ||
7429e9d4 | 5014 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 5015 | { |
7df00d7a | 5016 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 5017 | } |
f47709a9 | 5018 | |
7429e9d4 DV |
5019 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
5020 | { | |
5021 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
5022 | } |
5023 | ||
f47709a9 | 5024 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
a7516a05 JB |
5025 | intel_clock_t *reduced_clock) |
5026 | { | |
f47709a9 | 5027 | struct drm_device *dev = crtc->base.dev; |
a7516a05 | 5028 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 5029 | int pipe = crtc->pipe; |
a7516a05 JB |
5030 | u32 fp, fp2 = 0; |
5031 | ||
5032 | if (IS_PINEVIEW(dev)) { | |
7429e9d4 | 5033 | fp = pnv_dpll_compute_fp(&crtc->config.dpll); |
a7516a05 | 5034 | if (reduced_clock) |
7429e9d4 | 5035 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 5036 | } else { |
7429e9d4 | 5037 | fp = i9xx_dpll_compute_fp(&crtc->config.dpll); |
a7516a05 | 5038 | if (reduced_clock) |
7429e9d4 | 5039 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
5040 | } |
5041 | ||
5042 | I915_WRITE(FP0(pipe), fp); | |
8bcc2795 | 5043 | crtc->config.dpll_hw_state.fp0 = fp; |
a7516a05 | 5044 | |
f47709a9 DV |
5045 | crtc->lowfreq_avail = false; |
5046 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && | |
d330a953 | 5047 | reduced_clock && i915.powersave) { |
a7516a05 | 5048 | I915_WRITE(FP1(pipe), fp2); |
8bcc2795 | 5049 | crtc->config.dpll_hw_state.fp1 = fp2; |
f47709a9 | 5050 | crtc->lowfreq_avail = true; |
a7516a05 JB |
5051 | } else { |
5052 | I915_WRITE(FP1(pipe), fp); | |
8bcc2795 | 5053 | crtc->config.dpll_hw_state.fp1 = fp; |
a7516a05 JB |
5054 | } |
5055 | } | |
5056 | ||
5e69f97f CML |
5057 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
5058 | pipe) | |
89b667f8 JB |
5059 | { |
5060 | u32 reg_val; | |
5061 | ||
5062 | /* | |
5063 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
5064 | * and set it to a reasonable value instead. | |
5065 | */ | |
ab3c759a | 5066 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
5067 | reg_val &= 0xffffff00; |
5068 | reg_val |= 0x00000030; | |
ab3c759a | 5069 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 5070 | |
ab3c759a | 5071 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
5072 | reg_val &= 0x8cffffff; |
5073 | reg_val = 0x8c000000; | |
ab3c759a | 5074 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 5075 | |
ab3c759a | 5076 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 5077 | reg_val &= 0xffffff00; |
ab3c759a | 5078 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 5079 | |
ab3c759a | 5080 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
5081 | reg_val &= 0x00ffffff; |
5082 | reg_val |= 0xb0000000; | |
ab3c759a | 5083 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
5084 | } |
5085 | ||
b551842d DV |
5086 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
5087 | struct intel_link_m_n *m_n) | |
5088 | { | |
5089 | struct drm_device *dev = crtc->base.dev; | |
5090 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5091 | int pipe = crtc->pipe; | |
5092 | ||
e3b95f1e DV |
5093 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
5094 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
5095 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
5096 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
5097 | } |
5098 | ||
5099 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
5100 | struct intel_link_m_n *m_n) | |
5101 | { | |
5102 | struct drm_device *dev = crtc->base.dev; | |
5103 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5104 | int pipe = crtc->pipe; | |
5105 | enum transcoder transcoder = crtc->config.cpu_transcoder; | |
5106 | ||
5107 | if (INTEL_INFO(dev)->gen >= 5) { | |
5108 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
5109 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
5110 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
5111 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
5112 | } else { | |
e3b95f1e DV |
5113 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
5114 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
5115 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
5116 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
5117 | } |
5118 | } | |
5119 | ||
03afc4a2 DV |
5120 | static void intel_dp_set_m_n(struct intel_crtc *crtc) |
5121 | { | |
5122 | if (crtc->config.has_pch_encoder) | |
5123 | intel_pch_transcoder_set_m_n(crtc, &crtc->config.dp_m_n); | |
5124 | else | |
5125 | intel_cpu_transcoder_set_m_n(crtc, &crtc->config.dp_m_n); | |
5126 | } | |
5127 | ||
f47709a9 | 5128 | static void vlv_update_pll(struct intel_crtc *crtc) |
a0c4da24 | 5129 | { |
f47709a9 | 5130 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 5131 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 5132 | int pipe = crtc->pipe; |
89b667f8 | 5133 | u32 dpll, mdiv; |
a0c4da24 | 5134 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
198a037f | 5135 | u32 coreclk, reg_val, dpll_md; |
a0c4da24 | 5136 | |
09153000 DV |
5137 | mutex_lock(&dev_priv->dpio_lock); |
5138 | ||
f47709a9 DV |
5139 | bestn = crtc->config.dpll.n; |
5140 | bestm1 = crtc->config.dpll.m1; | |
5141 | bestm2 = crtc->config.dpll.m2; | |
5142 | bestp1 = crtc->config.dpll.p1; | |
5143 | bestp2 = crtc->config.dpll.p2; | |
a0c4da24 | 5144 | |
89b667f8 JB |
5145 | /* See eDP HDMI DPIO driver vbios notes doc */ |
5146 | ||
5147 | /* PLL B needs special handling */ | |
5148 | if (pipe) | |
5e69f97f | 5149 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
5150 | |
5151 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 5152 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
5153 | |
5154 | /* Disable target IRef on PLL */ | |
ab3c759a | 5155 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 5156 | reg_val &= 0x00ffffff; |
ab3c759a | 5157 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
5158 | |
5159 | /* Disable fast lock */ | |
ab3c759a | 5160 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
5161 | |
5162 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
5163 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
5164 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
5165 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 5166 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
5167 | |
5168 | /* | |
5169 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
5170 | * but we don't support that). | |
5171 | * Note: don't use the DAC post divider as it seems unstable. | |
5172 | */ | |
5173 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 5174 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 5175 | |
a0c4da24 | 5176 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 5177 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 5178 | |
89b667f8 | 5179 | /* Set HBR and RBR LPF coefficients */ |
ff9a6750 | 5180 | if (crtc->config.port_clock == 162000 || |
99750bd4 | 5181 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_ANALOG) || |
89b667f8 | 5182 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI)) |
ab3c759a | 5183 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 5184 | 0x009f0003); |
89b667f8 | 5185 | else |
ab3c759a | 5186 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
5187 | 0x00d0000f); |
5188 | ||
5189 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP) || | |
5190 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) { | |
5191 | /* Use SSC source */ | |
5192 | if (!pipe) | |
ab3c759a | 5193 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5194 | 0x0df40000); |
5195 | else | |
ab3c759a | 5196 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5197 | 0x0df70000); |
5198 | } else { /* HDMI or VGA */ | |
5199 | /* Use bend source */ | |
5200 | if (!pipe) | |
ab3c759a | 5201 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5202 | 0x0df70000); |
5203 | else | |
ab3c759a | 5204 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5205 | 0x0df40000); |
5206 | } | |
a0c4da24 | 5207 | |
ab3c759a | 5208 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 JB |
5209 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
5210 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT) || | |
5211 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP)) | |
5212 | coreclk |= 0x01000000; | |
ab3c759a | 5213 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 5214 | |
ab3c759a | 5215 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a0c4da24 | 5216 | |
e5cbfbfb ID |
5217 | /* |
5218 | * Enable DPIO clock input. We should never disable the reference | |
5219 | * clock for pipe B, since VGA hotplug / manual detection depends | |
5220 | * on it. | |
5221 | */ | |
89b667f8 JB |
5222 | dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV | |
5223 | DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV; | |
f6071166 JB |
5224 | /* We should never disable this, set it here for state tracking */ |
5225 | if (pipe == PIPE_B) | |
89b667f8 | 5226 | dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; |
a0c4da24 | 5227 | dpll |= DPLL_VCO_ENABLE; |
8bcc2795 DV |
5228 | crtc->config.dpll_hw_state.dpll = dpll; |
5229 | ||
ef1b460d DV |
5230 | dpll_md = (crtc->config.pixel_multiplier - 1) |
5231 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
8bcc2795 DV |
5232 | crtc->config.dpll_hw_state.dpll_md = dpll_md; |
5233 | ||
89b667f8 JB |
5234 | if (crtc->config.has_dp_encoder) |
5235 | intel_dp_set_m_n(crtc); | |
09153000 DV |
5236 | |
5237 | mutex_unlock(&dev_priv->dpio_lock); | |
a0c4da24 JB |
5238 | } |
5239 | ||
f47709a9 DV |
5240 | static void i9xx_update_pll(struct intel_crtc *crtc, |
5241 | intel_clock_t *reduced_clock, | |
eb1cbe48 DV |
5242 | int num_connectors) |
5243 | { | |
f47709a9 | 5244 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 5245 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
5246 | u32 dpll; |
5247 | bool is_sdvo; | |
f47709a9 | 5248 | struct dpll *clock = &crtc->config.dpll; |
eb1cbe48 | 5249 | |
f47709a9 | 5250 | i9xx_update_pll_dividers(crtc, reduced_clock); |
2a8f64ca | 5251 | |
f47709a9 DV |
5252 | is_sdvo = intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_SDVO) || |
5253 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
5254 | |
5255 | dpll = DPLL_VGA_MODE_DIS; | |
5256 | ||
f47709a9 | 5257 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
5258 | dpll |= DPLLB_MODE_LVDS; |
5259 | else | |
5260 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 5261 | |
ef1b460d | 5262 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
198a037f DV |
5263 | dpll |= (crtc->config.pixel_multiplier - 1) |
5264 | << SDVO_MULTIPLIER_SHIFT_HIRES; | |
eb1cbe48 | 5265 | } |
198a037f DV |
5266 | |
5267 | if (is_sdvo) | |
4a33e48d | 5268 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 5269 | |
f47709a9 | 5270 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) |
4a33e48d | 5271 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
5272 | |
5273 | /* compute bitmask from p1 value */ | |
5274 | if (IS_PINEVIEW(dev)) | |
5275 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
5276 | else { | |
5277 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
5278 | if (IS_G4X(dev) && reduced_clock) | |
5279 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
5280 | } | |
5281 | switch (clock->p2) { | |
5282 | case 5: | |
5283 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
5284 | break; | |
5285 | case 7: | |
5286 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
5287 | break; | |
5288 | case 10: | |
5289 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
5290 | break; | |
5291 | case 14: | |
5292 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
5293 | break; | |
5294 | } | |
5295 | if (INTEL_INFO(dev)->gen >= 4) | |
5296 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
5297 | ||
09ede541 | 5298 | if (crtc->config.sdvo_tv_clock) |
eb1cbe48 | 5299 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
f47709a9 | 5300 | else if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
5301 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
5302 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
5303 | else | |
5304 | dpll |= PLL_REF_INPUT_DREFCLK; | |
5305 | ||
5306 | dpll |= DPLL_VCO_ENABLE; | |
8bcc2795 DV |
5307 | crtc->config.dpll_hw_state.dpll = dpll; |
5308 | ||
eb1cbe48 | 5309 | if (INTEL_INFO(dev)->gen >= 4) { |
ef1b460d DV |
5310 | u32 dpll_md = (crtc->config.pixel_multiplier - 1) |
5311 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
8bcc2795 | 5312 | crtc->config.dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 | 5313 | } |
66e3d5c0 DV |
5314 | |
5315 | if (crtc->config.has_dp_encoder) | |
5316 | intel_dp_set_m_n(crtc); | |
eb1cbe48 DV |
5317 | } |
5318 | ||
f47709a9 | 5319 | static void i8xx_update_pll(struct intel_crtc *crtc, |
f47709a9 | 5320 | intel_clock_t *reduced_clock, |
eb1cbe48 DV |
5321 | int num_connectors) |
5322 | { | |
f47709a9 | 5323 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 5324 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 5325 | u32 dpll; |
f47709a9 | 5326 | struct dpll *clock = &crtc->config.dpll; |
eb1cbe48 | 5327 | |
f47709a9 | 5328 | i9xx_update_pll_dividers(crtc, reduced_clock); |
2a8f64ca | 5329 | |
eb1cbe48 DV |
5330 | dpll = DPLL_VGA_MODE_DIS; |
5331 | ||
f47709a9 | 5332 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
5333 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
5334 | } else { | |
5335 | if (clock->p1 == 2) | |
5336 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
5337 | else | |
5338 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
5339 | if (clock->p2 == 4) | |
5340 | dpll |= PLL_P2_DIVIDE_BY_4; | |
5341 | } | |
5342 | ||
4a33e48d DV |
5343 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DVO)) |
5344 | dpll |= DPLL_DVO_2X_MODE; | |
5345 | ||
f47709a9 | 5346 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
5347 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
5348 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
5349 | else | |
5350 | dpll |= PLL_REF_INPUT_DREFCLK; | |
5351 | ||
5352 | dpll |= DPLL_VCO_ENABLE; | |
8bcc2795 | 5353 | crtc->config.dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
5354 | } |
5355 | ||
8a654f3b | 5356 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
5357 | { |
5358 | struct drm_device *dev = intel_crtc->base.dev; | |
5359 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5360 | enum pipe pipe = intel_crtc->pipe; | |
3b117c8f | 5361 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
8a654f3b DV |
5362 | struct drm_display_mode *adjusted_mode = |
5363 | &intel_crtc->config.adjusted_mode; | |
4d8a62ea DV |
5364 | uint32_t vsyncshift, crtc_vtotal, crtc_vblank_end; |
5365 | ||
5366 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
5367 | * the hw state checker will get angry at the mismatch. */ | |
5368 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
5369 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c PZ |
5370 | |
5371 | if (!IS_GEN2(dev) && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { | |
5372 | /* the chip adds 2 halflines automatically */ | |
4d8a62ea DV |
5373 | crtc_vtotal -= 1; |
5374 | crtc_vblank_end -= 1; | |
b0e77b9c PZ |
5375 | vsyncshift = adjusted_mode->crtc_hsync_start |
5376 | - adjusted_mode->crtc_htotal / 2; | |
5377 | } else { | |
5378 | vsyncshift = 0; | |
5379 | } | |
5380 | ||
5381 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 5382 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 5383 | |
fe2b8f9d | 5384 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
5385 | (adjusted_mode->crtc_hdisplay - 1) | |
5386 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 5387 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
5388 | (adjusted_mode->crtc_hblank_start - 1) | |
5389 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 5390 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
5391 | (adjusted_mode->crtc_hsync_start - 1) | |
5392 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
5393 | ||
fe2b8f9d | 5394 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 5395 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 5396 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 5397 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 5398 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 5399 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 5400 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
5401 | (adjusted_mode->crtc_vsync_start - 1) | |
5402 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
5403 | ||
b5e508d4 PZ |
5404 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
5405 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
5406 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
5407 | * bits. */ | |
5408 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
5409 | (pipe == PIPE_B || pipe == PIPE_C)) | |
5410 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
5411 | ||
b0e77b9c PZ |
5412 | /* pipesrc controls the size that is scaled from, which should |
5413 | * always be the user's requested size. | |
5414 | */ | |
5415 | I915_WRITE(PIPESRC(pipe), | |
37327abd VS |
5416 | ((intel_crtc->config.pipe_src_w - 1) << 16) | |
5417 | (intel_crtc->config.pipe_src_h - 1)); | |
b0e77b9c PZ |
5418 | } |
5419 | ||
1bd1bd80 DV |
5420 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5421 | struct intel_crtc_config *pipe_config) | |
5422 | { | |
5423 | struct drm_device *dev = crtc->base.dev; | |
5424 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5425 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
5426 | uint32_t tmp; | |
5427 | ||
5428 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
5429 | pipe_config->adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; | |
5430 | pipe_config->adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
5431 | tmp = I915_READ(HBLANK(cpu_transcoder)); | |
5432 | pipe_config->adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; | |
5433 | pipe_config->adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
5434 | tmp = I915_READ(HSYNC(cpu_transcoder)); | |
5435 | pipe_config->adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; | |
5436 | pipe_config->adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
5437 | ||
5438 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
5439 | pipe_config->adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; | |
5440 | pipe_config->adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
5441 | tmp = I915_READ(VBLANK(cpu_transcoder)); | |
5442 | pipe_config->adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; | |
5443 | pipe_config->adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
5444 | tmp = I915_READ(VSYNC(cpu_transcoder)); | |
5445 | pipe_config->adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; | |
5446 | pipe_config->adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
5447 | ||
5448 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
5449 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; | |
5450 | pipe_config->adjusted_mode.crtc_vtotal += 1; | |
5451 | pipe_config->adjusted_mode.crtc_vblank_end += 1; | |
5452 | } | |
5453 | ||
5454 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
5455 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
5456 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
5457 | ||
5458 | pipe_config->requested_mode.vdisplay = pipe_config->pipe_src_h; | |
5459 | pipe_config->requested_mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
5460 | } |
5461 | ||
f6a83288 DV |
5462 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5463 | struct intel_crtc_config *pipe_config) | |
babea61d | 5464 | { |
f6a83288 DV |
5465 | mode->hdisplay = pipe_config->adjusted_mode.crtc_hdisplay; |
5466 | mode->htotal = pipe_config->adjusted_mode.crtc_htotal; | |
5467 | mode->hsync_start = pipe_config->adjusted_mode.crtc_hsync_start; | |
5468 | mode->hsync_end = pipe_config->adjusted_mode.crtc_hsync_end; | |
babea61d | 5469 | |
f6a83288 DV |
5470 | mode->vdisplay = pipe_config->adjusted_mode.crtc_vdisplay; |
5471 | mode->vtotal = pipe_config->adjusted_mode.crtc_vtotal; | |
5472 | mode->vsync_start = pipe_config->adjusted_mode.crtc_vsync_start; | |
5473 | mode->vsync_end = pipe_config->adjusted_mode.crtc_vsync_end; | |
babea61d | 5474 | |
f6a83288 | 5475 | mode->flags = pipe_config->adjusted_mode.flags; |
babea61d | 5476 | |
f6a83288 DV |
5477 | mode->clock = pipe_config->adjusted_mode.crtc_clock; |
5478 | mode->flags |= pipe_config->adjusted_mode.flags; | |
babea61d JB |
5479 | } |
5480 | ||
84b046f3 DV |
5481 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
5482 | { | |
5483 | struct drm_device *dev = intel_crtc->base.dev; | |
5484 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5485 | uint32_t pipeconf; | |
5486 | ||
9f11a9e4 | 5487 | pipeconf = 0; |
84b046f3 | 5488 | |
67c72a12 DV |
5489 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
5490 | I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE) | |
5491 | pipeconf |= PIPECONF_ENABLE; | |
5492 | ||
cf532bb2 VS |
5493 | if (intel_crtc->config.double_wide) |
5494 | pipeconf |= PIPECONF_DOUBLE_WIDE; | |
84b046f3 | 5495 | |
ff9ce46e DV |
5496 | /* only g4x and later have fancy bpc/dither controls */ |
5497 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { | |
ff9ce46e DV |
5498 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
5499 | if (intel_crtc->config.dither && intel_crtc->config.pipe_bpp != 30) | |
5500 | pipeconf |= PIPECONF_DITHER_EN | | |
84b046f3 | 5501 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 5502 | |
ff9ce46e DV |
5503 | switch (intel_crtc->config.pipe_bpp) { |
5504 | case 18: | |
5505 | pipeconf |= PIPECONF_6BPC; | |
5506 | break; | |
5507 | case 24: | |
5508 | pipeconf |= PIPECONF_8BPC; | |
5509 | break; | |
5510 | case 30: | |
5511 | pipeconf |= PIPECONF_10BPC; | |
5512 | break; | |
5513 | default: | |
5514 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
5515 | BUG(); | |
84b046f3 DV |
5516 | } |
5517 | } | |
5518 | ||
5519 | if (HAS_PIPE_CXSR(dev)) { | |
5520 | if (intel_crtc->lowfreq_avail) { | |
5521 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
5522 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
5523 | } else { | |
5524 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
5525 | } |
5526 | } | |
5527 | ||
84b046f3 DV |
5528 | if (!IS_GEN2(dev) && |
5529 | intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) | |
5530 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; | |
5531 | else | |
5532 | pipeconf |= PIPECONF_PROGRESSIVE; | |
5533 | ||
9f11a9e4 DV |
5534 | if (IS_VALLEYVIEW(dev) && intel_crtc->config.limited_color_range) |
5535 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; | |
9c8e09b7 | 5536 | |
84b046f3 DV |
5537 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
5538 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
5539 | } | |
5540 | ||
f564048e | 5541 | static int i9xx_crtc_mode_set(struct drm_crtc *crtc, |
f564048e | 5542 | int x, int y, |
94352cf9 | 5543 | struct drm_framebuffer *fb) |
79e53945 JB |
5544 | { |
5545 | struct drm_device *dev = crtc->dev; | |
5546 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5547 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5548 | int pipe = intel_crtc->pipe; | |
80824003 | 5549 | int plane = intel_crtc->plane; |
c751ce4f | 5550 | int refclk, num_connectors = 0; |
652c393a | 5551 | intel_clock_t clock, reduced_clock; |
84b046f3 | 5552 | u32 dspcntr; |
a16af721 | 5553 | bool ok, has_reduced_clock = false; |
e9fd1c02 | 5554 | bool is_lvds = false, is_dsi = false; |
5eddb70b | 5555 | struct intel_encoder *encoder; |
d4906093 | 5556 | const intel_limit_t *limit; |
5c3b82e2 | 5557 | int ret; |
79e53945 | 5558 | |
6c2b7c12 | 5559 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
5eddb70b | 5560 | switch (encoder->type) { |
79e53945 JB |
5561 | case INTEL_OUTPUT_LVDS: |
5562 | is_lvds = true; | |
5563 | break; | |
e9fd1c02 JN |
5564 | case INTEL_OUTPUT_DSI: |
5565 | is_dsi = true; | |
5566 | break; | |
79e53945 | 5567 | } |
43565a06 | 5568 | |
c751ce4f | 5569 | num_connectors++; |
79e53945 JB |
5570 | } |
5571 | ||
f2335330 JN |
5572 | if (is_dsi) |
5573 | goto skip_dpll; | |
5574 | ||
5575 | if (!intel_crtc->config.clock_set) { | |
5576 | refclk = i9xx_get_refclk(crtc, num_connectors); | |
79e53945 | 5577 | |
e9fd1c02 JN |
5578 | /* |
5579 | * Returns a set of divisors for the desired target clock with | |
5580 | * the given refclk, or FALSE. The returned values represent | |
5581 | * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + | |
5582 | * 2) / p1 / p2. | |
5583 | */ | |
5584 | limit = intel_limit(crtc, refclk); | |
5585 | ok = dev_priv->display.find_dpll(limit, crtc, | |
5586 | intel_crtc->config.port_clock, | |
5587 | refclk, NULL, &clock); | |
f2335330 | 5588 | if (!ok) { |
e9fd1c02 JN |
5589 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
5590 | return -EINVAL; | |
5591 | } | |
79e53945 | 5592 | |
f2335330 JN |
5593 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
5594 | /* | |
5595 | * Ensure we match the reduced clock's P to the target | |
5596 | * clock. If the clocks don't match, we can't switch | |
5597 | * the display clock by using the FP0/FP1. In such case | |
5598 | * we will disable the LVDS downclock feature. | |
5599 | */ | |
5600 | has_reduced_clock = | |
5601 | dev_priv->display.find_dpll(limit, crtc, | |
5602 | dev_priv->lvds_downclock, | |
5603 | refclk, &clock, | |
5604 | &reduced_clock); | |
5605 | } | |
5606 | /* Compat-code for transition, will disappear. */ | |
f47709a9 DV |
5607 | intel_crtc->config.dpll.n = clock.n; |
5608 | intel_crtc->config.dpll.m1 = clock.m1; | |
5609 | intel_crtc->config.dpll.m2 = clock.m2; | |
5610 | intel_crtc->config.dpll.p1 = clock.p1; | |
5611 | intel_crtc->config.dpll.p2 = clock.p2; | |
5612 | } | |
7026d4ac | 5613 | |
e9fd1c02 | 5614 | if (IS_GEN2(dev)) { |
8a654f3b | 5615 | i8xx_update_pll(intel_crtc, |
2a8f64ca VP |
5616 | has_reduced_clock ? &reduced_clock : NULL, |
5617 | num_connectors); | |
e9fd1c02 | 5618 | } else if (IS_VALLEYVIEW(dev)) { |
f2335330 | 5619 | vlv_update_pll(intel_crtc); |
e9fd1c02 | 5620 | } else { |
f47709a9 | 5621 | i9xx_update_pll(intel_crtc, |
eb1cbe48 | 5622 | has_reduced_clock ? &reduced_clock : NULL, |
89b667f8 | 5623 | num_connectors); |
e9fd1c02 | 5624 | } |
79e53945 | 5625 | |
f2335330 | 5626 | skip_dpll: |
79e53945 JB |
5627 | /* Set up the display plane register */ |
5628 | dspcntr = DISPPLANE_GAMMA_ENABLE; | |
5629 | ||
da6ecc5d JB |
5630 | if (!IS_VALLEYVIEW(dev)) { |
5631 | if (pipe == 0) | |
5632 | dspcntr &= ~DISPPLANE_SEL_PIPE_MASK; | |
5633 | else | |
5634 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
5635 | } | |
79e53945 | 5636 | |
8a654f3b | 5637 | intel_set_pipe_timings(intel_crtc); |
5eddb70b CW |
5638 | |
5639 | /* pipesrc and dspsize control the size that is scaled from, | |
5640 | * which should always be the user's requested size. | |
79e53945 | 5641 | */ |
929c77fb | 5642 | I915_WRITE(DSPSIZE(plane), |
37327abd VS |
5643 | ((intel_crtc->config.pipe_src_h - 1) << 16) | |
5644 | (intel_crtc->config.pipe_src_w - 1)); | |
929c77fb | 5645 | I915_WRITE(DSPPOS(plane), 0); |
2c07245f | 5646 | |
84b046f3 DV |
5647 | i9xx_set_pipeconf(intel_crtc); |
5648 | ||
f564048e EA |
5649 | I915_WRITE(DSPCNTR(plane), dspcntr); |
5650 | POSTING_READ(DSPCNTR(plane)); | |
5651 | ||
94352cf9 | 5652 | ret = intel_pipe_set_base(crtc, x, y, fb); |
f564048e | 5653 | |
f564048e EA |
5654 | return ret; |
5655 | } | |
5656 | ||
2fa2fe9a DV |
5657 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5658 | struct intel_crtc_config *pipe_config) | |
5659 | { | |
5660 | struct drm_device *dev = crtc->base.dev; | |
5661 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5662 | uint32_t tmp; | |
5663 | ||
dc9e7dec VS |
5664 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
5665 | return; | |
5666 | ||
2fa2fe9a | 5667 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
5668 | if (!(tmp & PFIT_ENABLE)) |
5669 | return; | |
2fa2fe9a | 5670 | |
06922821 | 5671 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
5672 | if (INTEL_INFO(dev)->gen < 4) { |
5673 | if (crtc->pipe != PIPE_B) | |
5674 | return; | |
2fa2fe9a DV |
5675 | } else { |
5676 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
5677 | return; | |
5678 | } | |
5679 | ||
06922821 | 5680 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a DV |
5681 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
5682 | if (INTEL_INFO(dev)->gen < 5) | |
5683 | pipe_config->gmch_pfit.lvds_border_bits = | |
5684 | I915_READ(LVDS) & LVDS_BORDER_ENABLE; | |
5685 | } | |
5686 | ||
acbec814 JB |
5687 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5688 | struct intel_crtc_config *pipe_config) | |
5689 | { | |
5690 | struct drm_device *dev = crtc->base.dev; | |
5691 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5692 | int pipe = pipe_config->cpu_transcoder; | |
5693 | intel_clock_t clock; | |
5694 | u32 mdiv; | |
662c6ecb | 5695 | int refclk = 100000; |
acbec814 JB |
5696 | |
5697 | mutex_lock(&dev_priv->dpio_lock); | |
ab3c759a | 5698 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
acbec814 JB |
5699 | mutex_unlock(&dev_priv->dpio_lock); |
5700 | ||
5701 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
5702 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
5703 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
5704 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
5705 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
5706 | ||
f646628b | 5707 | vlv_clock(refclk, &clock); |
acbec814 | 5708 | |
f646628b VS |
5709 | /* clock.dot is the fast clock */ |
5710 | pipe_config->port_clock = clock.dot / 5; | |
acbec814 JB |
5711 | } |
5712 | ||
1ad292b5 JB |
5713 | static void i9xx_get_plane_config(struct intel_crtc *crtc, |
5714 | struct intel_plane_config *plane_config) | |
5715 | { | |
5716 | struct drm_device *dev = crtc->base.dev; | |
5717 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5718 | u32 val, base, offset; | |
5719 | int pipe = crtc->pipe, plane = crtc->plane; | |
5720 | int fourcc, pixel_format; | |
5721 | int aligned_height; | |
5722 | ||
484b41dd JB |
5723 | crtc->base.fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL); |
5724 | if (!crtc->base.fb) { | |
1ad292b5 JB |
5725 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
5726 | return; | |
5727 | } | |
5728 | ||
5729 | val = I915_READ(DSPCNTR(plane)); | |
5730 | ||
5731 | if (INTEL_INFO(dev)->gen >= 4) | |
5732 | if (val & DISPPLANE_TILED) | |
5733 | plane_config->tiled = true; | |
5734 | ||
5735 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
5736 | fourcc = intel_format_to_fourcc(pixel_format); | |
484b41dd JB |
5737 | crtc->base.fb->pixel_format = fourcc; |
5738 | crtc->base.fb->bits_per_pixel = | |
1ad292b5 JB |
5739 | drm_format_plane_cpp(fourcc, 0) * 8; |
5740 | ||
5741 | if (INTEL_INFO(dev)->gen >= 4) { | |
5742 | if (plane_config->tiled) | |
5743 | offset = I915_READ(DSPTILEOFF(plane)); | |
5744 | else | |
5745 | offset = I915_READ(DSPLINOFF(plane)); | |
5746 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
5747 | } else { | |
5748 | base = I915_READ(DSPADDR(plane)); | |
5749 | } | |
5750 | plane_config->base = base; | |
5751 | ||
5752 | val = I915_READ(PIPESRC(pipe)); | |
484b41dd JB |
5753 | crtc->base.fb->width = ((val >> 16) & 0xfff) + 1; |
5754 | crtc->base.fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
5755 | |
5756 | val = I915_READ(DSPSTRIDE(pipe)); | |
484b41dd | 5757 | crtc->base.fb->pitches[0] = val & 0xffffff80; |
1ad292b5 | 5758 | |
484b41dd | 5759 | aligned_height = intel_align_height(dev, crtc->base.fb->height, |
1ad292b5 JB |
5760 | plane_config->tiled); |
5761 | ||
484b41dd | 5762 | plane_config->size = ALIGN(crtc->base.fb->pitches[0] * |
1ad292b5 JB |
5763 | aligned_height, PAGE_SIZE); |
5764 | ||
5765 | DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
484b41dd JB |
5766 | pipe, plane, crtc->base.fb->width, |
5767 | crtc->base.fb->height, | |
5768 | crtc->base.fb->bits_per_pixel, base, | |
5769 | crtc->base.fb->pitches[0], | |
1ad292b5 JB |
5770 | plane_config->size); |
5771 | ||
5772 | } | |
5773 | ||
0e8ffe1b DV |
5774 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5775 | struct intel_crtc_config *pipe_config) | |
5776 | { | |
5777 | struct drm_device *dev = crtc->base.dev; | |
5778 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5779 | uint32_t tmp; | |
5780 | ||
b5482bd0 ID |
5781 | if (!intel_display_power_enabled(dev_priv, |
5782 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
5783 | return false; | |
5784 | ||
e143a21c | 5785 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 5786 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 5787 | |
0e8ffe1b DV |
5788 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
5789 | if (!(tmp & PIPECONF_ENABLE)) | |
5790 | return false; | |
5791 | ||
42571aef VS |
5792 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { |
5793 | switch (tmp & PIPECONF_BPC_MASK) { | |
5794 | case PIPECONF_6BPC: | |
5795 | pipe_config->pipe_bpp = 18; | |
5796 | break; | |
5797 | case PIPECONF_8BPC: | |
5798 | pipe_config->pipe_bpp = 24; | |
5799 | break; | |
5800 | case PIPECONF_10BPC: | |
5801 | pipe_config->pipe_bpp = 30; | |
5802 | break; | |
5803 | default: | |
5804 | break; | |
5805 | } | |
5806 | } | |
5807 | ||
282740f7 VS |
5808 | if (INTEL_INFO(dev)->gen < 4) |
5809 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
5810 | ||
1bd1bd80 DV |
5811 | intel_get_pipe_timings(crtc, pipe_config); |
5812 | ||
2fa2fe9a DV |
5813 | i9xx_get_pfit_config(crtc, pipe_config); |
5814 | ||
6c49f241 DV |
5815 | if (INTEL_INFO(dev)->gen >= 4) { |
5816 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
5817 | pipe_config->pixel_multiplier = | |
5818 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
5819 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 5820 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
5821 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
5822 | tmp = I915_READ(DPLL(crtc->pipe)); | |
5823 | pipe_config->pixel_multiplier = | |
5824 | ((tmp & SDVO_MULTIPLIER_MASK) | |
5825 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
5826 | } else { | |
5827 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
5828 | * port and will be fixed up in the encoder->get_config | |
5829 | * function. */ | |
5830 | pipe_config->pixel_multiplier = 1; | |
5831 | } | |
8bcc2795 DV |
5832 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
5833 | if (!IS_VALLEYVIEW(dev)) { | |
5834 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); | |
5835 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
5836 | } else { |
5837 | /* Mask out read-only status bits. */ | |
5838 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
5839 | DPLL_PORTC_READY_MASK | | |
5840 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 5841 | } |
6c49f241 | 5842 | |
acbec814 JB |
5843 | if (IS_VALLEYVIEW(dev)) |
5844 | vlv_crtc_clock_get(crtc, pipe_config); | |
5845 | else | |
5846 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 5847 | |
0e8ffe1b DV |
5848 | return true; |
5849 | } | |
5850 | ||
dde86e2d | 5851 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
5852 | { |
5853 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5854 | struct drm_mode_config *mode_config = &dev->mode_config; | |
13d83a67 | 5855 | struct intel_encoder *encoder; |
74cfd7ac | 5856 | u32 val, final; |
13d83a67 | 5857 | bool has_lvds = false; |
199e5d79 | 5858 | bool has_cpu_edp = false; |
199e5d79 | 5859 | bool has_panel = false; |
99eb6a01 KP |
5860 | bool has_ck505 = false; |
5861 | bool can_ssc = false; | |
13d83a67 JB |
5862 | |
5863 | /* We need to take the global config into account */ | |
199e5d79 KP |
5864 | list_for_each_entry(encoder, &mode_config->encoder_list, |
5865 | base.head) { | |
5866 | switch (encoder->type) { | |
5867 | case INTEL_OUTPUT_LVDS: | |
5868 | has_panel = true; | |
5869 | has_lvds = true; | |
5870 | break; | |
5871 | case INTEL_OUTPUT_EDP: | |
5872 | has_panel = true; | |
2de6905f | 5873 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
5874 | has_cpu_edp = true; |
5875 | break; | |
13d83a67 JB |
5876 | } |
5877 | } | |
5878 | ||
99eb6a01 | 5879 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 5880 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
5881 | can_ssc = has_ck505; |
5882 | } else { | |
5883 | has_ck505 = false; | |
5884 | can_ssc = true; | |
5885 | } | |
5886 | ||
2de6905f ID |
5887 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
5888 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
5889 | |
5890 | /* Ironlake: try to setup display ref clock before DPLL | |
5891 | * enabling. This is only under driver's control after | |
5892 | * PCH B stepping, previous chipset stepping should be | |
5893 | * ignoring this setting. | |
5894 | */ | |
74cfd7ac CW |
5895 | val = I915_READ(PCH_DREF_CONTROL); |
5896 | ||
5897 | /* As we must carefully and slowly disable/enable each source in turn, | |
5898 | * compute the final state we want first and check if we need to | |
5899 | * make any changes at all. | |
5900 | */ | |
5901 | final = val; | |
5902 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
5903 | if (has_ck505) | |
5904 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
5905 | else | |
5906 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
5907 | ||
5908 | final &= ~DREF_SSC_SOURCE_MASK; | |
5909 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
5910 | final &= ~DREF_SSC1_ENABLE; | |
5911 | ||
5912 | if (has_panel) { | |
5913 | final |= DREF_SSC_SOURCE_ENABLE; | |
5914 | ||
5915 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
5916 | final |= DREF_SSC1_ENABLE; | |
5917 | ||
5918 | if (has_cpu_edp) { | |
5919 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
5920 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
5921 | else | |
5922 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
5923 | } else | |
5924 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
5925 | } else { | |
5926 | final |= DREF_SSC_SOURCE_DISABLE; | |
5927 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
5928 | } | |
5929 | ||
5930 | if (final == val) | |
5931 | return; | |
5932 | ||
13d83a67 | 5933 | /* Always enable nonspread source */ |
74cfd7ac | 5934 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 5935 | |
99eb6a01 | 5936 | if (has_ck505) |
74cfd7ac | 5937 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 5938 | else |
74cfd7ac | 5939 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 5940 | |
199e5d79 | 5941 | if (has_panel) { |
74cfd7ac CW |
5942 | val &= ~DREF_SSC_SOURCE_MASK; |
5943 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 5944 | |
199e5d79 | 5945 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 5946 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 5947 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 5948 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 5949 | } else |
74cfd7ac | 5950 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
5951 | |
5952 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 5953 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5954 | POSTING_READ(PCH_DREF_CONTROL); |
5955 | udelay(200); | |
5956 | ||
74cfd7ac | 5957 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
5958 | |
5959 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 5960 | if (has_cpu_edp) { |
99eb6a01 | 5961 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 5962 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 5963 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
199e5d79 | 5964 | } |
13d83a67 | 5965 | else |
74cfd7ac | 5966 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 5967 | } else |
74cfd7ac | 5968 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 5969 | |
74cfd7ac | 5970 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5971 | POSTING_READ(PCH_DREF_CONTROL); |
5972 | udelay(200); | |
5973 | } else { | |
5974 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
5975 | ||
74cfd7ac | 5976 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
5977 | |
5978 | /* Turn off CPU output */ | |
74cfd7ac | 5979 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 5980 | |
74cfd7ac | 5981 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5982 | POSTING_READ(PCH_DREF_CONTROL); |
5983 | udelay(200); | |
5984 | ||
5985 | /* Turn off the SSC source */ | |
74cfd7ac CW |
5986 | val &= ~DREF_SSC_SOURCE_MASK; |
5987 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
5988 | |
5989 | /* Turn off SSC1 */ | |
74cfd7ac | 5990 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 5991 | |
74cfd7ac | 5992 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
5993 | POSTING_READ(PCH_DREF_CONTROL); |
5994 | udelay(200); | |
5995 | } | |
74cfd7ac CW |
5996 | |
5997 | BUG_ON(val != final); | |
13d83a67 JB |
5998 | } |
5999 | ||
f31f2d55 | 6000 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 6001 | { |
f31f2d55 | 6002 | uint32_t tmp; |
dde86e2d | 6003 | |
0ff066a9 PZ |
6004 | tmp = I915_READ(SOUTH_CHICKEN2); |
6005 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
6006 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 6007 | |
0ff066a9 PZ |
6008 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
6009 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
6010 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 6011 | |
0ff066a9 PZ |
6012 | tmp = I915_READ(SOUTH_CHICKEN2); |
6013 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
6014 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 6015 | |
0ff066a9 PZ |
6016 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
6017 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
6018 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
6019 | } |
6020 | ||
6021 | /* WaMPhyProgramming:hsw */ | |
6022 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
6023 | { | |
6024 | uint32_t tmp; | |
dde86e2d PZ |
6025 | |
6026 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
6027 | tmp &= ~(0xFF << 24); | |
6028 | tmp |= (0x12 << 24); | |
6029 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
6030 | ||
dde86e2d PZ |
6031 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
6032 | tmp |= (1 << 11); | |
6033 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
6034 | ||
6035 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
6036 | tmp |= (1 << 11); | |
6037 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
6038 | ||
dde86e2d PZ |
6039 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
6040 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
6041 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
6042 | ||
6043 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
6044 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
6045 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
6046 | ||
0ff066a9 PZ |
6047 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
6048 | tmp &= ~(7 << 13); | |
6049 | tmp |= (5 << 13); | |
6050 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 6051 | |
0ff066a9 PZ |
6052 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
6053 | tmp &= ~(7 << 13); | |
6054 | tmp |= (5 << 13); | |
6055 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
6056 | |
6057 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
6058 | tmp &= ~0xFF; | |
6059 | tmp |= 0x1C; | |
6060 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
6061 | ||
6062 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
6063 | tmp &= ~0xFF; | |
6064 | tmp |= 0x1C; | |
6065 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
6066 | ||
6067 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
6068 | tmp &= ~(0xFF << 16); | |
6069 | tmp |= (0x1C << 16); | |
6070 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
6071 | ||
6072 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
6073 | tmp &= ~(0xFF << 16); | |
6074 | tmp |= (0x1C << 16); | |
6075 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
6076 | ||
0ff066a9 PZ |
6077 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
6078 | tmp |= (1 << 27); | |
6079 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 6080 | |
0ff066a9 PZ |
6081 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
6082 | tmp |= (1 << 27); | |
6083 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 6084 | |
0ff066a9 PZ |
6085 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
6086 | tmp &= ~(0xF << 28); | |
6087 | tmp |= (4 << 28); | |
6088 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 6089 | |
0ff066a9 PZ |
6090 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
6091 | tmp &= ~(0xF << 28); | |
6092 | tmp |= (4 << 28); | |
6093 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
6094 | } |
6095 | ||
2fa86a1f PZ |
6096 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
6097 | * Programming" based on the parameters passed: | |
6098 | * - Sequence to enable CLKOUT_DP | |
6099 | * - Sequence to enable CLKOUT_DP without spread | |
6100 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
6101 | */ | |
6102 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
6103 | bool with_fdi) | |
f31f2d55 PZ |
6104 | { |
6105 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
6106 | uint32_t reg, tmp; |
6107 | ||
6108 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
6109 | with_spread = true; | |
6110 | if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE && | |
6111 | with_fdi, "LP PCH doesn't have FDI\n")) | |
6112 | with_fdi = false; | |
f31f2d55 PZ |
6113 | |
6114 | mutex_lock(&dev_priv->dpio_lock); | |
6115 | ||
6116 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
6117 | tmp &= ~SBI_SSCCTL_DISABLE; | |
6118 | tmp |= SBI_SSCCTL_PATHALT; | |
6119 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
6120 | ||
6121 | udelay(24); | |
6122 | ||
2fa86a1f PZ |
6123 | if (with_spread) { |
6124 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
6125 | tmp &= ~SBI_SSCCTL_PATHALT; | |
6126 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 6127 | |
2fa86a1f PZ |
6128 | if (with_fdi) { |
6129 | lpt_reset_fdi_mphy(dev_priv); | |
6130 | lpt_program_fdi_mphy(dev_priv); | |
6131 | } | |
6132 | } | |
dde86e2d | 6133 | |
2fa86a1f PZ |
6134 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? |
6135 | SBI_GEN0 : SBI_DBUFF0; | |
6136 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
6137 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
6138 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 DV |
6139 | |
6140 | mutex_unlock(&dev_priv->dpio_lock); | |
dde86e2d PZ |
6141 | } |
6142 | ||
47701c3b PZ |
6143 | /* Sequence to disable CLKOUT_DP */ |
6144 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
6145 | { | |
6146 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6147 | uint32_t reg, tmp; | |
6148 | ||
6149 | mutex_lock(&dev_priv->dpio_lock); | |
6150 | ||
6151 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? | |
6152 | SBI_GEN0 : SBI_DBUFF0; | |
6153 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
6154 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
6155 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
6156 | ||
6157 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
6158 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
6159 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
6160 | tmp |= SBI_SSCCTL_PATHALT; | |
6161 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
6162 | udelay(32); | |
6163 | } | |
6164 | tmp |= SBI_SSCCTL_DISABLE; | |
6165 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
6166 | } | |
6167 | ||
6168 | mutex_unlock(&dev_priv->dpio_lock); | |
6169 | } | |
6170 | ||
bf8fa3d3 PZ |
6171 | static void lpt_init_pch_refclk(struct drm_device *dev) |
6172 | { | |
6173 | struct drm_mode_config *mode_config = &dev->mode_config; | |
6174 | struct intel_encoder *encoder; | |
6175 | bool has_vga = false; | |
6176 | ||
6177 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { | |
6178 | switch (encoder->type) { | |
6179 | case INTEL_OUTPUT_ANALOG: | |
6180 | has_vga = true; | |
6181 | break; | |
6182 | } | |
6183 | } | |
6184 | ||
47701c3b PZ |
6185 | if (has_vga) |
6186 | lpt_enable_clkout_dp(dev, true, true); | |
6187 | else | |
6188 | lpt_disable_clkout_dp(dev); | |
bf8fa3d3 PZ |
6189 | } |
6190 | ||
dde86e2d PZ |
6191 | /* |
6192 | * Initialize reference clocks when the driver loads | |
6193 | */ | |
6194 | void intel_init_pch_refclk(struct drm_device *dev) | |
6195 | { | |
6196 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
6197 | ironlake_init_pch_refclk(dev); | |
6198 | else if (HAS_PCH_LPT(dev)) | |
6199 | lpt_init_pch_refclk(dev); | |
6200 | } | |
6201 | ||
d9d444cb JB |
6202 | static int ironlake_get_refclk(struct drm_crtc *crtc) |
6203 | { | |
6204 | struct drm_device *dev = crtc->dev; | |
6205 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6206 | struct intel_encoder *encoder; | |
d9d444cb JB |
6207 | int num_connectors = 0; |
6208 | bool is_lvds = false; | |
6209 | ||
6c2b7c12 | 6210 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
d9d444cb JB |
6211 | switch (encoder->type) { |
6212 | case INTEL_OUTPUT_LVDS: | |
6213 | is_lvds = true; | |
6214 | break; | |
d9d444cb JB |
6215 | } |
6216 | num_connectors++; | |
6217 | } | |
6218 | ||
6219 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
e91e941b | 6220 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", |
41aa3448 | 6221 | dev_priv->vbt.lvds_ssc_freq); |
e91e941b | 6222 | return dev_priv->vbt.lvds_ssc_freq; |
d9d444cb JB |
6223 | } |
6224 | ||
6225 | return 120000; | |
6226 | } | |
6227 | ||
6ff93609 | 6228 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 6229 | { |
c8203565 | 6230 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
6231 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6232 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
6233 | uint32_t val; |
6234 | ||
78114071 | 6235 | val = 0; |
c8203565 | 6236 | |
965e0c48 | 6237 | switch (intel_crtc->config.pipe_bpp) { |
c8203565 | 6238 | case 18: |
dfd07d72 | 6239 | val |= PIPECONF_6BPC; |
c8203565 PZ |
6240 | break; |
6241 | case 24: | |
dfd07d72 | 6242 | val |= PIPECONF_8BPC; |
c8203565 PZ |
6243 | break; |
6244 | case 30: | |
dfd07d72 | 6245 | val |= PIPECONF_10BPC; |
c8203565 PZ |
6246 | break; |
6247 | case 36: | |
dfd07d72 | 6248 | val |= PIPECONF_12BPC; |
c8203565 PZ |
6249 | break; |
6250 | default: | |
cc769b62 PZ |
6251 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
6252 | BUG(); | |
c8203565 PZ |
6253 | } |
6254 | ||
d8b32247 | 6255 | if (intel_crtc->config.dither) |
c8203565 PZ |
6256 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
6257 | ||
6ff93609 | 6258 | if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
6259 | val |= PIPECONF_INTERLACED_ILK; |
6260 | else | |
6261 | val |= PIPECONF_PROGRESSIVE; | |
6262 | ||
50f3b016 | 6263 | if (intel_crtc->config.limited_color_range) |
3685a8f3 | 6264 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 6265 | |
c8203565 PZ |
6266 | I915_WRITE(PIPECONF(pipe), val); |
6267 | POSTING_READ(PIPECONF(pipe)); | |
6268 | } | |
6269 | ||
86d3efce VS |
6270 | /* |
6271 | * Set up the pipe CSC unit. | |
6272 | * | |
6273 | * Currently only full range RGB to limited range RGB conversion | |
6274 | * is supported, but eventually this should handle various | |
6275 | * RGB<->YCbCr scenarios as well. | |
6276 | */ | |
50f3b016 | 6277 | static void intel_set_pipe_csc(struct drm_crtc *crtc) |
86d3efce VS |
6278 | { |
6279 | struct drm_device *dev = crtc->dev; | |
6280 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6281 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6282 | int pipe = intel_crtc->pipe; | |
6283 | uint16_t coeff = 0x7800; /* 1.0 */ | |
6284 | ||
6285 | /* | |
6286 | * TODO: Check what kind of values actually come out of the pipe | |
6287 | * with these coeff/postoff values and adjust to get the best | |
6288 | * accuracy. Perhaps we even need to take the bpc value into | |
6289 | * consideration. | |
6290 | */ | |
6291 | ||
50f3b016 | 6292 | if (intel_crtc->config.limited_color_range) |
86d3efce VS |
6293 | coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */ |
6294 | ||
6295 | /* | |
6296 | * GY/GU and RY/RU should be the other way around according | |
6297 | * to BSpec, but reality doesn't agree. Just set them up in | |
6298 | * a way that results in the correct picture. | |
6299 | */ | |
6300 | I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16); | |
6301 | I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0); | |
6302 | ||
6303 | I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff); | |
6304 | I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0); | |
6305 | ||
6306 | I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0); | |
6307 | I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16); | |
6308 | ||
6309 | I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0); | |
6310 | I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0); | |
6311 | I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0); | |
6312 | ||
6313 | if (INTEL_INFO(dev)->gen > 6) { | |
6314 | uint16_t postoff = 0; | |
6315 | ||
50f3b016 | 6316 | if (intel_crtc->config.limited_color_range) |
32cf0cb0 | 6317 | postoff = (16 * (1 << 12) / 255) & 0x1fff; |
86d3efce VS |
6318 | |
6319 | I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff); | |
6320 | I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff); | |
6321 | I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff); | |
6322 | ||
6323 | I915_WRITE(PIPE_CSC_MODE(pipe), 0); | |
6324 | } else { | |
6325 | uint32_t mode = CSC_MODE_YUV_TO_RGB; | |
6326 | ||
50f3b016 | 6327 | if (intel_crtc->config.limited_color_range) |
86d3efce VS |
6328 | mode |= CSC_BLACK_SCREEN_OFFSET; |
6329 | ||
6330 | I915_WRITE(PIPE_CSC_MODE(pipe), mode); | |
6331 | } | |
6332 | } | |
6333 | ||
6ff93609 | 6334 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 6335 | { |
756f85cf PZ |
6336 | struct drm_device *dev = crtc->dev; |
6337 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee2b0b38 | 6338 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
756f85cf | 6339 | enum pipe pipe = intel_crtc->pipe; |
3b117c8f | 6340 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
ee2b0b38 PZ |
6341 | uint32_t val; |
6342 | ||
3eff4faa | 6343 | val = 0; |
ee2b0b38 | 6344 | |
756f85cf | 6345 | if (IS_HASWELL(dev) && intel_crtc->config.dither) |
ee2b0b38 PZ |
6346 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
6347 | ||
6ff93609 | 6348 | if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
6349 | val |= PIPECONF_INTERLACED_ILK; |
6350 | else | |
6351 | val |= PIPECONF_PROGRESSIVE; | |
6352 | ||
702e7a56 PZ |
6353 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
6354 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
3eff4faa DV |
6355 | |
6356 | I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT); | |
6357 | POSTING_READ(GAMMA_MODE(intel_crtc->pipe)); | |
756f85cf PZ |
6358 | |
6359 | if (IS_BROADWELL(dev)) { | |
6360 | val = 0; | |
6361 | ||
6362 | switch (intel_crtc->config.pipe_bpp) { | |
6363 | case 18: | |
6364 | val |= PIPEMISC_DITHER_6_BPC; | |
6365 | break; | |
6366 | case 24: | |
6367 | val |= PIPEMISC_DITHER_8_BPC; | |
6368 | break; | |
6369 | case 30: | |
6370 | val |= PIPEMISC_DITHER_10_BPC; | |
6371 | break; | |
6372 | case 36: | |
6373 | val |= PIPEMISC_DITHER_12_BPC; | |
6374 | break; | |
6375 | default: | |
6376 | /* Case prevented by pipe_config_set_bpp. */ | |
6377 | BUG(); | |
6378 | } | |
6379 | ||
6380 | if (intel_crtc->config.dither) | |
6381 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; | |
6382 | ||
6383 | I915_WRITE(PIPEMISC(pipe), val); | |
6384 | } | |
ee2b0b38 PZ |
6385 | } |
6386 | ||
6591c6e4 | 6387 | static bool ironlake_compute_clocks(struct drm_crtc *crtc, |
6591c6e4 PZ |
6388 | intel_clock_t *clock, |
6389 | bool *has_reduced_clock, | |
6390 | intel_clock_t *reduced_clock) | |
6391 | { | |
6392 | struct drm_device *dev = crtc->dev; | |
6393 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6394 | struct intel_encoder *intel_encoder; | |
6395 | int refclk; | |
d4906093 | 6396 | const intel_limit_t *limit; |
a16af721 | 6397 | bool ret, is_lvds = false; |
79e53945 | 6398 | |
6591c6e4 PZ |
6399 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) { |
6400 | switch (intel_encoder->type) { | |
79e53945 JB |
6401 | case INTEL_OUTPUT_LVDS: |
6402 | is_lvds = true; | |
6403 | break; | |
79e53945 JB |
6404 | } |
6405 | } | |
6406 | ||
d9d444cb | 6407 | refclk = ironlake_get_refclk(crtc); |
79e53945 | 6408 | |
d4906093 ML |
6409 | /* |
6410 | * Returns a set of divisors for the desired target clock with the given | |
6411 | * refclk, or FALSE. The returned values represent the clock equation: | |
6412 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
6413 | */ | |
1b894b59 | 6414 | limit = intel_limit(crtc, refclk); |
ff9a6750 DV |
6415 | ret = dev_priv->display.find_dpll(limit, crtc, |
6416 | to_intel_crtc(crtc)->config.port_clock, | |
ee9300bb | 6417 | refclk, NULL, clock); |
6591c6e4 PZ |
6418 | if (!ret) |
6419 | return false; | |
cda4b7d3 | 6420 | |
ddc9003c | 6421 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
cec2f356 SP |
6422 | /* |
6423 | * Ensure we match the reduced clock's P to the target clock. | |
6424 | * If the clocks don't match, we can't switch the display clock | |
6425 | * by using the FP0/FP1. In such case we will disable the LVDS | |
6426 | * downclock feature. | |
6427 | */ | |
ee9300bb DV |
6428 | *has_reduced_clock = |
6429 | dev_priv->display.find_dpll(limit, crtc, | |
6430 | dev_priv->lvds_downclock, | |
6431 | refclk, clock, | |
6432 | reduced_clock); | |
652c393a | 6433 | } |
61e9653f | 6434 | |
6591c6e4 PZ |
6435 | return true; |
6436 | } | |
6437 | ||
d4b1931c PZ |
6438 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
6439 | { | |
6440 | /* | |
6441 | * Account for spread spectrum to avoid | |
6442 | * oversubscribing the link. Max center spread | |
6443 | * is 2.5%; use 5% for safety's sake. | |
6444 | */ | |
6445 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 6446 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
6447 | } |
6448 | ||
7429e9d4 | 6449 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 6450 | { |
7429e9d4 | 6451 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
6452 | } |
6453 | ||
de13a2e3 | 6454 | static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
7429e9d4 | 6455 | u32 *fp, |
9a7c7890 | 6456 | intel_clock_t *reduced_clock, u32 *fp2) |
79e53945 | 6457 | { |
de13a2e3 | 6458 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
6459 | struct drm_device *dev = crtc->dev; |
6460 | struct drm_i915_private *dev_priv = dev->dev_private; | |
de13a2e3 PZ |
6461 | struct intel_encoder *intel_encoder; |
6462 | uint32_t dpll; | |
6cc5f341 | 6463 | int factor, num_connectors = 0; |
09ede541 | 6464 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 6465 | |
de13a2e3 PZ |
6466 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) { |
6467 | switch (intel_encoder->type) { | |
79e53945 JB |
6468 | case INTEL_OUTPUT_LVDS: |
6469 | is_lvds = true; | |
6470 | break; | |
6471 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 6472 | case INTEL_OUTPUT_HDMI: |
79e53945 | 6473 | is_sdvo = true; |
79e53945 | 6474 | break; |
79e53945 | 6475 | } |
43565a06 | 6476 | |
c751ce4f | 6477 | num_connectors++; |
79e53945 | 6478 | } |
79e53945 | 6479 | |
c1858123 | 6480 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
6481 | factor = 21; |
6482 | if (is_lvds) { | |
6483 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 6484 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 6485 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 6486 | factor = 25; |
09ede541 | 6487 | } else if (intel_crtc->config.sdvo_tv_clock) |
8febb297 | 6488 | factor = 20; |
c1858123 | 6489 | |
7429e9d4 | 6490 | if (ironlake_needs_fb_cb_tune(&intel_crtc->config.dpll, factor)) |
7d0ac5b7 | 6491 | *fp |= FP_CB_TUNE; |
2c07245f | 6492 | |
9a7c7890 DV |
6493 | if (fp2 && (reduced_clock->m < factor * reduced_clock->n)) |
6494 | *fp2 |= FP_CB_TUNE; | |
6495 | ||
5eddb70b | 6496 | dpll = 0; |
2c07245f | 6497 | |
a07d6787 EA |
6498 | if (is_lvds) |
6499 | dpll |= DPLLB_MODE_LVDS; | |
6500 | else | |
6501 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 6502 | |
ef1b460d DV |
6503 | dpll |= (intel_crtc->config.pixel_multiplier - 1) |
6504 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; | |
198a037f DV |
6505 | |
6506 | if (is_sdvo) | |
4a33e48d | 6507 | dpll |= DPLL_SDVO_HIGH_SPEED; |
9566e9af | 6508 | if (intel_crtc->config.has_dp_encoder) |
4a33e48d | 6509 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 6510 | |
a07d6787 | 6511 | /* compute bitmask from p1 value */ |
7429e9d4 | 6512 | dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 6513 | /* also FPA1 */ |
7429e9d4 | 6514 | dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 6515 | |
7429e9d4 | 6516 | switch (intel_crtc->config.dpll.p2) { |
a07d6787 EA |
6517 | case 5: |
6518 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
6519 | break; | |
6520 | case 7: | |
6521 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
6522 | break; | |
6523 | case 10: | |
6524 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
6525 | break; | |
6526 | case 14: | |
6527 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
6528 | break; | |
79e53945 JB |
6529 | } |
6530 | ||
b4c09f3b | 6531 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 6532 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
6533 | else |
6534 | dpll |= PLL_REF_INPUT_DREFCLK; | |
6535 | ||
959e16d6 | 6536 | return dpll | DPLL_VCO_ENABLE; |
de13a2e3 PZ |
6537 | } |
6538 | ||
6539 | static int ironlake_crtc_mode_set(struct drm_crtc *crtc, | |
de13a2e3 PZ |
6540 | int x, int y, |
6541 | struct drm_framebuffer *fb) | |
6542 | { | |
6543 | struct drm_device *dev = crtc->dev; | |
6544 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6545 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6546 | int pipe = intel_crtc->pipe; | |
6547 | int plane = intel_crtc->plane; | |
6548 | int num_connectors = 0; | |
6549 | intel_clock_t clock, reduced_clock; | |
cbbab5bd | 6550 | u32 dpll = 0, fp = 0, fp2 = 0; |
e2f12b07 | 6551 | bool ok, has_reduced_clock = false; |
8b47047b | 6552 | bool is_lvds = false; |
de13a2e3 | 6553 | struct intel_encoder *encoder; |
e2b78267 | 6554 | struct intel_shared_dpll *pll; |
de13a2e3 | 6555 | int ret; |
de13a2e3 PZ |
6556 | |
6557 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
6558 | switch (encoder->type) { | |
6559 | case INTEL_OUTPUT_LVDS: | |
6560 | is_lvds = true; | |
6561 | break; | |
de13a2e3 PZ |
6562 | } |
6563 | ||
6564 | num_connectors++; | |
a07d6787 | 6565 | } |
79e53945 | 6566 | |
5dc5298b PZ |
6567 | WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)), |
6568 | "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev)); | |
a07d6787 | 6569 | |
ff9a6750 | 6570 | ok = ironlake_compute_clocks(crtc, &clock, |
de13a2e3 | 6571 | &has_reduced_clock, &reduced_clock); |
ee9300bb | 6572 | if (!ok && !intel_crtc->config.clock_set) { |
de13a2e3 PZ |
6573 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
6574 | return -EINVAL; | |
79e53945 | 6575 | } |
f47709a9 DV |
6576 | /* Compat-code for transition, will disappear. */ |
6577 | if (!intel_crtc->config.clock_set) { | |
6578 | intel_crtc->config.dpll.n = clock.n; | |
6579 | intel_crtc->config.dpll.m1 = clock.m1; | |
6580 | intel_crtc->config.dpll.m2 = clock.m2; | |
6581 | intel_crtc->config.dpll.p1 = clock.p1; | |
6582 | intel_crtc->config.dpll.p2 = clock.p2; | |
6583 | } | |
79e53945 | 6584 | |
5dc5298b | 6585 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ |
8b47047b | 6586 | if (intel_crtc->config.has_pch_encoder) { |
7429e9d4 | 6587 | fp = i9xx_dpll_compute_fp(&intel_crtc->config.dpll); |
cbbab5bd | 6588 | if (has_reduced_clock) |
7429e9d4 | 6589 | fp2 = i9xx_dpll_compute_fp(&reduced_clock); |
cbbab5bd | 6590 | |
7429e9d4 | 6591 | dpll = ironlake_compute_dpll(intel_crtc, |
cbbab5bd DV |
6592 | &fp, &reduced_clock, |
6593 | has_reduced_clock ? &fp2 : NULL); | |
6594 | ||
959e16d6 | 6595 | intel_crtc->config.dpll_hw_state.dpll = dpll; |
66e985c0 DV |
6596 | intel_crtc->config.dpll_hw_state.fp0 = fp; |
6597 | if (has_reduced_clock) | |
6598 | intel_crtc->config.dpll_hw_state.fp1 = fp2; | |
6599 | else | |
6600 | intel_crtc->config.dpll_hw_state.fp1 = fp; | |
6601 | ||
b89a1d39 | 6602 | pll = intel_get_shared_dpll(intel_crtc); |
ee7b9f93 | 6603 | if (pll == NULL) { |
84f44ce7 VS |
6604 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
6605 | pipe_name(pipe)); | |
4b645f14 JB |
6606 | return -EINVAL; |
6607 | } | |
ee7b9f93 | 6608 | } else |
e72f9fbf | 6609 | intel_put_shared_dpll(intel_crtc); |
79e53945 | 6610 | |
03afc4a2 DV |
6611 | if (intel_crtc->config.has_dp_encoder) |
6612 | intel_dp_set_m_n(intel_crtc); | |
79e53945 | 6613 | |
d330a953 | 6614 | if (is_lvds && has_reduced_clock && i915.powersave) |
bcd644e0 DV |
6615 | intel_crtc->lowfreq_avail = true; |
6616 | else | |
6617 | intel_crtc->lowfreq_avail = false; | |
e2b78267 | 6618 | |
8a654f3b | 6619 | intel_set_pipe_timings(intel_crtc); |
5eddb70b | 6620 | |
ca3a0ff8 | 6621 | if (intel_crtc->config.has_pch_encoder) { |
ca3a0ff8 DV |
6622 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6623 | &intel_crtc->config.fdi_m_n); | |
6624 | } | |
2c07245f | 6625 | |
6ff93609 | 6626 | ironlake_set_pipeconf(crtc); |
79e53945 | 6627 | |
a1f9e77e PZ |
6628 | /* Set up the display plane register */ |
6629 | I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE); | |
b24e7179 | 6630 | POSTING_READ(DSPCNTR(plane)); |
79e53945 | 6631 | |
94352cf9 | 6632 | ret = intel_pipe_set_base(crtc, x, y, fb); |
7662c8bd | 6633 | |
1857e1da | 6634 | return ret; |
79e53945 JB |
6635 | } |
6636 | ||
eb14cb74 VS |
6637 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
6638 | struct intel_link_m_n *m_n) | |
6639 | { | |
6640 | struct drm_device *dev = crtc->base.dev; | |
6641 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6642 | enum pipe pipe = crtc->pipe; | |
6643 | ||
6644 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
6645 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
6646 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
6647 | & ~TU_SIZE_MASK; | |
6648 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
6649 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
6650 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6651 | } | |
6652 | ||
6653 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
6654 | enum transcoder transcoder, | |
6655 | struct intel_link_m_n *m_n) | |
72419203 DV |
6656 | { |
6657 | struct drm_device *dev = crtc->base.dev; | |
6658 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 6659 | enum pipe pipe = crtc->pipe; |
72419203 | 6660 | |
eb14cb74 VS |
6661 | if (INTEL_INFO(dev)->gen >= 5) { |
6662 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
6663 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
6664 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
6665 | & ~TU_SIZE_MASK; | |
6666 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
6667 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
6668 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6669 | } else { | |
6670 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
6671 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
6672 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
6673 | & ~TU_SIZE_MASK; | |
6674 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
6675 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
6676 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6677 | } | |
6678 | } | |
6679 | ||
6680 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
6681 | struct intel_crtc_config *pipe_config) | |
6682 | { | |
6683 | if (crtc->config.has_pch_encoder) | |
6684 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); | |
6685 | else | |
6686 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
6687 | &pipe_config->dp_m_n); | |
6688 | } | |
72419203 | 6689 | |
eb14cb74 VS |
6690 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
6691 | struct intel_crtc_config *pipe_config) | |
6692 | { | |
6693 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
6694 | &pipe_config->fdi_m_n); | |
72419203 DV |
6695 | } |
6696 | ||
2fa2fe9a DV |
6697 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
6698 | struct intel_crtc_config *pipe_config) | |
6699 | { | |
6700 | struct drm_device *dev = crtc->base.dev; | |
6701 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6702 | uint32_t tmp; | |
6703 | ||
6704 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
6705 | ||
6706 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 6707 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
6708 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
6709 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
6710 | |
6711 | /* We currently do not free assignements of panel fitters on | |
6712 | * ivb/hsw (since we don't use the higher upscaling modes which | |
6713 | * differentiates them) so just WARN about this case for now. */ | |
6714 | if (IS_GEN7(dev)) { | |
6715 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
6716 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
6717 | } | |
2fa2fe9a | 6718 | } |
79e53945 JB |
6719 | } |
6720 | ||
4c6baa59 JB |
6721 | static void ironlake_get_plane_config(struct intel_crtc *crtc, |
6722 | struct intel_plane_config *plane_config) | |
6723 | { | |
6724 | struct drm_device *dev = crtc->base.dev; | |
6725 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6726 | u32 val, base, offset; | |
6727 | int pipe = crtc->pipe, plane = crtc->plane; | |
6728 | int fourcc, pixel_format; | |
6729 | int aligned_height; | |
6730 | ||
484b41dd JB |
6731 | crtc->base.fb = kzalloc(sizeof(struct intel_framebuffer), GFP_KERNEL); |
6732 | if (!crtc->base.fb) { | |
4c6baa59 JB |
6733 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
6734 | return; | |
6735 | } | |
6736 | ||
6737 | val = I915_READ(DSPCNTR(plane)); | |
6738 | ||
6739 | if (INTEL_INFO(dev)->gen >= 4) | |
6740 | if (val & DISPPLANE_TILED) | |
6741 | plane_config->tiled = true; | |
6742 | ||
6743 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
6744 | fourcc = intel_format_to_fourcc(pixel_format); | |
484b41dd JB |
6745 | crtc->base.fb->pixel_format = fourcc; |
6746 | crtc->base.fb->bits_per_pixel = | |
4c6baa59 JB |
6747 | drm_format_plane_cpp(fourcc, 0) * 8; |
6748 | ||
6749 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
6750 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { | |
6751 | offset = I915_READ(DSPOFFSET(plane)); | |
6752 | } else { | |
6753 | if (plane_config->tiled) | |
6754 | offset = I915_READ(DSPTILEOFF(plane)); | |
6755 | else | |
6756 | offset = I915_READ(DSPLINOFF(plane)); | |
6757 | } | |
6758 | plane_config->base = base; | |
6759 | ||
6760 | val = I915_READ(PIPESRC(pipe)); | |
484b41dd JB |
6761 | crtc->base.fb->width = ((val >> 16) & 0xfff) + 1; |
6762 | crtc->base.fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
6763 | |
6764 | val = I915_READ(DSPSTRIDE(pipe)); | |
484b41dd | 6765 | crtc->base.fb->pitches[0] = val & 0xffffff80; |
4c6baa59 | 6766 | |
484b41dd | 6767 | aligned_height = intel_align_height(dev, crtc->base.fb->height, |
4c6baa59 JB |
6768 | plane_config->tiled); |
6769 | ||
484b41dd | 6770 | plane_config->size = ALIGN(crtc->base.fb->pitches[0] * |
4c6baa59 JB |
6771 | aligned_height, PAGE_SIZE); |
6772 | ||
6773 | DRM_DEBUG_KMS("pipe/plane %d/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
484b41dd JB |
6774 | pipe, plane, crtc->base.fb->width, |
6775 | crtc->base.fb->height, | |
6776 | crtc->base.fb->bits_per_pixel, base, | |
6777 | crtc->base.fb->pitches[0], | |
4c6baa59 JB |
6778 | plane_config->size); |
6779 | } | |
6780 | ||
0e8ffe1b DV |
6781 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
6782 | struct intel_crtc_config *pipe_config) | |
6783 | { | |
6784 | struct drm_device *dev = crtc->base.dev; | |
6785 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6786 | uint32_t tmp; | |
6787 | ||
e143a21c | 6788 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 6789 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 6790 | |
0e8ffe1b DV |
6791 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
6792 | if (!(tmp & PIPECONF_ENABLE)) | |
6793 | return false; | |
6794 | ||
42571aef VS |
6795 | switch (tmp & PIPECONF_BPC_MASK) { |
6796 | case PIPECONF_6BPC: | |
6797 | pipe_config->pipe_bpp = 18; | |
6798 | break; | |
6799 | case PIPECONF_8BPC: | |
6800 | pipe_config->pipe_bpp = 24; | |
6801 | break; | |
6802 | case PIPECONF_10BPC: | |
6803 | pipe_config->pipe_bpp = 30; | |
6804 | break; | |
6805 | case PIPECONF_12BPC: | |
6806 | pipe_config->pipe_bpp = 36; | |
6807 | break; | |
6808 | default: | |
6809 | break; | |
6810 | } | |
6811 | ||
ab9412ba | 6812 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 DV |
6813 | struct intel_shared_dpll *pll; |
6814 | ||
88adfff1 DV |
6815 | pipe_config->has_pch_encoder = true; |
6816 | ||
627eb5a3 DV |
6817 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
6818 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
6819 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
6820 | |
6821 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 6822 | |
c0d43d62 | 6823 | if (HAS_PCH_IBX(dev_priv->dev)) { |
d94ab068 DV |
6824 | pipe_config->shared_dpll = |
6825 | (enum intel_dpll_id) crtc->pipe; | |
c0d43d62 DV |
6826 | } else { |
6827 | tmp = I915_READ(PCH_DPLL_SEL); | |
6828 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
6829 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B; | |
6830 | else | |
6831 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A; | |
6832 | } | |
66e985c0 DV |
6833 | |
6834 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
6835 | ||
6836 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
6837 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
6838 | |
6839 | tmp = pipe_config->dpll_hw_state.dpll; | |
6840 | pipe_config->pixel_multiplier = | |
6841 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
6842 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
6843 | |
6844 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
6845 | } else { |
6846 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
6847 | } |
6848 | ||
1bd1bd80 DV |
6849 | intel_get_pipe_timings(crtc, pipe_config); |
6850 | ||
2fa2fe9a DV |
6851 | ironlake_get_pfit_config(crtc, pipe_config); |
6852 | ||
0e8ffe1b DV |
6853 | return true; |
6854 | } | |
6855 | ||
be256dc7 PZ |
6856 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
6857 | { | |
6858 | struct drm_device *dev = dev_priv->dev; | |
6859 | struct intel_ddi_plls *plls = &dev_priv->ddi_plls; | |
6860 | struct intel_crtc *crtc; | |
6861 | unsigned long irqflags; | |
bd633a7c | 6862 | uint32_t val; |
be256dc7 PZ |
6863 | |
6864 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) | |
798183c5 | 6865 | WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
6866 | pipe_name(crtc->pipe)); |
6867 | ||
6868 | WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); | |
6869 | WARN(plls->spll_refcount, "SPLL enabled\n"); | |
6870 | WARN(plls->wrpll1_refcount, "WRPLL1 enabled\n"); | |
6871 | WARN(plls->wrpll2_refcount, "WRPLL2 enabled\n"); | |
6872 | WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); | |
6873 | WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
6874 | "CPU PWM1 enabled\n"); | |
6875 | WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, | |
6876 | "CPU PWM2 enabled\n"); | |
6877 | WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, | |
6878 | "PCH PWM1 enabled\n"); | |
6879 | WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, | |
6880 | "Utility pin enabled\n"); | |
6881 | WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); | |
6882 | ||
6883 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
6884 | val = I915_READ(DEIMR); | |
6806e63f | 6885 | WARN((val | DE_PCH_EVENT_IVB) != 0xffffffff, |
be256dc7 PZ |
6886 | "Unexpected DEIMR bits enabled: 0x%x\n", val); |
6887 | val = I915_READ(SDEIMR); | |
bd633a7c | 6888 | WARN((val | SDE_HOTPLUG_MASK_CPT) != 0xffffffff, |
be256dc7 PZ |
6889 | "Unexpected SDEIMR bits enabled: 0x%x\n", val); |
6890 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
6891 | } | |
6892 | ||
6893 | /* | |
6894 | * This function implements pieces of two sequences from BSpec: | |
6895 | * - Sequence for display software to disable LCPLL | |
6896 | * - Sequence for display software to allow package C8+ | |
6897 | * The steps implemented here are just the steps that actually touch the LCPLL | |
6898 | * register. Callers should take care of disabling all the display engine | |
6899 | * functions, doing the mode unset, fixing interrupts, etc. | |
6900 | */ | |
6ff58d53 PZ |
6901 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
6902 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
6903 | { |
6904 | uint32_t val; | |
6905 | ||
6906 | assert_can_disable_lcpll(dev_priv); | |
6907 | ||
6908 | val = I915_READ(LCPLL_CTL); | |
6909 | ||
6910 | if (switch_to_fclk) { | |
6911 | val |= LCPLL_CD_SOURCE_FCLK; | |
6912 | I915_WRITE(LCPLL_CTL, val); | |
6913 | ||
6914 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
6915 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
6916 | DRM_ERROR("Switching to FCLK failed\n"); | |
6917 | ||
6918 | val = I915_READ(LCPLL_CTL); | |
6919 | } | |
6920 | ||
6921 | val |= LCPLL_PLL_DISABLE; | |
6922 | I915_WRITE(LCPLL_CTL, val); | |
6923 | POSTING_READ(LCPLL_CTL); | |
6924 | ||
6925 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
6926 | DRM_ERROR("LCPLL still locked\n"); | |
6927 | ||
6928 | val = I915_READ(D_COMP); | |
6929 | val |= D_COMP_COMP_DISABLE; | |
515b2392 PZ |
6930 | mutex_lock(&dev_priv->rps.hw_lock); |
6931 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, val)) | |
6932 | DRM_ERROR("Failed to disable D_COMP\n"); | |
6933 | mutex_unlock(&dev_priv->rps.hw_lock); | |
be256dc7 PZ |
6934 | POSTING_READ(D_COMP); |
6935 | ndelay(100); | |
6936 | ||
6937 | if (wait_for((I915_READ(D_COMP) & D_COMP_RCOMP_IN_PROGRESS) == 0, 1)) | |
6938 | DRM_ERROR("D_COMP RCOMP still in progress\n"); | |
6939 | ||
6940 | if (allow_power_down) { | |
6941 | val = I915_READ(LCPLL_CTL); | |
6942 | val |= LCPLL_POWER_DOWN_ALLOW; | |
6943 | I915_WRITE(LCPLL_CTL, val); | |
6944 | POSTING_READ(LCPLL_CTL); | |
6945 | } | |
6946 | } | |
6947 | ||
6948 | /* | |
6949 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
6950 | * source. | |
6951 | */ | |
6ff58d53 | 6952 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
6953 | { |
6954 | uint32_t val; | |
6955 | ||
6956 | val = I915_READ(LCPLL_CTL); | |
6957 | ||
6958 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
6959 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
6960 | return; | |
6961 | ||
215733fa PZ |
6962 | /* Make sure we're not on PC8 state before disabling PC8, otherwise |
6963 | * we'll hang the machine! */ | |
0d9d349d | 6964 | gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 6965 | |
be256dc7 PZ |
6966 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
6967 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
6968 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 6969 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
6970 | } |
6971 | ||
6972 | val = I915_READ(D_COMP); | |
6973 | val |= D_COMP_COMP_FORCE; | |
6974 | val &= ~D_COMP_COMP_DISABLE; | |
515b2392 PZ |
6975 | mutex_lock(&dev_priv->rps.hw_lock); |
6976 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, val)) | |
6977 | DRM_ERROR("Failed to enable D_COMP\n"); | |
6978 | mutex_unlock(&dev_priv->rps.hw_lock); | |
35d8f2eb | 6979 | POSTING_READ(D_COMP); |
be256dc7 PZ |
6980 | |
6981 | val = I915_READ(LCPLL_CTL); | |
6982 | val &= ~LCPLL_PLL_DISABLE; | |
6983 | I915_WRITE(LCPLL_CTL, val); | |
6984 | ||
6985 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
6986 | DRM_ERROR("LCPLL not locked yet\n"); | |
6987 | ||
6988 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
6989 | val = I915_READ(LCPLL_CTL); | |
6990 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
6991 | I915_WRITE(LCPLL_CTL, val); | |
6992 | ||
6993 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
6994 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
6995 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
6996 | } | |
215733fa | 6997 | |
0d9d349d | 6998 | gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL); |
be256dc7 PZ |
6999 | } |
7000 | ||
c67a470b PZ |
7001 | void hsw_enable_pc8_work(struct work_struct *__work) |
7002 | { | |
7003 | struct drm_i915_private *dev_priv = | |
7004 | container_of(to_delayed_work(__work), struct drm_i915_private, | |
7005 | pc8.enable_work); | |
7006 | struct drm_device *dev = dev_priv->dev; | |
7007 | uint32_t val; | |
7008 | ||
7125ecb8 PZ |
7009 | WARN_ON(!HAS_PC8(dev)); |
7010 | ||
c67a470b PZ |
7011 | if (dev_priv->pc8.enabled) |
7012 | return; | |
7013 | ||
7014 | DRM_DEBUG_KMS("Enabling package C8+\n"); | |
7015 | ||
7016 | dev_priv->pc8.enabled = true; | |
7017 | ||
7018 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { | |
7019 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
7020 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
7021 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
7022 | } | |
7023 | ||
7024 | lpt_disable_clkout_dp(dev); | |
7025 | hsw_pc8_disable_interrupts(dev); | |
7026 | hsw_disable_lcpll(dev_priv, true, true); | |
8771a7f8 PZ |
7027 | |
7028 | intel_runtime_pm_put(dev_priv); | |
c67a470b PZ |
7029 | } |
7030 | ||
7031 | static void __hsw_enable_package_c8(struct drm_i915_private *dev_priv) | |
7032 | { | |
7033 | WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock)); | |
7034 | WARN(dev_priv->pc8.disable_count < 1, | |
7035 | "pc8.disable_count: %d\n", dev_priv->pc8.disable_count); | |
7036 | ||
7037 | dev_priv->pc8.disable_count--; | |
7038 | if (dev_priv->pc8.disable_count != 0) | |
7039 | return; | |
7040 | ||
7041 | schedule_delayed_work(&dev_priv->pc8.enable_work, | |
d330a953 | 7042 | msecs_to_jiffies(i915.pc8_timeout)); |
c67a470b PZ |
7043 | } |
7044 | ||
7045 | static void __hsw_disable_package_c8(struct drm_i915_private *dev_priv) | |
7046 | { | |
7047 | struct drm_device *dev = dev_priv->dev; | |
7048 | uint32_t val; | |
7049 | ||
7050 | WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock)); | |
7051 | WARN(dev_priv->pc8.disable_count < 0, | |
7052 | "pc8.disable_count: %d\n", dev_priv->pc8.disable_count); | |
7053 | ||
7054 | dev_priv->pc8.disable_count++; | |
7055 | if (dev_priv->pc8.disable_count != 1) | |
7056 | return; | |
7057 | ||
7125ecb8 PZ |
7058 | WARN_ON(!HAS_PC8(dev)); |
7059 | ||
c67a470b PZ |
7060 | cancel_delayed_work_sync(&dev_priv->pc8.enable_work); |
7061 | if (!dev_priv->pc8.enabled) | |
7062 | return; | |
7063 | ||
7064 | DRM_DEBUG_KMS("Disabling package C8+\n"); | |
7065 | ||
8771a7f8 PZ |
7066 | intel_runtime_pm_get(dev_priv); |
7067 | ||
c67a470b PZ |
7068 | hsw_restore_lcpll(dev_priv); |
7069 | hsw_pc8_restore_interrupts(dev); | |
7070 | lpt_init_pch_refclk(dev); | |
7071 | ||
7072 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { | |
7073 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
7074 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
7075 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
7076 | } | |
7077 | ||
7078 | intel_prepare_ddi(dev); | |
7079 | i915_gem_init_swizzling(dev); | |
7080 | mutex_lock(&dev_priv->rps.hw_lock); | |
7081 | gen6_update_ring_freq(dev); | |
7082 | mutex_unlock(&dev_priv->rps.hw_lock); | |
7083 | dev_priv->pc8.enabled = false; | |
7084 | } | |
7085 | ||
7086 | void hsw_enable_package_c8(struct drm_i915_private *dev_priv) | |
7087 | { | |
7c6c2652 CW |
7088 | if (!HAS_PC8(dev_priv->dev)) |
7089 | return; | |
7090 | ||
c67a470b PZ |
7091 | mutex_lock(&dev_priv->pc8.lock); |
7092 | __hsw_enable_package_c8(dev_priv); | |
7093 | mutex_unlock(&dev_priv->pc8.lock); | |
7094 | } | |
7095 | ||
7096 | void hsw_disable_package_c8(struct drm_i915_private *dev_priv) | |
7097 | { | |
7c6c2652 CW |
7098 | if (!HAS_PC8(dev_priv->dev)) |
7099 | return; | |
7100 | ||
c67a470b PZ |
7101 | mutex_lock(&dev_priv->pc8.lock); |
7102 | __hsw_disable_package_c8(dev_priv); | |
7103 | mutex_unlock(&dev_priv->pc8.lock); | |
7104 | } | |
7105 | ||
7106 | static bool hsw_can_enable_package_c8(struct drm_i915_private *dev_priv) | |
7107 | { | |
7108 | struct drm_device *dev = dev_priv->dev; | |
7109 | struct intel_crtc *crtc; | |
7110 | uint32_t val; | |
7111 | ||
7112 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) | |
7113 | if (crtc->base.enabled) | |
7114 | return false; | |
7115 | ||
7116 | /* This case is still possible since we have the i915.disable_power_well | |
7117 | * parameter and also the KVMr or something else might be requesting the | |
7118 | * power well. */ | |
7119 | val = I915_READ(HSW_PWR_WELL_DRIVER); | |
7120 | if (val != 0) { | |
7121 | DRM_DEBUG_KMS("Not enabling PC8: power well on\n"); | |
7122 | return false; | |
7123 | } | |
7124 | ||
7125 | return true; | |
7126 | } | |
7127 | ||
7128 | /* Since we're called from modeset_global_resources there's no way to | |
7129 | * symmetrically increase and decrease the refcount, so we use | |
7130 | * dev_priv->pc8.requirements_met to track whether we already have the refcount | |
7131 | * or not. | |
7132 | */ | |
7133 | static void hsw_update_package_c8(struct drm_device *dev) | |
7134 | { | |
7135 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7136 | bool allow; | |
7137 | ||
7c6c2652 CW |
7138 | if (!HAS_PC8(dev_priv->dev)) |
7139 | return; | |
7140 | ||
d330a953 | 7141 | if (!i915.enable_pc8) |
c67a470b PZ |
7142 | return; |
7143 | ||
7144 | mutex_lock(&dev_priv->pc8.lock); | |
7145 | ||
7146 | allow = hsw_can_enable_package_c8(dev_priv); | |
7147 | ||
7148 | if (allow == dev_priv->pc8.requirements_met) | |
7149 | goto done; | |
7150 | ||
7151 | dev_priv->pc8.requirements_met = allow; | |
7152 | ||
7153 | if (allow) | |
7154 | __hsw_enable_package_c8(dev_priv); | |
7155 | else | |
7156 | __hsw_disable_package_c8(dev_priv); | |
7157 | ||
7158 | done: | |
7159 | mutex_unlock(&dev_priv->pc8.lock); | |
7160 | } | |
7161 | ||
4f074129 ID |
7162 | static void haswell_modeset_global_resources(struct drm_device *dev) |
7163 | { | |
da723569 | 7164 | modeset_update_crtc_power_domains(dev); |
c67a470b | 7165 | hsw_update_package_c8(dev); |
d6dd9eb1 DV |
7166 | } |
7167 | ||
09b4ddf9 | 7168 | static int haswell_crtc_mode_set(struct drm_crtc *crtc, |
09b4ddf9 PZ |
7169 | int x, int y, |
7170 | struct drm_framebuffer *fb) | |
7171 | { | |
7172 | struct drm_device *dev = crtc->dev; | |
7173 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7174 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
09b4ddf9 | 7175 | int plane = intel_crtc->plane; |
09b4ddf9 | 7176 | int ret; |
09b4ddf9 | 7177 | |
566b734a | 7178 | if (!intel_ddi_pll_select(intel_crtc)) |
6441ab5f | 7179 | return -EINVAL; |
566b734a | 7180 | intel_ddi_pll_enable(intel_crtc); |
6441ab5f | 7181 | |
03afc4a2 DV |
7182 | if (intel_crtc->config.has_dp_encoder) |
7183 | intel_dp_set_m_n(intel_crtc); | |
09b4ddf9 PZ |
7184 | |
7185 | intel_crtc->lowfreq_avail = false; | |
09b4ddf9 | 7186 | |
8a654f3b | 7187 | intel_set_pipe_timings(intel_crtc); |
09b4ddf9 | 7188 | |
ca3a0ff8 | 7189 | if (intel_crtc->config.has_pch_encoder) { |
ca3a0ff8 DV |
7190 | intel_cpu_transcoder_set_m_n(intel_crtc, |
7191 | &intel_crtc->config.fdi_m_n); | |
7192 | } | |
09b4ddf9 | 7193 | |
6ff93609 | 7194 | haswell_set_pipeconf(crtc); |
09b4ddf9 | 7195 | |
50f3b016 | 7196 | intel_set_pipe_csc(crtc); |
86d3efce | 7197 | |
09b4ddf9 | 7198 | /* Set up the display plane register */ |
86d3efce | 7199 | I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE); |
09b4ddf9 PZ |
7200 | POSTING_READ(DSPCNTR(plane)); |
7201 | ||
7202 | ret = intel_pipe_set_base(crtc, x, y, fb); | |
7203 | ||
1f803ee5 | 7204 | return ret; |
79e53945 JB |
7205 | } |
7206 | ||
0e8ffe1b DV |
7207 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
7208 | struct intel_crtc_config *pipe_config) | |
7209 | { | |
7210 | struct drm_device *dev = crtc->base.dev; | |
7211 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa2fe9a | 7212 | enum intel_display_power_domain pfit_domain; |
0e8ffe1b DV |
7213 | uint32_t tmp; |
7214 | ||
b5482bd0 ID |
7215 | if (!intel_display_power_enabled(dev_priv, |
7216 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
7217 | return false; | |
7218 | ||
e143a21c | 7219 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 DV |
7220 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
7221 | ||
eccb140b DV |
7222 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); |
7223 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
7224 | enum pipe trans_edp_pipe; | |
7225 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
7226 | default: | |
7227 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
7228 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
7229 | case TRANS_DDI_EDP_INPUT_A_ON: | |
7230 | trans_edp_pipe = PIPE_A; | |
7231 | break; | |
7232 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
7233 | trans_edp_pipe = PIPE_B; | |
7234 | break; | |
7235 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
7236 | trans_edp_pipe = PIPE_C; | |
7237 | break; | |
7238 | } | |
7239 | ||
7240 | if (trans_edp_pipe == crtc->pipe) | |
7241 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
7242 | } | |
7243 | ||
da7e29bd | 7244 | if (!intel_display_power_enabled(dev_priv, |
eccb140b | 7245 | POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder))) |
2bfce950 PZ |
7246 | return false; |
7247 | ||
eccb140b | 7248 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); |
0e8ffe1b DV |
7249 | if (!(tmp & PIPECONF_ENABLE)) |
7250 | return false; | |
7251 | ||
88adfff1 | 7252 | /* |
f196e6be | 7253 | * Haswell has only FDI/PCH transcoder A. It is which is connected to |
88adfff1 DV |
7254 | * DDI E. So just check whether this pipe is wired to DDI E and whether |
7255 | * the PCH transcoder is on. | |
7256 | */ | |
eccb140b | 7257 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); |
88adfff1 | 7258 | if ((tmp & TRANS_DDI_PORT_MASK) == TRANS_DDI_SELECT_PORT(PORT_E) && |
ab9412ba | 7259 | I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { |
88adfff1 DV |
7260 | pipe_config->has_pch_encoder = true; |
7261 | ||
627eb5a3 DV |
7262 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); |
7263 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
7264 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
7265 | |
7266 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
627eb5a3 DV |
7267 | } |
7268 | ||
1bd1bd80 DV |
7269 | intel_get_pipe_timings(crtc, pipe_config); |
7270 | ||
2fa2fe9a | 7271 | pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
da7e29bd | 7272 | if (intel_display_power_enabled(dev_priv, pfit_domain)) |
2fa2fe9a | 7273 | ironlake_get_pfit_config(crtc, pipe_config); |
88adfff1 | 7274 | |
e59150dc JB |
7275 | if (IS_HASWELL(dev)) |
7276 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
7277 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 7278 | |
6c49f241 DV |
7279 | pipe_config->pixel_multiplier = 1; |
7280 | ||
0e8ffe1b DV |
7281 | return true; |
7282 | } | |
7283 | ||
f564048e | 7284 | static int intel_crtc_mode_set(struct drm_crtc *crtc, |
f564048e | 7285 | int x, int y, |
94352cf9 | 7286 | struct drm_framebuffer *fb) |
f564048e EA |
7287 | { |
7288 | struct drm_device *dev = crtc->dev; | |
7289 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9256aa19 | 7290 | struct intel_encoder *encoder; |
0b701d27 | 7291 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
b8cecdf5 | 7292 | struct drm_display_mode *mode = &intel_crtc->config.requested_mode; |
0b701d27 | 7293 | int pipe = intel_crtc->pipe; |
f564048e EA |
7294 | int ret; |
7295 | ||
0b701d27 | 7296 | drm_vblank_pre_modeset(dev, pipe); |
7662c8bd | 7297 | |
b8cecdf5 DV |
7298 | ret = dev_priv->display.crtc_mode_set(crtc, x, y, fb); |
7299 | ||
79e53945 | 7300 | drm_vblank_post_modeset(dev, pipe); |
5c3b82e2 | 7301 | |
9256aa19 DV |
7302 | if (ret != 0) |
7303 | return ret; | |
7304 | ||
7305 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
7306 | DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n", | |
7307 | encoder->base.base.id, | |
7308 | drm_get_encoder_name(&encoder->base), | |
7309 | mode->base.id, mode->name); | |
36f2d1f1 | 7310 | encoder->mode_set(encoder); |
9256aa19 DV |
7311 | } |
7312 | ||
7313 | return 0; | |
79e53945 JB |
7314 | } |
7315 | ||
1a91510d JN |
7316 | static struct { |
7317 | int clock; | |
7318 | u32 config; | |
7319 | } hdmi_audio_clock[] = { | |
7320 | { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 }, | |
7321 | { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */ | |
7322 | { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 }, | |
7323 | { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 }, | |
7324 | { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 }, | |
7325 | { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 }, | |
7326 | { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 }, | |
7327 | { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 }, | |
7328 | { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 }, | |
7329 | { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 }, | |
7330 | }; | |
7331 | ||
7332 | /* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */ | |
7333 | static u32 audio_config_hdmi_pixel_clock(struct drm_display_mode *mode) | |
7334 | { | |
7335 | int i; | |
7336 | ||
7337 | for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) { | |
7338 | if (mode->clock == hdmi_audio_clock[i].clock) | |
7339 | break; | |
7340 | } | |
7341 | ||
7342 | if (i == ARRAY_SIZE(hdmi_audio_clock)) { | |
7343 | DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", mode->clock); | |
7344 | i = 1; | |
7345 | } | |
7346 | ||
7347 | DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n", | |
7348 | hdmi_audio_clock[i].clock, | |
7349 | hdmi_audio_clock[i].config); | |
7350 | ||
7351 | return hdmi_audio_clock[i].config; | |
7352 | } | |
7353 | ||
3a9627f4 WF |
7354 | static bool intel_eld_uptodate(struct drm_connector *connector, |
7355 | int reg_eldv, uint32_t bits_eldv, | |
7356 | int reg_elda, uint32_t bits_elda, | |
7357 | int reg_edid) | |
7358 | { | |
7359 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7360 | uint8_t *eld = connector->eld; | |
7361 | uint32_t i; | |
7362 | ||
7363 | i = I915_READ(reg_eldv); | |
7364 | i &= bits_eldv; | |
7365 | ||
7366 | if (!eld[0]) | |
7367 | return !i; | |
7368 | ||
7369 | if (!i) | |
7370 | return false; | |
7371 | ||
7372 | i = I915_READ(reg_elda); | |
7373 | i &= ~bits_elda; | |
7374 | I915_WRITE(reg_elda, i); | |
7375 | ||
7376 | for (i = 0; i < eld[2]; i++) | |
7377 | if (I915_READ(reg_edid) != *((uint32_t *)eld + i)) | |
7378 | return false; | |
7379 | ||
7380 | return true; | |
7381 | } | |
7382 | ||
e0dac65e | 7383 | static void g4x_write_eld(struct drm_connector *connector, |
34427052 JN |
7384 | struct drm_crtc *crtc, |
7385 | struct drm_display_mode *mode) | |
e0dac65e WF |
7386 | { |
7387 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7388 | uint8_t *eld = connector->eld; | |
7389 | uint32_t eldv; | |
7390 | uint32_t len; | |
7391 | uint32_t i; | |
7392 | ||
7393 | i = I915_READ(G4X_AUD_VID_DID); | |
7394 | ||
7395 | if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL) | |
7396 | eldv = G4X_ELDV_DEVCL_DEVBLC; | |
7397 | else | |
7398 | eldv = G4X_ELDV_DEVCTG; | |
7399 | ||
3a9627f4 WF |
7400 | if (intel_eld_uptodate(connector, |
7401 | G4X_AUD_CNTL_ST, eldv, | |
7402 | G4X_AUD_CNTL_ST, G4X_ELD_ADDR, | |
7403 | G4X_HDMIW_HDMIEDID)) | |
7404 | return; | |
7405 | ||
e0dac65e WF |
7406 | i = I915_READ(G4X_AUD_CNTL_ST); |
7407 | i &= ~(eldv | G4X_ELD_ADDR); | |
7408 | len = (i >> 9) & 0x1f; /* ELD buffer size */ | |
7409 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
7410 | ||
7411 | if (!eld[0]) | |
7412 | return; | |
7413 | ||
7414 | len = min_t(uint8_t, eld[2], len); | |
7415 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7416 | for (i = 0; i < len; i++) | |
7417 | I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i)); | |
7418 | ||
7419 | i = I915_READ(G4X_AUD_CNTL_ST); | |
7420 | i |= eldv; | |
7421 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
7422 | } | |
7423 | ||
83358c85 | 7424 | static void haswell_write_eld(struct drm_connector *connector, |
34427052 JN |
7425 | struct drm_crtc *crtc, |
7426 | struct drm_display_mode *mode) | |
83358c85 WX |
7427 | { |
7428 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7429 | uint8_t *eld = connector->eld; | |
7430 | struct drm_device *dev = crtc->dev; | |
7b9f35a6 | 7431 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
83358c85 WX |
7432 | uint32_t eldv; |
7433 | uint32_t i; | |
7434 | int len; | |
7435 | int pipe = to_intel_crtc(crtc)->pipe; | |
7436 | int tmp; | |
7437 | ||
7438 | int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe); | |
7439 | int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe); | |
7440 | int aud_config = HSW_AUD_CFG(pipe); | |
7441 | int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD; | |
7442 | ||
7443 | ||
7444 | DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n"); | |
7445 | ||
7446 | /* Audio output enable */ | |
7447 | DRM_DEBUG_DRIVER("HDMI audio: enable codec\n"); | |
7448 | tmp = I915_READ(aud_cntrl_st2); | |
7449 | tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4)); | |
7450 | I915_WRITE(aud_cntrl_st2, tmp); | |
7451 | ||
7452 | /* Wait for 1 vertical blank */ | |
7453 | intel_wait_for_vblank(dev, pipe); | |
7454 | ||
7455 | /* Set ELD valid state */ | |
7456 | tmp = I915_READ(aud_cntrl_st2); | |
7e7cb34f | 7457 | DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%08x\n", tmp); |
83358c85 WX |
7458 | tmp |= (AUDIO_ELD_VALID_A << (pipe * 4)); |
7459 | I915_WRITE(aud_cntrl_st2, tmp); | |
7460 | tmp = I915_READ(aud_cntrl_st2); | |
7e7cb34f | 7461 | DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%08x\n", tmp); |
83358c85 WX |
7462 | |
7463 | /* Enable HDMI mode */ | |
7464 | tmp = I915_READ(aud_config); | |
7e7cb34f | 7465 | DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%08x\n", tmp); |
83358c85 WX |
7466 | /* clear N_programing_enable and N_value_index */ |
7467 | tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE); | |
7468 | I915_WRITE(aud_config, tmp); | |
7469 | ||
7470 | DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe)); | |
7471 | ||
7472 | eldv = AUDIO_ELD_VALID_A << (pipe * 4); | |
7b9f35a6 | 7473 | intel_crtc->eld_vld = true; |
83358c85 WX |
7474 | |
7475 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { | |
7476 | DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n"); | |
7477 | eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */ | |
7478 | I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */ | |
1a91510d JN |
7479 | } else { |
7480 | I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode)); | |
7481 | } | |
83358c85 WX |
7482 | |
7483 | if (intel_eld_uptodate(connector, | |
7484 | aud_cntrl_st2, eldv, | |
7485 | aud_cntl_st, IBX_ELD_ADDRESS, | |
7486 | hdmiw_hdmiedid)) | |
7487 | return; | |
7488 | ||
7489 | i = I915_READ(aud_cntrl_st2); | |
7490 | i &= ~eldv; | |
7491 | I915_WRITE(aud_cntrl_st2, i); | |
7492 | ||
7493 | if (!eld[0]) | |
7494 | return; | |
7495 | ||
7496 | i = I915_READ(aud_cntl_st); | |
7497 | i &= ~IBX_ELD_ADDRESS; | |
7498 | I915_WRITE(aud_cntl_st, i); | |
7499 | i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */ | |
7500 | DRM_DEBUG_DRIVER("port num:%d\n", i); | |
7501 | ||
7502 | len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */ | |
7503 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7504 | for (i = 0; i < len; i++) | |
7505 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); | |
7506 | ||
7507 | i = I915_READ(aud_cntrl_st2); | |
7508 | i |= eldv; | |
7509 | I915_WRITE(aud_cntrl_st2, i); | |
7510 | ||
7511 | } | |
7512 | ||
e0dac65e | 7513 | static void ironlake_write_eld(struct drm_connector *connector, |
34427052 JN |
7514 | struct drm_crtc *crtc, |
7515 | struct drm_display_mode *mode) | |
e0dac65e WF |
7516 | { |
7517 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7518 | uint8_t *eld = connector->eld; | |
7519 | uint32_t eldv; | |
7520 | uint32_t i; | |
7521 | int len; | |
7522 | int hdmiw_hdmiedid; | |
b6daa025 | 7523 | int aud_config; |
e0dac65e WF |
7524 | int aud_cntl_st; |
7525 | int aud_cntrl_st2; | |
9b138a83 | 7526 | int pipe = to_intel_crtc(crtc)->pipe; |
e0dac65e | 7527 | |
b3f33cbf | 7528 | if (HAS_PCH_IBX(connector->dev)) { |
9b138a83 WX |
7529 | hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe); |
7530 | aud_config = IBX_AUD_CFG(pipe); | |
7531 | aud_cntl_st = IBX_AUD_CNTL_ST(pipe); | |
1202b4c6 | 7532 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; |
9ca2fe73 ML |
7533 | } else if (IS_VALLEYVIEW(connector->dev)) { |
7534 | hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe); | |
7535 | aud_config = VLV_AUD_CFG(pipe); | |
7536 | aud_cntl_st = VLV_AUD_CNTL_ST(pipe); | |
7537 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
e0dac65e | 7538 | } else { |
9b138a83 WX |
7539 | hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe); |
7540 | aud_config = CPT_AUD_CFG(pipe); | |
7541 | aud_cntl_st = CPT_AUD_CNTL_ST(pipe); | |
1202b4c6 | 7542 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; |
e0dac65e WF |
7543 | } |
7544 | ||
9b138a83 | 7545 | DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe)); |
e0dac65e | 7546 | |
9ca2fe73 ML |
7547 | if (IS_VALLEYVIEW(connector->dev)) { |
7548 | struct intel_encoder *intel_encoder; | |
7549 | struct intel_digital_port *intel_dig_port; | |
7550 | ||
7551 | intel_encoder = intel_attached_encoder(connector); | |
7552 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
7553 | i = intel_dig_port->port; | |
7554 | } else { | |
7555 | i = I915_READ(aud_cntl_st); | |
7556 | i = (i >> 29) & DIP_PORT_SEL_MASK; | |
7557 | /* DIP_Port_Select, 0x1 = PortB */ | |
7558 | } | |
7559 | ||
e0dac65e WF |
7560 | if (!i) { |
7561 | DRM_DEBUG_DRIVER("Audio directed to unknown port\n"); | |
7562 | /* operate blindly on all ports */ | |
1202b4c6 WF |
7563 | eldv = IBX_ELD_VALIDB; |
7564 | eldv |= IBX_ELD_VALIDB << 4; | |
7565 | eldv |= IBX_ELD_VALIDB << 8; | |
e0dac65e | 7566 | } else { |
2582a850 | 7567 | DRM_DEBUG_DRIVER("ELD on port %c\n", port_name(i)); |
1202b4c6 | 7568 | eldv = IBX_ELD_VALIDB << ((i - 1) * 4); |
e0dac65e WF |
7569 | } |
7570 | ||
3a9627f4 WF |
7571 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { |
7572 | DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n"); | |
7573 | eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */ | |
b6daa025 | 7574 | I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */ |
1a91510d JN |
7575 | } else { |
7576 | I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode)); | |
7577 | } | |
e0dac65e | 7578 | |
3a9627f4 WF |
7579 | if (intel_eld_uptodate(connector, |
7580 | aud_cntrl_st2, eldv, | |
7581 | aud_cntl_st, IBX_ELD_ADDRESS, | |
7582 | hdmiw_hdmiedid)) | |
7583 | return; | |
7584 | ||
e0dac65e WF |
7585 | i = I915_READ(aud_cntrl_st2); |
7586 | i &= ~eldv; | |
7587 | I915_WRITE(aud_cntrl_st2, i); | |
7588 | ||
7589 | if (!eld[0]) | |
7590 | return; | |
7591 | ||
e0dac65e | 7592 | i = I915_READ(aud_cntl_st); |
1202b4c6 | 7593 | i &= ~IBX_ELD_ADDRESS; |
e0dac65e WF |
7594 | I915_WRITE(aud_cntl_st, i); |
7595 | ||
7596 | len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */ | |
7597 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7598 | for (i = 0; i < len; i++) | |
7599 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); | |
7600 | ||
7601 | i = I915_READ(aud_cntrl_st2); | |
7602 | i |= eldv; | |
7603 | I915_WRITE(aud_cntrl_st2, i); | |
7604 | } | |
7605 | ||
7606 | void intel_write_eld(struct drm_encoder *encoder, | |
7607 | struct drm_display_mode *mode) | |
7608 | { | |
7609 | struct drm_crtc *crtc = encoder->crtc; | |
7610 | struct drm_connector *connector; | |
7611 | struct drm_device *dev = encoder->dev; | |
7612 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7613 | ||
7614 | connector = drm_select_eld(encoder, mode); | |
7615 | if (!connector) | |
7616 | return; | |
7617 | ||
7618 | DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", | |
7619 | connector->base.id, | |
7620 | drm_get_connector_name(connector), | |
7621 | connector->encoder->base.id, | |
7622 | drm_get_encoder_name(connector->encoder)); | |
7623 | ||
7624 | connector->eld[6] = drm_av_sync_delay(connector, mode) / 2; | |
7625 | ||
7626 | if (dev_priv->display.write_eld) | |
34427052 | 7627 | dev_priv->display.write_eld(connector, crtc, mode); |
e0dac65e WF |
7628 | } |
7629 | ||
560b85bb CW |
7630 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
7631 | { | |
7632 | struct drm_device *dev = crtc->dev; | |
7633 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7634 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7635 | bool visible = base != 0; | |
7636 | u32 cntl; | |
7637 | ||
7638 | if (intel_crtc->cursor_visible == visible) | |
7639 | return; | |
7640 | ||
9db4a9c7 | 7641 | cntl = I915_READ(_CURACNTR); |
560b85bb CW |
7642 | if (visible) { |
7643 | /* On these chipsets we can only modify the base whilst | |
7644 | * the cursor is disabled. | |
7645 | */ | |
9db4a9c7 | 7646 | I915_WRITE(_CURABASE, base); |
560b85bb CW |
7647 | |
7648 | cntl &= ~(CURSOR_FORMAT_MASK); | |
7649 | /* XXX width must be 64, stride 256 => 0x00 << 28 */ | |
7650 | cntl |= CURSOR_ENABLE | | |
7651 | CURSOR_GAMMA_ENABLE | | |
7652 | CURSOR_FORMAT_ARGB; | |
7653 | } else | |
7654 | cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE); | |
9db4a9c7 | 7655 | I915_WRITE(_CURACNTR, cntl); |
560b85bb CW |
7656 | |
7657 | intel_crtc->cursor_visible = visible; | |
7658 | } | |
7659 | ||
7660 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) | |
7661 | { | |
7662 | struct drm_device *dev = crtc->dev; | |
7663 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7664 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7665 | int pipe = intel_crtc->pipe; | |
7666 | bool visible = base != 0; | |
7667 | ||
7668 | if (intel_crtc->cursor_visible != visible) { | |
548f245b | 7669 | uint32_t cntl = I915_READ(CURCNTR(pipe)); |
560b85bb CW |
7670 | if (base) { |
7671 | cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT); | |
7672 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
7673 | cntl |= pipe << 28; /* Connect to correct pipe */ | |
7674 | } else { | |
7675 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
7676 | cntl |= CURSOR_MODE_DISABLE; | |
7677 | } | |
9db4a9c7 | 7678 | I915_WRITE(CURCNTR(pipe), cntl); |
560b85bb CW |
7679 | |
7680 | intel_crtc->cursor_visible = visible; | |
7681 | } | |
7682 | /* and commit changes on next vblank */ | |
b2ea8ef5 | 7683 | POSTING_READ(CURCNTR(pipe)); |
9db4a9c7 | 7684 | I915_WRITE(CURBASE(pipe), base); |
b2ea8ef5 | 7685 | POSTING_READ(CURBASE(pipe)); |
560b85bb CW |
7686 | } |
7687 | ||
65a21cd6 JB |
7688 | static void ivb_update_cursor(struct drm_crtc *crtc, u32 base) |
7689 | { | |
7690 | struct drm_device *dev = crtc->dev; | |
7691 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7692 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7693 | int pipe = intel_crtc->pipe; | |
7694 | bool visible = base != 0; | |
7695 | ||
7696 | if (intel_crtc->cursor_visible != visible) { | |
7697 | uint32_t cntl = I915_READ(CURCNTR_IVB(pipe)); | |
7698 | if (base) { | |
7699 | cntl &= ~CURSOR_MODE; | |
7700 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
7701 | } else { | |
7702 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
7703 | cntl |= CURSOR_MODE_DISABLE; | |
7704 | } | |
6bbfa1c5 | 7705 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
86d3efce | 7706 | cntl |= CURSOR_PIPE_CSC_ENABLE; |
1f5d76db PZ |
7707 | cntl &= ~CURSOR_TRICKLE_FEED_DISABLE; |
7708 | } | |
65a21cd6 JB |
7709 | I915_WRITE(CURCNTR_IVB(pipe), cntl); |
7710 | ||
7711 | intel_crtc->cursor_visible = visible; | |
7712 | } | |
7713 | /* and commit changes on next vblank */ | |
b2ea8ef5 | 7714 | POSTING_READ(CURCNTR_IVB(pipe)); |
65a21cd6 | 7715 | I915_WRITE(CURBASE_IVB(pipe), base); |
b2ea8ef5 | 7716 | POSTING_READ(CURBASE_IVB(pipe)); |
65a21cd6 JB |
7717 | } |
7718 | ||
cda4b7d3 | 7719 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
7720 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
7721 | bool on) | |
cda4b7d3 CW |
7722 | { |
7723 | struct drm_device *dev = crtc->dev; | |
7724 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7725 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7726 | int pipe = intel_crtc->pipe; | |
7727 | int x = intel_crtc->cursor_x; | |
7728 | int y = intel_crtc->cursor_y; | |
d6e4db15 | 7729 | u32 base = 0, pos = 0; |
cda4b7d3 CW |
7730 | bool visible; |
7731 | ||
d6e4db15 | 7732 | if (on) |
cda4b7d3 | 7733 | base = intel_crtc->cursor_addr; |
cda4b7d3 | 7734 | |
d6e4db15 VS |
7735 | if (x >= intel_crtc->config.pipe_src_w) |
7736 | base = 0; | |
7737 | ||
7738 | if (y >= intel_crtc->config.pipe_src_h) | |
cda4b7d3 CW |
7739 | base = 0; |
7740 | ||
7741 | if (x < 0) { | |
efc9064e | 7742 | if (x + intel_crtc->cursor_width <= 0) |
cda4b7d3 CW |
7743 | base = 0; |
7744 | ||
7745 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
7746 | x = -x; | |
7747 | } | |
7748 | pos |= x << CURSOR_X_SHIFT; | |
7749 | ||
7750 | if (y < 0) { | |
efc9064e | 7751 | if (y + intel_crtc->cursor_height <= 0) |
cda4b7d3 CW |
7752 | base = 0; |
7753 | ||
7754 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
7755 | y = -y; | |
7756 | } | |
7757 | pos |= y << CURSOR_Y_SHIFT; | |
7758 | ||
7759 | visible = base != 0; | |
560b85bb | 7760 | if (!visible && !intel_crtc->cursor_visible) |
cda4b7d3 CW |
7761 | return; |
7762 | ||
b3dc685e | 7763 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
65a21cd6 JB |
7764 | I915_WRITE(CURPOS_IVB(pipe), pos); |
7765 | ivb_update_cursor(crtc, base); | |
7766 | } else { | |
7767 | I915_WRITE(CURPOS(pipe), pos); | |
7768 | if (IS_845G(dev) || IS_I865G(dev)) | |
7769 | i845_update_cursor(crtc, base); | |
7770 | else | |
7771 | i9xx_update_cursor(crtc, base); | |
7772 | } | |
cda4b7d3 CW |
7773 | } |
7774 | ||
79e53945 | 7775 | static int intel_crtc_cursor_set(struct drm_crtc *crtc, |
05394f39 | 7776 | struct drm_file *file, |
79e53945 JB |
7777 | uint32_t handle, |
7778 | uint32_t width, uint32_t height) | |
7779 | { | |
7780 | struct drm_device *dev = crtc->dev; | |
7781 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7782 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
05394f39 | 7783 | struct drm_i915_gem_object *obj; |
cda4b7d3 | 7784 | uint32_t addr; |
3f8bc370 | 7785 | int ret; |
79e53945 | 7786 | |
79e53945 JB |
7787 | /* if we want to turn off the cursor ignore width and height */ |
7788 | if (!handle) { | |
28c97730 | 7789 | DRM_DEBUG_KMS("cursor off\n"); |
3f8bc370 | 7790 | addr = 0; |
05394f39 | 7791 | obj = NULL; |
5004417d | 7792 | mutex_lock(&dev->struct_mutex); |
3f8bc370 | 7793 | goto finish; |
79e53945 JB |
7794 | } |
7795 | ||
7796 | /* Currently we only support 64x64 cursors */ | |
7797 | if (width != 64 || height != 64) { | |
7798 | DRM_ERROR("we currently only support 64x64 cursors\n"); | |
7799 | return -EINVAL; | |
7800 | } | |
7801 | ||
05394f39 | 7802 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle)); |
c8725226 | 7803 | if (&obj->base == NULL) |
79e53945 JB |
7804 | return -ENOENT; |
7805 | ||
05394f39 | 7806 | if (obj->base.size < width * height * 4) { |
3b25b31f | 7807 | DRM_DEBUG_KMS("buffer is to small\n"); |
34b8686e DA |
7808 | ret = -ENOMEM; |
7809 | goto fail; | |
79e53945 JB |
7810 | } |
7811 | ||
71acb5eb | 7812 | /* we only need to pin inside GTT if cursor is non-phy */ |
7f9872e0 | 7813 | mutex_lock(&dev->struct_mutex); |
3d13ef2e | 7814 | if (!INTEL_INFO(dev)->cursor_needs_physical) { |
693db184 CW |
7815 | unsigned alignment; |
7816 | ||
d9e86c0e | 7817 | if (obj->tiling_mode) { |
3b25b31f | 7818 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
d9e86c0e CW |
7819 | ret = -EINVAL; |
7820 | goto fail_locked; | |
7821 | } | |
7822 | ||
693db184 CW |
7823 | /* Note that the w/a also requires 2 PTE of padding following |
7824 | * the bo. We currently fill all unused PTE with the shadow | |
7825 | * page and so we should always have valid PTE following the | |
7826 | * cursor preventing the VT-d warning. | |
7827 | */ | |
7828 | alignment = 0; | |
7829 | if (need_vtd_wa(dev)) | |
7830 | alignment = 64*1024; | |
7831 | ||
7832 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, NULL); | |
e7b526bb | 7833 | if (ret) { |
3b25b31f | 7834 | DRM_DEBUG_KMS("failed to move cursor bo into the GTT\n"); |
2da3b9b9 | 7835 | goto fail_locked; |
e7b526bb CW |
7836 | } |
7837 | ||
d9e86c0e CW |
7838 | ret = i915_gem_object_put_fence(obj); |
7839 | if (ret) { | |
3b25b31f | 7840 | DRM_DEBUG_KMS("failed to release fence for cursor"); |
d9e86c0e CW |
7841 | goto fail_unpin; |
7842 | } | |
7843 | ||
f343c5f6 | 7844 | addr = i915_gem_obj_ggtt_offset(obj); |
71acb5eb | 7845 | } else { |
6eeefaf3 | 7846 | int align = IS_I830(dev) ? 16 * 1024 : 256; |
05394f39 | 7847 | ret = i915_gem_attach_phys_object(dev, obj, |
6eeefaf3 CW |
7848 | (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1, |
7849 | align); | |
71acb5eb | 7850 | if (ret) { |
3b25b31f | 7851 | DRM_DEBUG_KMS("failed to attach phys object\n"); |
7f9872e0 | 7852 | goto fail_locked; |
71acb5eb | 7853 | } |
05394f39 | 7854 | addr = obj->phys_obj->handle->busaddr; |
3f8bc370 KH |
7855 | } |
7856 | ||
a6c45cf0 | 7857 | if (IS_GEN2(dev)) |
14b60391 JB |
7858 | I915_WRITE(CURSIZE, (height << 12) | width); |
7859 | ||
3f8bc370 | 7860 | finish: |
3f8bc370 | 7861 | if (intel_crtc->cursor_bo) { |
3d13ef2e | 7862 | if (INTEL_INFO(dev)->cursor_needs_physical) { |
05394f39 | 7863 | if (intel_crtc->cursor_bo != obj) |
71acb5eb DA |
7864 | i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo); |
7865 | } else | |
cc98b413 | 7866 | i915_gem_object_unpin_from_display_plane(intel_crtc->cursor_bo); |
05394f39 | 7867 | drm_gem_object_unreference(&intel_crtc->cursor_bo->base); |
3f8bc370 | 7868 | } |
80824003 | 7869 | |
7f9872e0 | 7870 | mutex_unlock(&dev->struct_mutex); |
3f8bc370 KH |
7871 | |
7872 | intel_crtc->cursor_addr = addr; | |
05394f39 | 7873 | intel_crtc->cursor_bo = obj; |
cda4b7d3 CW |
7874 | intel_crtc->cursor_width = width; |
7875 | intel_crtc->cursor_height = height; | |
7876 | ||
f2f5f771 VS |
7877 | if (intel_crtc->active) |
7878 | intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL); | |
3f8bc370 | 7879 | |
79e53945 | 7880 | return 0; |
e7b526bb | 7881 | fail_unpin: |
cc98b413 | 7882 | i915_gem_object_unpin_from_display_plane(obj); |
7f9872e0 | 7883 | fail_locked: |
34b8686e | 7884 | mutex_unlock(&dev->struct_mutex); |
bc9025bd | 7885 | fail: |
05394f39 | 7886 | drm_gem_object_unreference_unlocked(&obj->base); |
34b8686e | 7887 | return ret; |
79e53945 JB |
7888 | } |
7889 | ||
7890 | static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y) | |
7891 | { | |
79e53945 | 7892 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 7893 | |
92e76c8c VS |
7894 | intel_crtc->cursor_x = clamp_t(int, x, SHRT_MIN, SHRT_MAX); |
7895 | intel_crtc->cursor_y = clamp_t(int, y, SHRT_MIN, SHRT_MAX); | |
652c393a | 7896 | |
f2f5f771 VS |
7897 | if (intel_crtc->active) |
7898 | intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL); | |
79e53945 JB |
7899 | |
7900 | return 0; | |
b8c00ac5 DA |
7901 | } |
7902 | ||
79e53945 | 7903 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 7904 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 7905 | { |
7203425a | 7906 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 7907 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 7908 | |
7203425a | 7909 | for (i = start; i < end; i++) { |
79e53945 JB |
7910 | intel_crtc->lut_r[i] = red[i] >> 8; |
7911 | intel_crtc->lut_g[i] = green[i] >> 8; | |
7912 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
7913 | } | |
7914 | ||
7915 | intel_crtc_load_lut(crtc); | |
7916 | } | |
7917 | ||
79e53945 JB |
7918 | /* VESA 640x480x72Hz mode to set on the pipe */ |
7919 | static struct drm_display_mode load_detect_mode = { | |
7920 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
7921 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
7922 | }; | |
7923 | ||
a8bb6818 DV |
7924 | struct drm_framebuffer * |
7925 | __intel_framebuffer_create(struct drm_device *dev, | |
7926 | struct drm_mode_fb_cmd2 *mode_cmd, | |
7927 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
7928 | { |
7929 | struct intel_framebuffer *intel_fb; | |
7930 | int ret; | |
7931 | ||
7932 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
7933 | if (!intel_fb) { | |
7934 | drm_gem_object_unreference_unlocked(&obj->base); | |
7935 | return ERR_PTR(-ENOMEM); | |
7936 | } | |
7937 | ||
7938 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
7939 | if (ret) |
7940 | goto err; | |
d2dff872 CW |
7941 | |
7942 | return &intel_fb->base; | |
dd4916c5 DV |
7943 | err: |
7944 | drm_gem_object_unreference_unlocked(&obj->base); | |
7945 | kfree(intel_fb); | |
7946 | ||
7947 | return ERR_PTR(ret); | |
d2dff872 CW |
7948 | } |
7949 | ||
b5ea642a | 7950 | static struct drm_framebuffer * |
a8bb6818 DV |
7951 | intel_framebuffer_create(struct drm_device *dev, |
7952 | struct drm_mode_fb_cmd2 *mode_cmd, | |
7953 | struct drm_i915_gem_object *obj) | |
7954 | { | |
7955 | struct drm_framebuffer *fb; | |
7956 | int ret; | |
7957 | ||
7958 | ret = i915_mutex_lock_interruptible(dev); | |
7959 | if (ret) | |
7960 | return ERR_PTR(ret); | |
7961 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
7962 | mutex_unlock(&dev->struct_mutex); | |
7963 | ||
7964 | return fb; | |
7965 | } | |
7966 | ||
d2dff872 CW |
7967 | static u32 |
7968 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
7969 | { | |
7970 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
7971 | return ALIGN(pitch, 64); | |
7972 | } | |
7973 | ||
7974 | static u32 | |
7975 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
7976 | { | |
7977 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
7978 | return ALIGN(pitch * mode->vdisplay, PAGE_SIZE); | |
7979 | } | |
7980 | ||
7981 | static struct drm_framebuffer * | |
7982 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
7983 | struct drm_display_mode *mode, | |
7984 | int depth, int bpp) | |
7985 | { | |
7986 | struct drm_i915_gem_object *obj; | |
0fed39bd | 7987 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 CW |
7988 | |
7989 | obj = i915_gem_alloc_object(dev, | |
7990 | intel_framebuffer_size_for_mode(mode, bpp)); | |
7991 | if (obj == NULL) | |
7992 | return ERR_PTR(-ENOMEM); | |
7993 | ||
7994 | mode_cmd.width = mode->hdisplay; | |
7995 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
7996 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
7997 | bpp); | |
5ca0c34a | 7998 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 CW |
7999 | |
8000 | return intel_framebuffer_create(dev, &mode_cmd, obj); | |
8001 | } | |
8002 | ||
8003 | static struct drm_framebuffer * | |
8004 | mode_fits_in_fbdev(struct drm_device *dev, | |
8005 | struct drm_display_mode *mode) | |
8006 | { | |
4520f53a | 8007 | #ifdef CONFIG_DRM_I915_FBDEV |
d2dff872 CW |
8008 | struct drm_i915_private *dev_priv = dev->dev_private; |
8009 | struct drm_i915_gem_object *obj; | |
8010 | struct drm_framebuffer *fb; | |
8011 | ||
4c0e5528 | 8012 | if (!dev_priv->fbdev) |
d2dff872 CW |
8013 | return NULL; |
8014 | ||
4c0e5528 | 8015 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
8016 | return NULL; |
8017 | ||
4c0e5528 DV |
8018 | obj = dev_priv->fbdev->fb->obj; |
8019 | BUG_ON(!obj); | |
8020 | ||
8bcd4553 | 8021 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
8022 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
8023 | fb->bits_per_pixel)) | |
d2dff872 CW |
8024 | return NULL; |
8025 | ||
01f2c773 | 8026 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
8027 | return NULL; |
8028 | ||
8029 | return fb; | |
4520f53a DV |
8030 | #else |
8031 | return NULL; | |
8032 | #endif | |
d2dff872 CW |
8033 | } |
8034 | ||
d2434ab7 | 8035 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 8036 | struct drm_display_mode *mode, |
8261b191 | 8037 | struct intel_load_detect_pipe *old) |
79e53945 JB |
8038 | { |
8039 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
8040 | struct intel_encoder *intel_encoder = |
8041 | intel_attached_encoder(connector); | |
79e53945 | 8042 | struct drm_crtc *possible_crtc; |
4ef69c7a | 8043 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
8044 | struct drm_crtc *crtc = NULL; |
8045 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 8046 | struct drm_framebuffer *fb; |
79e53945 JB |
8047 | int i = -1; |
8048 | ||
d2dff872 CW |
8049 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
8050 | connector->base.id, drm_get_connector_name(connector), | |
8051 | encoder->base.id, drm_get_encoder_name(encoder)); | |
8052 | ||
79e53945 JB |
8053 | /* |
8054 | * Algorithm gets a little messy: | |
7a5e4805 | 8055 | * |
79e53945 JB |
8056 | * - if the connector already has an assigned crtc, use it (but make |
8057 | * sure it's on first) | |
7a5e4805 | 8058 | * |
79e53945 JB |
8059 | * - try to find the first unused crtc that can drive this connector, |
8060 | * and use that if we find one | |
79e53945 JB |
8061 | */ |
8062 | ||
8063 | /* See if we already have a CRTC for this connector */ | |
8064 | if (encoder->crtc) { | |
8065 | crtc = encoder->crtc; | |
8261b191 | 8066 | |
7b24056b DV |
8067 | mutex_lock(&crtc->mutex); |
8068 | ||
24218aac | 8069 | old->dpms_mode = connector->dpms; |
8261b191 CW |
8070 | old->load_detect_temp = false; |
8071 | ||
8072 | /* Make sure the crtc and connector are running */ | |
24218aac DV |
8073 | if (connector->dpms != DRM_MODE_DPMS_ON) |
8074 | connector->funcs->dpms(connector, DRM_MODE_DPMS_ON); | |
8261b191 | 8075 | |
7173188d | 8076 | return true; |
79e53945 JB |
8077 | } |
8078 | ||
8079 | /* Find an unused one (if possible) */ | |
8080 | list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) { | |
8081 | i++; | |
8082 | if (!(encoder->possible_crtcs & (1 << i))) | |
8083 | continue; | |
8084 | if (!possible_crtc->enabled) { | |
8085 | crtc = possible_crtc; | |
8086 | break; | |
8087 | } | |
79e53945 JB |
8088 | } |
8089 | ||
8090 | /* | |
8091 | * If we didn't find an unused CRTC, don't use any. | |
8092 | */ | |
8093 | if (!crtc) { | |
7173188d CW |
8094 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
8095 | return false; | |
79e53945 JB |
8096 | } |
8097 | ||
7b24056b | 8098 | mutex_lock(&crtc->mutex); |
fc303101 DV |
8099 | intel_encoder->new_crtc = to_intel_crtc(crtc); |
8100 | to_intel_connector(connector)->new_encoder = intel_encoder; | |
79e53945 JB |
8101 | |
8102 | intel_crtc = to_intel_crtc(crtc); | |
412b61d8 VS |
8103 | intel_crtc->new_enabled = true; |
8104 | intel_crtc->new_config = &intel_crtc->config; | |
24218aac | 8105 | old->dpms_mode = connector->dpms; |
8261b191 | 8106 | old->load_detect_temp = true; |
d2dff872 | 8107 | old->release_fb = NULL; |
79e53945 | 8108 | |
6492711d CW |
8109 | if (!mode) |
8110 | mode = &load_detect_mode; | |
79e53945 | 8111 | |
d2dff872 CW |
8112 | /* We need a framebuffer large enough to accommodate all accesses |
8113 | * that the plane may generate whilst we perform load detection. | |
8114 | * We can not rely on the fbcon either being present (we get called | |
8115 | * during its initialisation to detect all boot displays, or it may | |
8116 | * not even exist) or that it is large enough to satisfy the | |
8117 | * requested mode. | |
8118 | */ | |
94352cf9 DV |
8119 | fb = mode_fits_in_fbdev(dev, mode); |
8120 | if (fb == NULL) { | |
d2dff872 | 8121 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 DV |
8122 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
8123 | old->release_fb = fb; | |
d2dff872 CW |
8124 | } else |
8125 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 8126 | if (IS_ERR(fb)) { |
d2dff872 | 8127 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 8128 | goto fail; |
79e53945 | 8129 | } |
79e53945 | 8130 | |
c0c36b94 | 8131 | if (intel_set_mode(crtc, mode, 0, 0, fb)) { |
6492711d | 8132 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
8133 | if (old->release_fb) |
8134 | old->release_fb->funcs->destroy(old->release_fb); | |
412b61d8 | 8135 | goto fail; |
79e53945 | 8136 | } |
7173188d | 8137 | |
79e53945 | 8138 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 8139 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 8140 | return true; |
412b61d8 VS |
8141 | |
8142 | fail: | |
8143 | intel_crtc->new_enabled = crtc->enabled; | |
8144 | if (intel_crtc->new_enabled) | |
8145 | intel_crtc->new_config = &intel_crtc->config; | |
8146 | else | |
8147 | intel_crtc->new_config = NULL; | |
8148 | mutex_unlock(&crtc->mutex); | |
8149 | return false; | |
79e53945 JB |
8150 | } |
8151 | ||
d2434ab7 | 8152 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
8261b191 | 8153 | struct intel_load_detect_pipe *old) |
79e53945 | 8154 | { |
d2434ab7 DV |
8155 | struct intel_encoder *intel_encoder = |
8156 | intel_attached_encoder(connector); | |
4ef69c7a | 8157 | struct drm_encoder *encoder = &intel_encoder->base; |
7b24056b | 8158 | struct drm_crtc *crtc = encoder->crtc; |
412b61d8 | 8159 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 8160 | |
d2dff872 CW |
8161 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
8162 | connector->base.id, drm_get_connector_name(connector), | |
8163 | encoder->base.id, drm_get_encoder_name(encoder)); | |
8164 | ||
8261b191 | 8165 | if (old->load_detect_temp) { |
fc303101 DV |
8166 | to_intel_connector(connector)->new_encoder = NULL; |
8167 | intel_encoder->new_crtc = NULL; | |
412b61d8 VS |
8168 | intel_crtc->new_enabled = false; |
8169 | intel_crtc->new_config = NULL; | |
fc303101 | 8170 | intel_set_mode(crtc, NULL, 0, 0, NULL); |
d2dff872 | 8171 | |
36206361 DV |
8172 | if (old->release_fb) { |
8173 | drm_framebuffer_unregister_private(old->release_fb); | |
8174 | drm_framebuffer_unreference(old->release_fb); | |
8175 | } | |
d2dff872 | 8176 | |
67c96400 | 8177 | mutex_unlock(&crtc->mutex); |
0622a53c | 8178 | return; |
79e53945 JB |
8179 | } |
8180 | ||
c751ce4f | 8181 | /* Switch crtc and encoder back off if necessary */ |
24218aac DV |
8182 | if (old->dpms_mode != DRM_MODE_DPMS_ON) |
8183 | connector->funcs->dpms(connector, old->dpms_mode); | |
7b24056b DV |
8184 | |
8185 | mutex_unlock(&crtc->mutex); | |
79e53945 JB |
8186 | } |
8187 | ||
da4a1efa VS |
8188 | static int i9xx_pll_refclk(struct drm_device *dev, |
8189 | const struct intel_crtc_config *pipe_config) | |
8190 | { | |
8191 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8192 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
8193 | ||
8194 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 8195 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
8196 | else if (HAS_PCH_SPLIT(dev)) |
8197 | return 120000; | |
8198 | else if (!IS_GEN2(dev)) | |
8199 | return 96000; | |
8200 | else | |
8201 | return 48000; | |
8202 | } | |
8203 | ||
79e53945 | 8204 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc JB |
8205 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
8206 | struct intel_crtc_config *pipe_config) | |
79e53945 | 8207 | { |
f1f644dc | 8208 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 8209 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 8210 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 8211 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 JB |
8212 | u32 fp; |
8213 | intel_clock_t clock; | |
da4a1efa | 8214 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
8215 | |
8216 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 8217 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 8218 | else |
293623f7 | 8219 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
8220 | |
8221 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
8222 | if (IS_PINEVIEW(dev)) { |
8223 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
8224 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
8225 | } else { |
8226 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
8227 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
8228 | } | |
8229 | ||
a6c45cf0 | 8230 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
8231 | if (IS_PINEVIEW(dev)) |
8232 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
8233 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
8234 | else |
8235 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
8236 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
8237 | ||
8238 | switch (dpll & DPLL_MODE_MASK) { | |
8239 | case DPLLB_MODE_DAC_SERIAL: | |
8240 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
8241 | 5 : 10; | |
8242 | break; | |
8243 | case DPLLB_MODE_LVDS: | |
8244 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
8245 | 7 : 14; | |
8246 | break; | |
8247 | default: | |
28c97730 | 8248 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 8249 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 8250 | return; |
79e53945 JB |
8251 | } |
8252 | ||
ac58c3f0 | 8253 | if (IS_PINEVIEW(dev)) |
da4a1efa | 8254 | pineview_clock(refclk, &clock); |
ac58c3f0 | 8255 | else |
da4a1efa | 8256 | i9xx_clock(refclk, &clock); |
79e53945 | 8257 | } else { |
0fb58223 | 8258 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 8259 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
8260 | |
8261 | if (is_lvds) { | |
8262 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
8263 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
8264 | |
8265 | if (lvds & LVDS_CLKB_POWER_UP) | |
8266 | clock.p2 = 7; | |
8267 | else | |
8268 | clock.p2 = 14; | |
79e53945 JB |
8269 | } else { |
8270 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
8271 | clock.p1 = 2; | |
8272 | else { | |
8273 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
8274 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
8275 | } | |
8276 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
8277 | clock.p2 = 4; | |
8278 | else | |
8279 | clock.p2 = 2; | |
79e53945 | 8280 | } |
da4a1efa VS |
8281 | |
8282 | i9xx_clock(refclk, &clock); | |
79e53945 JB |
8283 | } |
8284 | ||
18442d08 VS |
8285 | /* |
8286 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 8287 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
8288 | * encoder's get_config() function. |
8289 | */ | |
8290 | pipe_config->port_clock = clock.dot; | |
f1f644dc JB |
8291 | } |
8292 | ||
6878da05 VS |
8293 | int intel_dotclock_calculate(int link_freq, |
8294 | const struct intel_link_m_n *m_n) | |
f1f644dc | 8295 | { |
f1f644dc JB |
8296 | /* |
8297 | * The calculation for the data clock is: | |
1041a02f | 8298 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 8299 | * But we want to avoid losing precison if possible, so: |
1041a02f | 8300 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
8301 | * |
8302 | * and the link clock is simpler: | |
1041a02f | 8303 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
8304 | */ |
8305 | ||
6878da05 VS |
8306 | if (!m_n->link_n) |
8307 | return 0; | |
f1f644dc | 8308 | |
6878da05 VS |
8309 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
8310 | } | |
f1f644dc | 8311 | |
18442d08 VS |
8312 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
8313 | struct intel_crtc_config *pipe_config) | |
6878da05 VS |
8314 | { |
8315 | struct drm_device *dev = crtc->base.dev; | |
79e53945 | 8316 | |
18442d08 VS |
8317 | /* read out port_clock from the DPLL */ |
8318 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 8319 | |
f1f644dc | 8320 | /* |
18442d08 | 8321 | * This value does not include pixel_multiplier. |
241bfc38 | 8322 | * We will check that port_clock and adjusted_mode.crtc_clock |
18442d08 VS |
8323 | * agree once we know their relationship in the encoder's |
8324 | * get_config() function. | |
79e53945 | 8325 | */ |
241bfc38 | 8326 | pipe_config->adjusted_mode.crtc_clock = |
18442d08 VS |
8327 | intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000, |
8328 | &pipe_config->fdi_m_n); | |
79e53945 JB |
8329 | } |
8330 | ||
8331 | /** Returns the currently programmed mode of the given pipe. */ | |
8332 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
8333 | struct drm_crtc *crtc) | |
8334 | { | |
548f245b | 8335 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 8336 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
3b117c8f | 8337 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
79e53945 | 8338 | struct drm_display_mode *mode; |
f1f644dc | 8339 | struct intel_crtc_config pipe_config; |
fe2b8f9d PZ |
8340 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
8341 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
8342 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
8343 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 8344 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
8345 | |
8346 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
8347 | if (!mode) | |
8348 | return NULL; | |
8349 | ||
f1f644dc JB |
8350 | /* |
8351 | * Construct a pipe_config sufficient for getting the clock info | |
8352 | * back out of crtc_clock_get. | |
8353 | * | |
8354 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
8355 | * to use a real value here instead. | |
8356 | */ | |
293623f7 | 8357 | pipe_config.cpu_transcoder = (enum transcoder) pipe; |
f1f644dc | 8358 | pipe_config.pixel_multiplier = 1; |
293623f7 VS |
8359 | pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe)); |
8360 | pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
8361 | pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
f1f644dc JB |
8362 | i9xx_crtc_clock_get(intel_crtc, &pipe_config); |
8363 | ||
773ae034 | 8364 | mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier; |
79e53945 JB |
8365 | mode->hdisplay = (htot & 0xffff) + 1; |
8366 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
8367 | mode->hsync_start = (hsync & 0xffff) + 1; | |
8368 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
8369 | mode->vdisplay = (vtot & 0xffff) + 1; | |
8370 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
8371 | mode->vsync_start = (vsync & 0xffff) + 1; | |
8372 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
8373 | ||
8374 | drm_mode_set_name(mode); | |
79e53945 JB |
8375 | |
8376 | return mode; | |
8377 | } | |
8378 | ||
3dec0095 | 8379 | static void intel_increase_pllclock(struct drm_crtc *crtc) |
652c393a JB |
8380 | { |
8381 | struct drm_device *dev = crtc->dev; | |
8382 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8383 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8384 | int pipe = intel_crtc->pipe; | |
dbdc6479 JB |
8385 | int dpll_reg = DPLL(pipe); |
8386 | int dpll; | |
652c393a | 8387 | |
bad720ff | 8388 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
8389 | return; |
8390 | ||
8391 | if (!dev_priv->lvds_downclock_avail) | |
8392 | return; | |
8393 | ||
dbdc6479 | 8394 | dpll = I915_READ(dpll_reg); |
652c393a | 8395 | if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) { |
44d98a61 | 8396 | DRM_DEBUG_DRIVER("upclocking LVDS\n"); |
652c393a | 8397 | |
8ac5a6d5 | 8398 | assert_panel_unlocked(dev_priv, pipe); |
652c393a JB |
8399 | |
8400 | dpll &= ~DISPLAY_RATE_SELECT_FPA1; | |
8401 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 8402 | intel_wait_for_vblank(dev, pipe); |
dbdc6479 | 8403 | |
652c393a JB |
8404 | dpll = I915_READ(dpll_reg); |
8405 | if (dpll & DISPLAY_RATE_SELECT_FPA1) | |
44d98a61 | 8406 | DRM_DEBUG_DRIVER("failed to upclock LVDS!\n"); |
652c393a | 8407 | } |
652c393a JB |
8408 | } |
8409 | ||
8410 | static void intel_decrease_pllclock(struct drm_crtc *crtc) | |
8411 | { | |
8412 | struct drm_device *dev = crtc->dev; | |
8413 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8414 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
652c393a | 8415 | |
bad720ff | 8416 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
8417 | return; |
8418 | ||
8419 | if (!dev_priv->lvds_downclock_avail) | |
8420 | return; | |
8421 | ||
8422 | /* | |
8423 | * Since this is called by a timer, we should never get here in | |
8424 | * the manual case. | |
8425 | */ | |
8426 | if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) { | |
dc257cf1 DV |
8427 | int pipe = intel_crtc->pipe; |
8428 | int dpll_reg = DPLL(pipe); | |
8429 | int dpll; | |
f6e5b160 | 8430 | |
44d98a61 | 8431 | DRM_DEBUG_DRIVER("downclocking LVDS\n"); |
652c393a | 8432 | |
8ac5a6d5 | 8433 | assert_panel_unlocked(dev_priv, pipe); |
652c393a | 8434 | |
dc257cf1 | 8435 | dpll = I915_READ(dpll_reg); |
652c393a JB |
8436 | dpll |= DISPLAY_RATE_SELECT_FPA1; |
8437 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 8438 | intel_wait_for_vblank(dev, pipe); |
652c393a JB |
8439 | dpll = I915_READ(dpll_reg); |
8440 | if (!(dpll & DISPLAY_RATE_SELECT_FPA1)) | |
44d98a61 | 8441 | DRM_DEBUG_DRIVER("failed to downclock LVDS!\n"); |
652c393a JB |
8442 | } |
8443 | ||
8444 | } | |
8445 | ||
f047e395 CW |
8446 | void intel_mark_busy(struct drm_device *dev) |
8447 | { | |
c67a470b PZ |
8448 | struct drm_i915_private *dev_priv = dev->dev_private; |
8449 | ||
f62a0076 CW |
8450 | if (dev_priv->mm.busy) |
8451 | return; | |
8452 | ||
86c4ec0d | 8453 | hsw_disable_package_c8(dev_priv); |
c67a470b | 8454 | i915_update_gfx_val(dev_priv); |
f62a0076 | 8455 | dev_priv->mm.busy = true; |
f047e395 CW |
8456 | } |
8457 | ||
8458 | void intel_mark_idle(struct drm_device *dev) | |
652c393a | 8459 | { |
c67a470b | 8460 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 8461 | struct drm_crtc *crtc; |
652c393a | 8462 | |
f62a0076 CW |
8463 | if (!dev_priv->mm.busy) |
8464 | return; | |
8465 | ||
8466 | dev_priv->mm.busy = false; | |
8467 | ||
d330a953 | 8468 | if (!i915.powersave) |
bb4cdd53 | 8469 | goto out; |
652c393a | 8470 | |
652c393a | 8471 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
652c393a JB |
8472 | if (!crtc->fb) |
8473 | continue; | |
8474 | ||
725a5b54 | 8475 | intel_decrease_pllclock(crtc); |
652c393a | 8476 | } |
b29c19b6 | 8477 | |
3d13ef2e | 8478 | if (INTEL_INFO(dev)->gen >= 6) |
b29c19b6 | 8479 | gen6_rps_idle(dev->dev_private); |
bb4cdd53 PZ |
8480 | |
8481 | out: | |
86c4ec0d | 8482 | hsw_enable_package_c8(dev_priv); |
652c393a JB |
8483 | } |
8484 | ||
c65355bb CW |
8485 | void intel_mark_fb_busy(struct drm_i915_gem_object *obj, |
8486 | struct intel_ring_buffer *ring) | |
652c393a | 8487 | { |
f047e395 CW |
8488 | struct drm_device *dev = obj->base.dev; |
8489 | struct drm_crtc *crtc; | |
652c393a | 8490 | |
d330a953 | 8491 | if (!i915.powersave) |
acb87dfb CW |
8492 | return; |
8493 | ||
652c393a JB |
8494 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
8495 | if (!crtc->fb) | |
8496 | continue; | |
8497 | ||
c65355bb CW |
8498 | if (to_intel_framebuffer(crtc->fb)->obj != obj) |
8499 | continue; | |
8500 | ||
8501 | intel_increase_pllclock(crtc); | |
8502 | if (ring && intel_fbc_enabled(dev)) | |
8503 | ring->fbc_dirty = true; | |
652c393a JB |
8504 | } |
8505 | } | |
8506 | ||
79e53945 JB |
8507 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
8508 | { | |
8509 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
8510 | struct drm_device *dev = crtc->dev; |
8511 | struct intel_unpin_work *work; | |
8512 | unsigned long flags; | |
8513 | ||
8514 | spin_lock_irqsave(&dev->event_lock, flags); | |
8515 | work = intel_crtc->unpin_work; | |
8516 | intel_crtc->unpin_work = NULL; | |
8517 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8518 | ||
8519 | if (work) { | |
8520 | cancel_work_sync(&work->work); | |
8521 | kfree(work); | |
8522 | } | |
79e53945 | 8523 | |
40ccc72b MK |
8524 | intel_crtc_cursor_set(crtc, NULL, 0, 0, 0); |
8525 | ||
79e53945 | 8526 | drm_crtc_cleanup(crtc); |
67e77c5a | 8527 | |
79e53945 JB |
8528 | kfree(intel_crtc); |
8529 | } | |
8530 | ||
6b95a207 KH |
8531 | static void intel_unpin_work_fn(struct work_struct *__work) |
8532 | { | |
8533 | struct intel_unpin_work *work = | |
8534 | container_of(__work, struct intel_unpin_work, work); | |
b4a98e57 | 8535 | struct drm_device *dev = work->crtc->dev; |
6b95a207 | 8536 | |
b4a98e57 | 8537 | mutex_lock(&dev->struct_mutex); |
1690e1eb | 8538 | intel_unpin_fb_obj(work->old_fb_obj); |
05394f39 CW |
8539 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
8540 | drm_gem_object_unreference(&work->old_fb_obj->base); | |
d9e86c0e | 8541 | |
b4a98e57 CW |
8542 | intel_update_fbc(dev); |
8543 | mutex_unlock(&dev->struct_mutex); | |
8544 | ||
8545 | BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0); | |
8546 | atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count); | |
8547 | ||
6b95a207 KH |
8548 | kfree(work); |
8549 | } | |
8550 | ||
1afe3e9d | 8551 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 8552 | struct drm_crtc *crtc) |
6b95a207 KH |
8553 | { |
8554 | drm_i915_private_t *dev_priv = dev->dev_private; | |
6b95a207 KH |
8555 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8556 | struct intel_unpin_work *work; | |
6b95a207 KH |
8557 | unsigned long flags; |
8558 | ||
8559 | /* Ignore early vblank irqs */ | |
8560 | if (intel_crtc == NULL) | |
8561 | return; | |
8562 | ||
8563 | spin_lock_irqsave(&dev->event_lock, flags); | |
8564 | work = intel_crtc->unpin_work; | |
e7d841ca CW |
8565 | |
8566 | /* Ensure we don't miss a work->pending update ... */ | |
8567 | smp_rmb(); | |
8568 | ||
8569 | if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { | |
6b95a207 KH |
8570 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8571 | return; | |
8572 | } | |
8573 | ||
e7d841ca CW |
8574 | /* and that the unpin work is consistent wrt ->pending. */ |
8575 | smp_rmb(); | |
8576 | ||
6b95a207 | 8577 | intel_crtc->unpin_work = NULL; |
6b95a207 | 8578 | |
45a066eb RC |
8579 | if (work->event) |
8580 | drm_send_vblank_event(dev, intel_crtc->pipe, work->event); | |
6b95a207 | 8581 | |
0af7e4df MK |
8582 | drm_vblank_put(dev, intel_crtc->pipe); |
8583 | ||
6b95a207 KH |
8584 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8585 | ||
2c10d571 | 8586 | wake_up_all(&dev_priv->pending_flip_queue); |
b4a98e57 CW |
8587 | |
8588 | queue_work(dev_priv->wq, &work->work); | |
e5510fac JB |
8589 | |
8590 | trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj); | |
6b95a207 KH |
8591 | } |
8592 | ||
1afe3e9d JB |
8593 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
8594 | { | |
8595 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8596 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
8597 | ||
49b14a5c | 8598 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
8599 | } |
8600 | ||
8601 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
8602 | { | |
8603 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8604 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; | |
8605 | ||
49b14a5c | 8606 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
8607 | } |
8608 | ||
6b95a207 KH |
8609 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
8610 | { | |
8611 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8612 | struct intel_crtc *intel_crtc = | |
8613 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
8614 | unsigned long flags; | |
8615 | ||
e7d841ca CW |
8616 | /* NB: An MMIO update of the plane base pointer will also |
8617 | * generate a page-flip completion irq, i.e. every modeset | |
8618 | * is also accompanied by a spurious intel_prepare_page_flip(). | |
8619 | */ | |
6b95a207 | 8620 | spin_lock_irqsave(&dev->event_lock, flags); |
e7d841ca CW |
8621 | if (intel_crtc->unpin_work) |
8622 | atomic_inc_not_zero(&intel_crtc->unpin_work->pending); | |
6b95a207 KH |
8623 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8624 | } | |
8625 | ||
e7d841ca CW |
8626 | inline static void intel_mark_page_flip_active(struct intel_crtc *intel_crtc) |
8627 | { | |
8628 | /* Ensure that the work item is consistent when activating it ... */ | |
8629 | smp_wmb(); | |
8630 | atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING); | |
8631 | /* and that it is marked active as soon as the irq could fire. */ | |
8632 | smp_wmb(); | |
8633 | } | |
8634 | ||
8c9f3aaf JB |
8635 | static int intel_gen2_queue_flip(struct drm_device *dev, |
8636 | struct drm_crtc *crtc, | |
8637 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8638 | struct drm_i915_gem_object *obj, |
8639 | uint32_t flags) | |
8c9f3aaf JB |
8640 | { |
8641 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8642 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8c9f3aaf | 8643 | u32 flip_mask; |
6d90c952 | 8644 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8645 | int ret; |
8646 | ||
6d90c952 | 8647 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8648 | if (ret) |
83d4092b | 8649 | goto err; |
8c9f3aaf | 8650 | |
6d90c952 | 8651 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 8652 | if (ret) |
83d4092b | 8653 | goto err_unpin; |
8c9f3aaf JB |
8654 | |
8655 | /* Can't queue multiple flips, so wait for the previous | |
8656 | * one to finish before executing the next. | |
8657 | */ | |
8658 | if (intel_crtc->plane) | |
8659 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
8660 | else | |
8661 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
8662 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
8663 | intel_ring_emit(ring, MI_NOOP); | |
8664 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
8665 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8666 | intel_ring_emit(ring, fb->pitches[0]); | |
f343c5f6 | 8667 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
6d90c952 | 8668 | intel_ring_emit(ring, 0); /* aux display base address, unused */ |
e7d841ca CW |
8669 | |
8670 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8671 | __intel_ring_advance(ring); |
83d4092b CW |
8672 | return 0; |
8673 | ||
8674 | err_unpin: | |
8675 | intel_unpin_fb_obj(obj); | |
8676 | err: | |
8c9f3aaf JB |
8677 | return ret; |
8678 | } | |
8679 | ||
8680 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
8681 | struct drm_crtc *crtc, | |
8682 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8683 | struct drm_i915_gem_object *obj, |
8684 | uint32_t flags) | |
8c9f3aaf JB |
8685 | { |
8686 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8687 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8c9f3aaf | 8688 | u32 flip_mask; |
6d90c952 | 8689 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8690 | int ret; |
8691 | ||
6d90c952 | 8692 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8693 | if (ret) |
83d4092b | 8694 | goto err; |
8c9f3aaf | 8695 | |
6d90c952 | 8696 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 8697 | if (ret) |
83d4092b | 8698 | goto err_unpin; |
8c9f3aaf JB |
8699 | |
8700 | if (intel_crtc->plane) | |
8701 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
8702 | else | |
8703 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
8704 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
8705 | intel_ring_emit(ring, MI_NOOP); | |
8706 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
8707 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8708 | intel_ring_emit(ring, fb->pitches[0]); | |
f343c5f6 | 8709 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
6d90c952 DV |
8710 | intel_ring_emit(ring, MI_NOOP); |
8711 | ||
e7d841ca | 8712 | intel_mark_page_flip_active(intel_crtc); |
09246732 | 8713 | __intel_ring_advance(ring); |
83d4092b CW |
8714 | return 0; |
8715 | ||
8716 | err_unpin: | |
8717 | intel_unpin_fb_obj(obj); | |
8718 | err: | |
8c9f3aaf JB |
8719 | return ret; |
8720 | } | |
8721 | ||
8722 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
8723 | struct drm_crtc *crtc, | |
8724 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8725 | struct drm_i915_gem_object *obj, |
8726 | uint32_t flags) | |
8c9f3aaf JB |
8727 | { |
8728 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8729 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8730 | uint32_t pf, pipesrc; | |
6d90c952 | 8731 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8732 | int ret; |
8733 | ||
6d90c952 | 8734 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8735 | if (ret) |
83d4092b | 8736 | goto err; |
8c9f3aaf | 8737 | |
6d90c952 | 8738 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 8739 | if (ret) |
83d4092b | 8740 | goto err_unpin; |
8c9f3aaf JB |
8741 | |
8742 | /* i965+ uses the linear or tiled offsets from the | |
8743 | * Display Registers (which do not change across a page-flip) | |
8744 | * so we need only reprogram the base address. | |
8745 | */ | |
6d90c952 DV |
8746 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
8747 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8748 | intel_ring_emit(ring, fb->pitches[0]); | |
c2c75131 | 8749 | intel_ring_emit(ring, |
f343c5f6 | 8750 | (i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset) | |
c2c75131 | 8751 | obj->tiling_mode); |
8c9f3aaf JB |
8752 | |
8753 | /* XXX Enabling the panel-fitter across page-flip is so far | |
8754 | * untested on non-native modes, so ignore it for now. | |
8755 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
8756 | */ | |
8757 | pf = 0; | |
8758 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 | 8759 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
8760 | |
8761 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8762 | __intel_ring_advance(ring); |
83d4092b CW |
8763 | return 0; |
8764 | ||
8765 | err_unpin: | |
8766 | intel_unpin_fb_obj(obj); | |
8767 | err: | |
8c9f3aaf JB |
8768 | return ret; |
8769 | } | |
8770 | ||
8771 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
8772 | struct drm_crtc *crtc, | |
8773 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8774 | struct drm_i915_gem_object *obj, |
8775 | uint32_t flags) | |
8c9f3aaf JB |
8776 | { |
8777 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8778 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6d90c952 | 8779 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8780 | uint32_t pf, pipesrc; |
8781 | int ret; | |
8782 | ||
6d90c952 | 8783 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8784 | if (ret) |
83d4092b | 8785 | goto err; |
8c9f3aaf | 8786 | |
6d90c952 | 8787 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 8788 | if (ret) |
83d4092b | 8789 | goto err_unpin; |
8c9f3aaf | 8790 | |
6d90c952 DV |
8791 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
8792 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8793 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
f343c5f6 | 8794 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
8c9f3aaf | 8795 | |
dc257cf1 DV |
8796 | /* Contrary to the suggestions in the documentation, |
8797 | * "Enable Panel Fitter" does not seem to be required when page | |
8798 | * flipping with a non-native mode, and worse causes a normal | |
8799 | * modeset to fail. | |
8800 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
8801 | */ | |
8802 | pf = 0; | |
8c9f3aaf | 8803 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 | 8804 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
8805 | |
8806 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8807 | __intel_ring_advance(ring); |
83d4092b CW |
8808 | return 0; |
8809 | ||
8810 | err_unpin: | |
8811 | intel_unpin_fb_obj(obj); | |
8812 | err: | |
8c9f3aaf JB |
8813 | return ret; |
8814 | } | |
8815 | ||
7c9017e5 JB |
8816 | static int intel_gen7_queue_flip(struct drm_device *dev, |
8817 | struct drm_crtc *crtc, | |
8818 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8819 | struct drm_i915_gem_object *obj, |
8820 | uint32_t flags) | |
7c9017e5 JB |
8821 | { |
8822 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8823 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ffe74d75 | 8824 | struct intel_ring_buffer *ring; |
cb05d8de | 8825 | uint32_t plane_bit = 0; |
ffe74d75 CW |
8826 | int len, ret; |
8827 | ||
8828 | ring = obj->ring; | |
1c5fd085 | 8829 | if (IS_VALLEYVIEW(dev) || ring == NULL || ring->id != RCS) |
ffe74d75 | 8830 | ring = &dev_priv->ring[BCS]; |
7c9017e5 JB |
8831 | |
8832 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); | |
8833 | if (ret) | |
83d4092b | 8834 | goto err; |
7c9017e5 | 8835 | |
cb05d8de DV |
8836 | switch(intel_crtc->plane) { |
8837 | case PLANE_A: | |
8838 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A; | |
8839 | break; | |
8840 | case PLANE_B: | |
8841 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B; | |
8842 | break; | |
8843 | case PLANE_C: | |
8844 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C; | |
8845 | break; | |
8846 | default: | |
8847 | WARN_ONCE(1, "unknown plane in flip command\n"); | |
8848 | ret = -ENODEV; | |
ab3951eb | 8849 | goto err_unpin; |
cb05d8de DV |
8850 | } |
8851 | ||
ffe74d75 CW |
8852 | len = 4; |
8853 | if (ring->id == RCS) | |
8854 | len += 6; | |
8855 | ||
8856 | ret = intel_ring_begin(ring, len); | |
7c9017e5 | 8857 | if (ret) |
83d4092b | 8858 | goto err_unpin; |
7c9017e5 | 8859 | |
ffe74d75 CW |
8860 | /* Unmask the flip-done completion message. Note that the bspec says that |
8861 | * we should do this for both the BCS and RCS, and that we must not unmask | |
8862 | * more than one flip event at any time (or ensure that one flip message | |
8863 | * can be sent by waiting for flip-done prior to queueing new flips). | |
8864 | * Experimentation says that BCS works despite DERRMR masking all | |
8865 | * flip-done completion events and that unmasking all planes at once | |
8866 | * for the RCS also doesn't appear to drop events. Setting the DERRMR | |
8867 | * to zero does lead to lockups within MI_DISPLAY_FLIP. | |
8868 | */ | |
8869 | if (ring->id == RCS) { | |
8870 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
8871 | intel_ring_emit(ring, DERRMR); | |
8872 | intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE | | |
8873 | DERRMR_PIPEB_PRI_FLIP_DONE | | |
8874 | DERRMR_PIPEC_PRI_FLIP_DONE)); | |
22613c96 VS |
8875 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) | |
8876 | MI_SRM_LRM_GLOBAL_GTT); | |
ffe74d75 CW |
8877 | intel_ring_emit(ring, DERRMR); |
8878 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); | |
8879 | } | |
8880 | ||
cb05d8de | 8881 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit); |
01f2c773 | 8882 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
f343c5f6 | 8883 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
7c9017e5 | 8884 | intel_ring_emit(ring, (MI_NOOP)); |
e7d841ca CW |
8885 | |
8886 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8887 | __intel_ring_advance(ring); |
83d4092b CW |
8888 | return 0; |
8889 | ||
8890 | err_unpin: | |
8891 | intel_unpin_fb_obj(obj); | |
8892 | err: | |
7c9017e5 JB |
8893 | return ret; |
8894 | } | |
8895 | ||
8c9f3aaf JB |
8896 | static int intel_default_queue_flip(struct drm_device *dev, |
8897 | struct drm_crtc *crtc, | |
8898 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8899 | struct drm_i915_gem_object *obj, |
8900 | uint32_t flags) | |
8c9f3aaf JB |
8901 | { |
8902 | return -ENODEV; | |
8903 | } | |
8904 | ||
6b95a207 KH |
8905 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
8906 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8907 | struct drm_pending_vblank_event *event, |
8908 | uint32_t page_flip_flags) | |
6b95a207 KH |
8909 | { |
8910 | struct drm_device *dev = crtc->dev; | |
8911 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4a35f83b VS |
8912 | struct drm_framebuffer *old_fb = crtc->fb; |
8913 | struct drm_i915_gem_object *obj = to_intel_framebuffer(fb)->obj; | |
6b95a207 KH |
8914 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8915 | struct intel_unpin_work *work; | |
8c9f3aaf | 8916 | unsigned long flags; |
52e68630 | 8917 | int ret; |
6b95a207 | 8918 | |
e6a595d2 VS |
8919 | /* Can't change pixel format via MI display flips. */ |
8920 | if (fb->pixel_format != crtc->fb->pixel_format) | |
8921 | return -EINVAL; | |
8922 | ||
8923 | /* | |
8924 | * TILEOFF/LINOFF registers can't be changed via MI display flips. | |
8925 | * Note that pitch changes could also affect these register. | |
8926 | */ | |
8927 | if (INTEL_INFO(dev)->gen > 3 && | |
8928 | (fb->offsets[0] != crtc->fb->offsets[0] || | |
8929 | fb->pitches[0] != crtc->fb->pitches[0])) | |
8930 | return -EINVAL; | |
8931 | ||
f900db47 CW |
8932 | if (i915_terminally_wedged(&dev_priv->gpu_error)) |
8933 | goto out_hang; | |
8934 | ||
b14c5679 | 8935 | work = kzalloc(sizeof(*work), GFP_KERNEL); |
6b95a207 KH |
8936 | if (work == NULL) |
8937 | return -ENOMEM; | |
8938 | ||
6b95a207 | 8939 | work->event = event; |
b4a98e57 | 8940 | work->crtc = crtc; |
4a35f83b | 8941 | work->old_fb_obj = to_intel_framebuffer(old_fb)->obj; |
6b95a207 KH |
8942 | INIT_WORK(&work->work, intel_unpin_work_fn); |
8943 | ||
7317c75e JB |
8944 | ret = drm_vblank_get(dev, intel_crtc->pipe); |
8945 | if (ret) | |
8946 | goto free_work; | |
8947 | ||
6b95a207 KH |
8948 | /* We borrow the event spin lock for protecting unpin_work */ |
8949 | spin_lock_irqsave(&dev->event_lock, flags); | |
8950 | if (intel_crtc->unpin_work) { | |
8951 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8952 | kfree(work); | |
7317c75e | 8953 | drm_vblank_put(dev, intel_crtc->pipe); |
468f0b44 CW |
8954 | |
8955 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
6b95a207 KH |
8956 | return -EBUSY; |
8957 | } | |
8958 | intel_crtc->unpin_work = work; | |
8959 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8960 | ||
b4a98e57 CW |
8961 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
8962 | flush_workqueue(dev_priv->wq); | |
8963 | ||
79158103 CW |
8964 | ret = i915_mutex_lock_interruptible(dev); |
8965 | if (ret) | |
8966 | goto cleanup; | |
6b95a207 | 8967 | |
75dfca80 | 8968 | /* Reference the objects for the scheduled work. */ |
05394f39 CW |
8969 | drm_gem_object_reference(&work->old_fb_obj->base); |
8970 | drm_gem_object_reference(&obj->base); | |
6b95a207 KH |
8971 | |
8972 | crtc->fb = fb; | |
96b099fd | 8973 | |
e1f99ce6 | 8974 | work->pending_flip_obj = obj; |
e1f99ce6 | 8975 | |
4e5359cd SF |
8976 | work->enable_stall_check = true; |
8977 | ||
b4a98e57 | 8978 | atomic_inc(&intel_crtc->unpin_work_count); |
10d83730 | 8979 | intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); |
e1f99ce6 | 8980 | |
ed8d1975 | 8981 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, page_flip_flags); |
8c9f3aaf JB |
8982 | if (ret) |
8983 | goto cleanup_pending; | |
6b95a207 | 8984 | |
7782de3b | 8985 | intel_disable_fbc(dev); |
c65355bb | 8986 | intel_mark_fb_busy(obj, NULL); |
6b95a207 KH |
8987 | mutex_unlock(&dev->struct_mutex); |
8988 | ||
e5510fac JB |
8989 | trace_i915_flip_request(intel_crtc->plane, obj); |
8990 | ||
6b95a207 | 8991 | return 0; |
96b099fd | 8992 | |
8c9f3aaf | 8993 | cleanup_pending: |
b4a98e57 | 8994 | atomic_dec(&intel_crtc->unpin_work_count); |
4a35f83b | 8995 | crtc->fb = old_fb; |
05394f39 CW |
8996 | drm_gem_object_unreference(&work->old_fb_obj->base); |
8997 | drm_gem_object_unreference(&obj->base); | |
96b099fd CW |
8998 | mutex_unlock(&dev->struct_mutex); |
8999 | ||
79158103 | 9000 | cleanup: |
96b099fd CW |
9001 | spin_lock_irqsave(&dev->event_lock, flags); |
9002 | intel_crtc->unpin_work = NULL; | |
9003 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
9004 | ||
7317c75e JB |
9005 | drm_vblank_put(dev, intel_crtc->pipe); |
9006 | free_work: | |
96b099fd CW |
9007 | kfree(work); |
9008 | ||
f900db47 CW |
9009 | if (ret == -EIO) { |
9010 | out_hang: | |
9011 | intel_crtc_wait_for_pending_flips(crtc); | |
9012 | ret = intel_pipe_set_base(crtc, crtc->x, crtc->y, fb); | |
9013 | if (ret == 0 && event) | |
9014 | drm_send_vblank_event(dev, intel_crtc->pipe, event); | |
9015 | } | |
96b099fd | 9016 | return ret; |
6b95a207 KH |
9017 | } |
9018 | ||
f6e5b160 | 9019 | static struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 CW |
9020 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
9021 | .load_lut = intel_crtc_load_lut, | |
f6e5b160 CW |
9022 | }; |
9023 | ||
9a935856 DV |
9024 | /** |
9025 | * intel_modeset_update_staged_output_state | |
9026 | * | |
9027 | * Updates the staged output configuration state, e.g. after we've read out the | |
9028 | * current hw state. | |
9029 | */ | |
9030 | static void intel_modeset_update_staged_output_state(struct drm_device *dev) | |
f6e5b160 | 9031 | { |
7668851f | 9032 | struct intel_crtc *crtc; |
9a935856 DV |
9033 | struct intel_encoder *encoder; |
9034 | struct intel_connector *connector; | |
f6e5b160 | 9035 | |
9a935856 DV |
9036 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
9037 | base.head) { | |
9038 | connector->new_encoder = | |
9039 | to_intel_encoder(connector->base.encoder); | |
9040 | } | |
f6e5b160 | 9041 | |
9a935856 DV |
9042 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9043 | base.head) { | |
9044 | encoder->new_crtc = | |
9045 | to_intel_crtc(encoder->base.crtc); | |
9046 | } | |
7668851f VS |
9047 | |
9048 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9049 | base.head) { | |
9050 | crtc->new_enabled = crtc->base.enabled; | |
7bd0a8e7 VS |
9051 | |
9052 | if (crtc->new_enabled) | |
9053 | crtc->new_config = &crtc->config; | |
9054 | else | |
9055 | crtc->new_config = NULL; | |
7668851f | 9056 | } |
f6e5b160 CW |
9057 | } |
9058 | ||
9a935856 DV |
9059 | /** |
9060 | * intel_modeset_commit_output_state | |
9061 | * | |
9062 | * This function copies the stage display pipe configuration to the real one. | |
9063 | */ | |
9064 | static void intel_modeset_commit_output_state(struct drm_device *dev) | |
9065 | { | |
7668851f | 9066 | struct intel_crtc *crtc; |
9a935856 DV |
9067 | struct intel_encoder *encoder; |
9068 | struct intel_connector *connector; | |
f6e5b160 | 9069 | |
9a935856 DV |
9070 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
9071 | base.head) { | |
9072 | connector->base.encoder = &connector->new_encoder->base; | |
9073 | } | |
f6e5b160 | 9074 | |
9a935856 DV |
9075 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9076 | base.head) { | |
9077 | encoder->base.crtc = &encoder->new_crtc->base; | |
9078 | } | |
7668851f VS |
9079 | |
9080 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9081 | base.head) { | |
9082 | crtc->base.enabled = crtc->new_enabled; | |
9083 | } | |
9a935856 DV |
9084 | } |
9085 | ||
050f7aeb DV |
9086 | static void |
9087 | connected_sink_compute_bpp(struct intel_connector * connector, | |
9088 | struct intel_crtc_config *pipe_config) | |
9089 | { | |
9090 | int bpp = pipe_config->pipe_bpp; | |
9091 | ||
9092 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
9093 | connector->base.base.id, | |
9094 | drm_get_connector_name(&connector->base)); | |
9095 | ||
9096 | /* Don't use an invalid EDID bpc value */ | |
9097 | if (connector->base.display_info.bpc && | |
9098 | connector->base.display_info.bpc * 3 < bpp) { | |
9099 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
9100 | bpp, connector->base.display_info.bpc*3); | |
9101 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
9102 | } | |
9103 | ||
9104 | /* Clamp bpp to 8 on screens without EDID 1.4 */ | |
9105 | if (connector->base.display_info.bpc == 0 && bpp > 24) { | |
9106 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", | |
9107 | bpp); | |
9108 | pipe_config->pipe_bpp = 24; | |
9109 | } | |
9110 | } | |
9111 | ||
4e53c2e0 | 9112 | static int |
050f7aeb DV |
9113 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
9114 | struct drm_framebuffer *fb, | |
9115 | struct intel_crtc_config *pipe_config) | |
4e53c2e0 | 9116 | { |
050f7aeb DV |
9117 | struct drm_device *dev = crtc->base.dev; |
9118 | struct intel_connector *connector; | |
4e53c2e0 DV |
9119 | int bpp; |
9120 | ||
d42264b1 DV |
9121 | switch (fb->pixel_format) { |
9122 | case DRM_FORMAT_C8: | |
4e53c2e0 DV |
9123 | bpp = 8*3; /* since we go through a colormap */ |
9124 | break; | |
d42264b1 DV |
9125 | case DRM_FORMAT_XRGB1555: |
9126 | case DRM_FORMAT_ARGB1555: | |
9127 | /* checked in intel_framebuffer_init already */ | |
9128 | if (WARN_ON(INTEL_INFO(dev)->gen > 3)) | |
9129 | return -EINVAL; | |
9130 | case DRM_FORMAT_RGB565: | |
4e53c2e0 DV |
9131 | bpp = 6*3; /* min is 18bpp */ |
9132 | break; | |
d42264b1 DV |
9133 | case DRM_FORMAT_XBGR8888: |
9134 | case DRM_FORMAT_ABGR8888: | |
9135 | /* checked in intel_framebuffer_init already */ | |
9136 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
9137 | return -EINVAL; | |
9138 | case DRM_FORMAT_XRGB8888: | |
9139 | case DRM_FORMAT_ARGB8888: | |
4e53c2e0 DV |
9140 | bpp = 8*3; |
9141 | break; | |
d42264b1 DV |
9142 | case DRM_FORMAT_XRGB2101010: |
9143 | case DRM_FORMAT_ARGB2101010: | |
9144 | case DRM_FORMAT_XBGR2101010: | |
9145 | case DRM_FORMAT_ABGR2101010: | |
9146 | /* checked in intel_framebuffer_init already */ | |
9147 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
baba133a | 9148 | return -EINVAL; |
4e53c2e0 DV |
9149 | bpp = 10*3; |
9150 | break; | |
baba133a | 9151 | /* TODO: gen4+ supports 16 bpc floating point, too. */ |
4e53c2e0 DV |
9152 | default: |
9153 | DRM_DEBUG_KMS("unsupported depth\n"); | |
9154 | return -EINVAL; | |
9155 | } | |
9156 | ||
4e53c2e0 DV |
9157 | pipe_config->pipe_bpp = bpp; |
9158 | ||
9159 | /* Clamp display bpp to EDID value */ | |
9160 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
050f7aeb | 9161 | base.head) { |
1b829e05 DV |
9162 | if (!connector->new_encoder || |
9163 | connector->new_encoder->new_crtc != crtc) | |
4e53c2e0 DV |
9164 | continue; |
9165 | ||
050f7aeb | 9166 | connected_sink_compute_bpp(connector, pipe_config); |
4e53c2e0 DV |
9167 | } |
9168 | ||
9169 | return bpp; | |
9170 | } | |
9171 | ||
644db711 DV |
9172 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
9173 | { | |
9174 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
9175 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 9176 | mode->crtc_clock, |
644db711 DV |
9177 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
9178 | mode->crtc_hsync_end, mode->crtc_htotal, | |
9179 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
9180 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
9181 | } | |
9182 | ||
c0b03411 DV |
9183 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
9184 | struct intel_crtc_config *pipe_config, | |
9185 | const char *context) | |
9186 | { | |
9187 | DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id, | |
9188 | context, pipe_name(crtc->pipe)); | |
9189 | ||
9190 | DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder)); | |
9191 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", | |
9192 | pipe_config->pipe_bpp, pipe_config->dither); | |
9193 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
9194 | pipe_config->has_pch_encoder, | |
9195 | pipe_config->fdi_lanes, | |
9196 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
9197 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
9198 | pipe_config->fdi_m_n.tu); | |
eb14cb74 VS |
9199 | DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
9200 | pipe_config->has_dp_encoder, | |
9201 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, | |
9202 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
9203 | pipe_config->dp_m_n.tu); | |
c0b03411 DV |
9204 | DRM_DEBUG_KMS("requested mode:\n"); |
9205 | drm_mode_debug_printmodeline(&pipe_config->requested_mode); | |
9206 | DRM_DEBUG_KMS("adjusted mode:\n"); | |
9207 | drm_mode_debug_printmodeline(&pipe_config->adjusted_mode); | |
644db711 | 9208 | intel_dump_crtc_timings(&pipe_config->adjusted_mode); |
d71b8d4a | 9209 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
9210 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
9211 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
c0b03411 DV |
9212 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
9213 | pipe_config->gmch_pfit.control, | |
9214 | pipe_config->gmch_pfit.pgm_ratios, | |
9215 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 9216 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 9217 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
9218 | pipe_config->pch_pfit.size, |
9219 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 9220 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 9221 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
c0b03411 DV |
9222 | } |
9223 | ||
accfc0c5 DV |
9224 | static bool check_encoder_cloning(struct drm_crtc *crtc) |
9225 | { | |
9226 | int num_encoders = 0; | |
9227 | bool uncloneable_encoders = false; | |
9228 | struct intel_encoder *encoder; | |
9229 | ||
9230 | list_for_each_entry(encoder, &crtc->dev->mode_config.encoder_list, | |
9231 | base.head) { | |
9232 | if (&encoder->new_crtc->base != crtc) | |
9233 | continue; | |
9234 | ||
9235 | num_encoders++; | |
9236 | if (!encoder->cloneable) | |
9237 | uncloneable_encoders = true; | |
9238 | } | |
9239 | ||
9240 | return !(num_encoders > 1 && uncloneable_encoders); | |
9241 | } | |
9242 | ||
b8cecdf5 DV |
9243 | static struct intel_crtc_config * |
9244 | intel_modeset_pipe_config(struct drm_crtc *crtc, | |
4e53c2e0 | 9245 | struct drm_framebuffer *fb, |
b8cecdf5 | 9246 | struct drm_display_mode *mode) |
ee7b9f93 | 9247 | { |
7758a113 | 9248 | struct drm_device *dev = crtc->dev; |
7758a113 | 9249 | struct intel_encoder *encoder; |
b8cecdf5 | 9250 | struct intel_crtc_config *pipe_config; |
e29c22c0 DV |
9251 | int plane_bpp, ret = -EINVAL; |
9252 | bool retry = true; | |
ee7b9f93 | 9253 | |
accfc0c5 DV |
9254 | if (!check_encoder_cloning(crtc)) { |
9255 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
9256 | return ERR_PTR(-EINVAL); | |
9257 | } | |
9258 | ||
b8cecdf5 DV |
9259 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); |
9260 | if (!pipe_config) | |
7758a113 DV |
9261 | return ERR_PTR(-ENOMEM); |
9262 | ||
b8cecdf5 DV |
9263 | drm_mode_copy(&pipe_config->adjusted_mode, mode); |
9264 | drm_mode_copy(&pipe_config->requested_mode, mode); | |
37327abd | 9265 | |
e143a21c DV |
9266 | pipe_config->cpu_transcoder = |
9267 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
c0d43d62 | 9268 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
b8cecdf5 | 9269 | |
2960bc9c ID |
9270 | /* |
9271 | * Sanitize sync polarity flags based on requested ones. If neither | |
9272 | * positive or negative polarity is requested, treat this as meaning | |
9273 | * negative polarity. | |
9274 | */ | |
9275 | if (!(pipe_config->adjusted_mode.flags & | |
9276 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) | |
9277 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; | |
9278 | ||
9279 | if (!(pipe_config->adjusted_mode.flags & | |
9280 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) | |
9281 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; | |
9282 | ||
050f7aeb DV |
9283 | /* Compute a starting value for pipe_config->pipe_bpp taking the source |
9284 | * plane pixel format and any sink constraints into account. Returns the | |
9285 | * source plane bpp so that dithering can be selected on mismatches | |
9286 | * after encoders and crtc also have had their say. */ | |
9287 | plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), | |
9288 | fb, pipe_config); | |
4e53c2e0 DV |
9289 | if (plane_bpp < 0) |
9290 | goto fail; | |
9291 | ||
e41a56be VS |
9292 | /* |
9293 | * Determine the real pipe dimensions. Note that stereo modes can | |
9294 | * increase the actual pipe size due to the frame doubling and | |
9295 | * insertion of additional space for blanks between the frame. This | |
9296 | * is stored in the crtc timings. We use the requested mode to do this | |
9297 | * computation to clearly distinguish it from the adjusted mode, which | |
9298 | * can be changed by the connectors in the below retry loop. | |
9299 | */ | |
9300 | drm_mode_set_crtcinfo(&pipe_config->requested_mode, CRTC_STEREO_DOUBLE); | |
9301 | pipe_config->pipe_src_w = pipe_config->requested_mode.crtc_hdisplay; | |
9302 | pipe_config->pipe_src_h = pipe_config->requested_mode.crtc_vdisplay; | |
9303 | ||
e29c22c0 | 9304 | encoder_retry: |
ef1b460d | 9305 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 9306 | pipe_config->port_clock = 0; |
ef1b460d | 9307 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 9308 | |
135c81b8 | 9309 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
6ce70f5e | 9310 | drm_mode_set_crtcinfo(&pipe_config->adjusted_mode, CRTC_STEREO_DOUBLE); |
135c81b8 | 9311 | |
7758a113 DV |
9312 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
9313 | * adjust it according to limitations or connector properties, and also | |
9314 | * a chance to reject the mode entirely. | |
47f1c6c9 | 9315 | */ |
7758a113 DV |
9316 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9317 | base.head) { | |
47f1c6c9 | 9318 | |
7758a113 DV |
9319 | if (&encoder->new_crtc->base != crtc) |
9320 | continue; | |
7ae89233 | 9321 | |
efea6e8e DV |
9322 | if (!(encoder->compute_config(encoder, pipe_config))) { |
9323 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
9324 | goto fail; |
9325 | } | |
ee7b9f93 | 9326 | } |
47f1c6c9 | 9327 | |
ff9a6750 DV |
9328 | /* Set default port clock if not overwritten by the encoder. Needs to be |
9329 | * done afterwards in case the encoder adjusts the mode. */ | |
9330 | if (!pipe_config->port_clock) | |
241bfc38 DL |
9331 | pipe_config->port_clock = pipe_config->adjusted_mode.crtc_clock |
9332 | * pipe_config->pixel_multiplier; | |
ff9a6750 | 9333 | |
a43f6e0f | 9334 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 9335 | if (ret < 0) { |
7758a113 DV |
9336 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
9337 | goto fail; | |
ee7b9f93 | 9338 | } |
e29c22c0 DV |
9339 | |
9340 | if (ret == RETRY) { | |
9341 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
9342 | ret = -EINVAL; | |
9343 | goto fail; | |
9344 | } | |
9345 | ||
9346 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
9347 | retry = false; | |
9348 | goto encoder_retry; | |
9349 | } | |
9350 | ||
4e53c2e0 DV |
9351 | pipe_config->dither = pipe_config->pipe_bpp != plane_bpp; |
9352 | DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n", | |
9353 | plane_bpp, pipe_config->pipe_bpp, pipe_config->dither); | |
9354 | ||
b8cecdf5 | 9355 | return pipe_config; |
7758a113 | 9356 | fail: |
b8cecdf5 | 9357 | kfree(pipe_config); |
e29c22c0 | 9358 | return ERR_PTR(ret); |
ee7b9f93 | 9359 | } |
47f1c6c9 | 9360 | |
e2e1ed41 DV |
9361 | /* Computes which crtcs are affected and sets the relevant bits in the mask. For |
9362 | * simplicity we use the crtc's pipe number (because it's easier to obtain). */ | |
9363 | static void | |
9364 | intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes, | |
9365 | unsigned *prepare_pipes, unsigned *disable_pipes) | |
79e53945 JB |
9366 | { |
9367 | struct intel_crtc *intel_crtc; | |
e2e1ed41 DV |
9368 | struct drm_device *dev = crtc->dev; |
9369 | struct intel_encoder *encoder; | |
9370 | struct intel_connector *connector; | |
9371 | struct drm_crtc *tmp_crtc; | |
79e53945 | 9372 | |
e2e1ed41 | 9373 | *disable_pipes = *modeset_pipes = *prepare_pipes = 0; |
79e53945 | 9374 | |
e2e1ed41 DV |
9375 | /* Check which crtcs have changed outputs connected to them, these need |
9376 | * to be part of the prepare_pipes mask. We don't (yet) support global | |
9377 | * modeset across multiple crtcs, so modeset_pipes will only have one | |
9378 | * bit set at most. */ | |
9379 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9380 | base.head) { | |
9381 | if (connector->base.encoder == &connector->new_encoder->base) | |
9382 | continue; | |
79e53945 | 9383 | |
e2e1ed41 DV |
9384 | if (connector->base.encoder) { |
9385 | tmp_crtc = connector->base.encoder->crtc; | |
9386 | ||
9387 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
9388 | } | |
9389 | ||
9390 | if (connector->new_encoder) | |
9391 | *prepare_pipes |= | |
9392 | 1 << connector->new_encoder->new_crtc->pipe; | |
79e53945 JB |
9393 | } |
9394 | ||
e2e1ed41 DV |
9395 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9396 | base.head) { | |
9397 | if (encoder->base.crtc == &encoder->new_crtc->base) | |
9398 | continue; | |
9399 | ||
9400 | if (encoder->base.crtc) { | |
9401 | tmp_crtc = encoder->base.crtc; | |
9402 | ||
9403 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
9404 | } | |
9405 | ||
9406 | if (encoder->new_crtc) | |
9407 | *prepare_pipes |= 1 << encoder->new_crtc->pipe; | |
80824003 JB |
9408 | } |
9409 | ||
7668851f | 9410 | /* Check for pipes that will be enabled/disabled ... */ |
e2e1ed41 DV |
9411 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
9412 | base.head) { | |
7668851f | 9413 | if (intel_crtc->base.enabled == intel_crtc->new_enabled) |
e2e1ed41 | 9414 | continue; |
7e7d76c3 | 9415 | |
7668851f | 9416 | if (!intel_crtc->new_enabled) |
e2e1ed41 | 9417 | *disable_pipes |= 1 << intel_crtc->pipe; |
7668851f VS |
9418 | else |
9419 | *prepare_pipes |= 1 << intel_crtc->pipe; | |
7e7d76c3 JB |
9420 | } |
9421 | ||
e2e1ed41 DV |
9422 | |
9423 | /* set_mode is also used to update properties on life display pipes. */ | |
9424 | intel_crtc = to_intel_crtc(crtc); | |
7668851f | 9425 | if (intel_crtc->new_enabled) |
e2e1ed41 DV |
9426 | *prepare_pipes |= 1 << intel_crtc->pipe; |
9427 | ||
b6c5164d DV |
9428 | /* |
9429 | * For simplicity do a full modeset on any pipe where the output routing | |
9430 | * changed. We could be more clever, but that would require us to be | |
9431 | * more careful with calling the relevant encoder->mode_set functions. | |
9432 | */ | |
e2e1ed41 DV |
9433 | if (*prepare_pipes) |
9434 | *modeset_pipes = *prepare_pipes; | |
9435 | ||
9436 | /* ... and mask these out. */ | |
9437 | *modeset_pipes &= ~(*disable_pipes); | |
9438 | *prepare_pipes &= ~(*disable_pipes); | |
b6c5164d DV |
9439 | |
9440 | /* | |
9441 | * HACK: We don't (yet) fully support global modesets. intel_set_config | |
9442 | * obies this rule, but the modeset restore mode of | |
9443 | * intel_modeset_setup_hw_state does not. | |
9444 | */ | |
9445 | *modeset_pipes &= 1 << intel_crtc->pipe; | |
9446 | *prepare_pipes &= 1 << intel_crtc->pipe; | |
e3641d3f DV |
9447 | |
9448 | DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n", | |
9449 | *modeset_pipes, *prepare_pipes, *disable_pipes); | |
47f1c6c9 | 9450 | } |
79e53945 | 9451 | |
ea9d758d | 9452 | static bool intel_crtc_in_use(struct drm_crtc *crtc) |
f6e5b160 | 9453 | { |
ea9d758d | 9454 | struct drm_encoder *encoder; |
f6e5b160 | 9455 | struct drm_device *dev = crtc->dev; |
f6e5b160 | 9456 | |
ea9d758d DV |
9457 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) |
9458 | if (encoder->crtc == crtc) | |
9459 | return true; | |
9460 | ||
9461 | return false; | |
9462 | } | |
9463 | ||
9464 | static void | |
9465 | intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes) | |
9466 | { | |
9467 | struct intel_encoder *intel_encoder; | |
9468 | struct intel_crtc *intel_crtc; | |
9469 | struct drm_connector *connector; | |
9470 | ||
9471 | list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list, | |
9472 | base.head) { | |
9473 | if (!intel_encoder->base.crtc) | |
9474 | continue; | |
9475 | ||
9476 | intel_crtc = to_intel_crtc(intel_encoder->base.crtc); | |
9477 | ||
9478 | if (prepare_pipes & (1 << intel_crtc->pipe)) | |
9479 | intel_encoder->connectors_active = false; | |
9480 | } | |
9481 | ||
9482 | intel_modeset_commit_output_state(dev); | |
9483 | ||
7668851f | 9484 | /* Double check state. */ |
ea9d758d DV |
9485 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
9486 | base.head) { | |
7668851f | 9487 | WARN_ON(intel_crtc->base.enabled != intel_crtc_in_use(&intel_crtc->base)); |
7bd0a8e7 VS |
9488 | WARN_ON(intel_crtc->new_config && |
9489 | intel_crtc->new_config != &intel_crtc->config); | |
9490 | WARN_ON(intel_crtc->base.enabled != !!intel_crtc->new_config); | |
ea9d758d DV |
9491 | } |
9492 | ||
9493 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
9494 | if (!connector->encoder || !connector->encoder->crtc) | |
9495 | continue; | |
9496 | ||
9497 | intel_crtc = to_intel_crtc(connector->encoder->crtc); | |
9498 | ||
9499 | if (prepare_pipes & (1 << intel_crtc->pipe)) { | |
68d34720 DV |
9500 | struct drm_property *dpms_property = |
9501 | dev->mode_config.dpms_property; | |
9502 | ||
ea9d758d | 9503 | connector->dpms = DRM_MODE_DPMS_ON; |
662595df | 9504 | drm_object_property_set_value(&connector->base, |
68d34720 DV |
9505 | dpms_property, |
9506 | DRM_MODE_DPMS_ON); | |
ea9d758d DV |
9507 | |
9508 | intel_encoder = to_intel_encoder(connector->encoder); | |
9509 | intel_encoder->connectors_active = true; | |
9510 | } | |
9511 | } | |
9512 | ||
9513 | } | |
9514 | ||
3bd26263 | 9515 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 9516 | { |
3bd26263 | 9517 | int diff; |
f1f644dc JB |
9518 | |
9519 | if (clock1 == clock2) | |
9520 | return true; | |
9521 | ||
9522 | if (!clock1 || !clock2) | |
9523 | return false; | |
9524 | ||
9525 | diff = abs(clock1 - clock2); | |
9526 | ||
9527 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
9528 | return true; | |
9529 | ||
9530 | return false; | |
9531 | } | |
9532 | ||
25c5b266 DV |
9533 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
9534 | list_for_each_entry((intel_crtc), \ | |
9535 | &(dev)->mode_config.crtc_list, \ | |
9536 | base.head) \ | |
0973f18f | 9537 | if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 9538 | |
0e8ffe1b | 9539 | static bool |
2fa2fe9a DV |
9540 | intel_pipe_config_compare(struct drm_device *dev, |
9541 | struct intel_crtc_config *current_config, | |
0e8ffe1b DV |
9542 | struct intel_crtc_config *pipe_config) |
9543 | { | |
66e985c0 DV |
9544 | #define PIPE_CONF_CHECK_X(name) \ |
9545 | if (current_config->name != pipe_config->name) { \ | |
9546 | DRM_ERROR("mismatch in " #name " " \ | |
9547 | "(expected 0x%08x, found 0x%08x)\n", \ | |
9548 | current_config->name, \ | |
9549 | pipe_config->name); \ | |
9550 | return false; \ | |
9551 | } | |
9552 | ||
08a24034 DV |
9553 | #define PIPE_CONF_CHECK_I(name) \ |
9554 | if (current_config->name != pipe_config->name) { \ | |
9555 | DRM_ERROR("mismatch in " #name " " \ | |
9556 | "(expected %i, found %i)\n", \ | |
9557 | current_config->name, \ | |
9558 | pipe_config->name); \ | |
9559 | return false; \ | |
88adfff1 DV |
9560 | } |
9561 | ||
1bd1bd80 DV |
9562 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
9563 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
6f02488e | 9564 | DRM_ERROR("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
9565 | "(expected %i, found %i)\n", \ |
9566 | current_config->name & (mask), \ | |
9567 | pipe_config->name & (mask)); \ | |
9568 | return false; \ | |
9569 | } | |
9570 | ||
5e550656 VS |
9571 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
9572 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
9573 | DRM_ERROR("mismatch in " #name " " \ | |
9574 | "(expected %i, found %i)\n", \ | |
9575 | current_config->name, \ | |
9576 | pipe_config->name); \ | |
9577 | return false; \ | |
9578 | } | |
9579 | ||
bb760063 DV |
9580 | #define PIPE_CONF_QUIRK(quirk) \ |
9581 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
9582 | ||
eccb140b DV |
9583 | PIPE_CONF_CHECK_I(cpu_transcoder); |
9584 | ||
08a24034 DV |
9585 | PIPE_CONF_CHECK_I(has_pch_encoder); |
9586 | PIPE_CONF_CHECK_I(fdi_lanes); | |
72419203 DV |
9587 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_m); |
9588 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_n); | |
9589 | PIPE_CONF_CHECK_I(fdi_m_n.link_m); | |
9590 | PIPE_CONF_CHECK_I(fdi_m_n.link_n); | |
9591 | PIPE_CONF_CHECK_I(fdi_m_n.tu); | |
08a24034 | 9592 | |
eb14cb74 VS |
9593 | PIPE_CONF_CHECK_I(has_dp_encoder); |
9594 | PIPE_CONF_CHECK_I(dp_m_n.gmch_m); | |
9595 | PIPE_CONF_CHECK_I(dp_m_n.gmch_n); | |
9596 | PIPE_CONF_CHECK_I(dp_m_n.link_m); | |
9597 | PIPE_CONF_CHECK_I(dp_m_n.link_n); | |
9598 | PIPE_CONF_CHECK_I(dp_m_n.tu); | |
9599 | ||
1bd1bd80 DV |
9600 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hdisplay); |
9601 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_htotal); | |
9602 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_start); | |
9603 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_end); | |
9604 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_start); | |
9605 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_end); | |
9606 | ||
9607 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vdisplay); | |
9608 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vtotal); | |
9609 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_start); | |
9610 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_end); | |
9611 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_start); | |
9612 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_end); | |
9613 | ||
c93f54cf | 9614 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6c49f241 | 9615 | |
1bd1bd80 DV |
9616 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, |
9617 | DRM_MODE_FLAG_INTERLACE); | |
9618 | ||
bb760063 DV |
9619 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
9620 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9621 | DRM_MODE_FLAG_PHSYNC); | |
9622 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9623 | DRM_MODE_FLAG_NHSYNC); | |
9624 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9625 | DRM_MODE_FLAG_PVSYNC); | |
9626 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9627 | DRM_MODE_FLAG_NVSYNC); | |
9628 | } | |
045ac3b5 | 9629 | |
37327abd VS |
9630 | PIPE_CONF_CHECK_I(pipe_src_w); |
9631 | PIPE_CONF_CHECK_I(pipe_src_h); | |
1bd1bd80 | 9632 | |
2fa2fe9a DV |
9633 | PIPE_CONF_CHECK_I(gmch_pfit.control); |
9634 | /* pfit ratios are autocomputed by the hw on gen4+ */ | |
9635 | if (INTEL_INFO(dev)->gen < 4) | |
9636 | PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios); | |
9637 | PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits); | |
fd4daa9c CW |
9638 | PIPE_CONF_CHECK_I(pch_pfit.enabled); |
9639 | if (current_config->pch_pfit.enabled) { | |
9640 | PIPE_CONF_CHECK_I(pch_pfit.pos); | |
9641 | PIPE_CONF_CHECK_I(pch_pfit.size); | |
9642 | } | |
2fa2fe9a | 9643 | |
e59150dc JB |
9644 | /* BDW+ don't expose a synchronous way to read the state */ |
9645 | if (IS_HASWELL(dev)) | |
9646 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 9647 | |
282740f7 VS |
9648 | PIPE_CONF_CHECK_I(double_wide); |
9649 | ||
c0d43d62 | 9650 | PIPE_CONF_CHECK_I(shared_dpll); |
66e985c0 | 9651 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 9652 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
9653 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
9654 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
c0d43d62 | 9655 | |
42571aef VS |
9656 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
9657 | PIPE_CONF_CHECK_I(pipe_bpp); | |
9658 | ||
a9a7e98a JB |
9659 | PIPE_CONF_CHECK_CLOCK_FUZZY(adjusted_mode.crtc_clock); |
9660 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); | |
5e550656 | 9661 | |
66e985c0 | 9662 | #undef PIPE_CONF_CHECK_X |
08a24034 | 9663 | #undef PIPE_CONF_CHECK_I |
1bd1bd80 | 9664 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 9665 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 9666 | #undef PIPE_CONF_QUIRK |
88adfff1 | 9667 | |
0e8ffe1b DV |
9668 | return true; |
9669 | } | |
9670 | ||
91d1b4bd DV |
9671 | static void |
9672 | check_connector_state(struct drm_device *dev) | |
8af6cf88 | 9673 | { |
8af6cf88 DV |
9674 | struct intel_connector *connector; |
9675 | ||
9676 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9677 | base.head) { | |
9678 | /* This also checks the encoder/connector hw state with the | |
9679 | * ->get_hw_state callbacks. */ | |
9680 | intel_connector_check_state(connector); | |
9681 | ||
9682 | WARN(&connector->new_encoder->base != connector->base.encoder, | |
9683 | "connector's staged encoder doesn't match current encoder\n"); | |
9684 | } | |
91d1b4bd DV |
9685 | } |
9686 | ||
9687 | static void | |
9688 | check_encoder_state(struct drm_device *dev) | |
9689 | { | |
9690 | struct intel_encoder *encoder; | |
9691 | struct intel_connector *connector; | |
8af6cf88 DV |
9692 | |
9693 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
9694 | base.head) { | |
9695 | bool enabled = false; | |
9696 | bool active = false; | |
9697 | enum pipe pipe, tracked_pipe; | |
9698 | ||
9699 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
9700 | encoder->base.base.id, | |
9701 | drm_get_encoder_name(&encoder->base)); | |
9702 | ||
9703 | WARN(&encoder->new_crtc->base != encoder->base.crtc, | |
9704 | "encoder's stage crtc doesn't match current crtc\n"); | |
9705 | WARN(encoder->connectors_active && !encoder->base.crtc, | |
9706 | "encoder's active_connectors set, but no crtc\n"); | |
9707 | ||
9708 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9709 | base.head) { | |
9710 | if (connector->base.encoder != &encoder->base) | |
9711 | continue; | |
9712 | enabled = true; | |
9713 | if (connector->base.dpms != DRM_MODE_DPMS_OFF) | |
9714 | active = true; | |
9715 | } | |
9716 | WARN(!!encoder->base.crtc != enabled, | |
9717 | "encoder's enabled state mismatch " | |
9718 | "(expected %i, found %i)\n", | |
9719 | !!encoder->base.crtc, enabled); | |
9720 | WARN(active && !encoder->base.crtc, | |
9721 | "active encoder with no crtc\n"); | |
9722 | ||
9723 | WARN(encoder->connectors_active != active, | |
9724 | "encoder's computed active state doesn't match tracked active state " | |
9725 | "(expected %i, found %i)\n", active, encoder->connectors_active); | |
9726 | ||
9727 | active = encoder->get_hw_state(encoder, &pipe); | |
9728 | WARN(active != encoder->connectors_active, | |
9729 | "encoder's hw state doesn't match sw tracking " | |
9730 | "(expected %i, found %i)\n", | |
9731 | encoder->connectors_active, active); | |
9732 | ||
9733 | if (!encoder->base.crtc) | |
9734 | continue; | |
9735 | ||
9736 | tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe; | |
9737 | WARN(active && pipe != tracked_pipe, | |
9738 | "active encoder's pipe doesn't match" | |
9739 | "(expected %i, found %i)\n", | |
9740 | tracked_pipe, pipe); | |
9741 | ||
9742 | } | |
91d1b4bd DV |
9743 | } |
9744 | ||
9745 | static void | |
9746 | check_crtc_state(struct drm_device *dev) | |
9747 | { | |
9748 | drm_i915_private_t *dev_priv = dev->dev_private; | |
9749 | struct intel_crtc *crtc; | |
9750 | struct intel_encoder *encoder; | |
9751 | struct intel_crtc_config pipe_config; | |
8af6cf88 DV |
9752 | |
9753 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9754 | base.head) { | |
9755 | bool enabled = false; | |
9756 | bool active = false; | |
9757 | ||
045ac3b5 JB |
9758 | memset(&pipe_config, 0, sizeof(pipe_config)); |
9759 | ||
8af6cf88 DV |
9760 | DRM_DEBUG_KMS("[CRTC:%d]\n", |
9761 | crtc->base.base.id); | |
9762 | ||
9763 | WARN(crtc->active && !crtc->base.enabled, | |
9764 | "active crtc, but not enabled in sw tracking\n"); | |
9765 | ||
9766 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
9767 | base.head) { | |
9768 | if (encoder->base.crtc != &crtc->base) | |
9769 | continue; | |
9770 | enabled = true; | |
9771 | if (encoder->connectors_active) | |
9772 | active = true; | |
9773 | } | |
6c49f241 | 9774 | |
8af6cf88 DV |
9775 | WARN(active != crtc->active, |
9776 | "crtc's computed active state doesn't match tracked active state " | |
9777 | "(expected %i, found %i)\n", active, crtc->active); | |
9778 | WARN(enabled != crtc->base.enabled, | |
9779 | "crtc's computed enabled state doesn't match tracked enabled state " | |
9780 | "(expected %i, found %i)\n", enabled, crtc->base.enabled); | |
9781 | ||
0e8ffe1b DV |
9782 | active = dev_priv->display.get_pipe_config(crtc, |
9783 | &pipe_config); | |
d62cf62a DV |
9784 | |
9785 | /* hw state is inconsistent with the pipe A quirk */ | |
9786 | if (crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) | |
9787 | active = crtc->active; | |
9788 | ||
6c49f241 DV |
9789 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9790 | base.head) { | |
3eaba51c | 9791 | enum pipe pipe; |
6c49f241 DV |
9792 | if (encoder->base.crtc != &crtc->base) |
9793 | continue; | |
1d37b689 | 9794 | if (encoder->get_hw_state(encoder, &pipe)) |
6c49f241 DV |
9795 | encoder->get_config(encoder, &pipe_config); |
9796 | } | |
9797 | ||
0e8ffe1b DV |
9798 | WARN(crtc->active != active, |
9799 | "crtc active state doesn't match with hw state " | |
9800 | "(expected %i, found %i)\n", crtc->active, active); | |
9801 | ||
c0b03411 DV |
9802 | if (active && |
9803 | !intel_pipe_config_compare(dev, &crtc->config, &pipe_config)) { | |
9804 | WARN(1, "pipe state doesn't match!\n"); | |
9805 | intel_dump_pipe_config(crtc, &pipe_config, | |
9806 | "[hw state]"); | |
9807 | intel_dump_pipe_config(crtc, &crtc->config, | |
9808 | "[sw state]"); | |
9809 | } | |
8af6cf88 DV |
9810 | } |
9811 | } | |
9812 | ||
91d1b4bd DV |
9813 | static void |
9814 | check_shared_dpll_state(struct drm_device *dev) | |
9815 | { | |
9816 | drm_i915_private_t *dev_priv = dev->dev_private; | |
9817 | struct intel_crtc *crtc; | |
9818 | struct intel_dpll_hw_state dpll_hw_state; | |
9819 | int i; | |
5358901f DV |
9820 | |
9821 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
9822 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
9823 | int enabled_crtcs = 0, active_crtcs = 0; | |
9824 | bool active; | |
9825 | ||
9826 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); | |
9827 | ||
9828 | DRM_DEBUG_KMS("%s\n", pll->name); | |
9829 | ||
9830 | active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state); | |
9831 | ||
9832 | WARN(pll->active > pll->refcount, | |
9833 | "more active pll users than references: %i vs %i\n", | |
9834 | pll->active, pll->refcount); | |
9835 | WARN(pll->active && !pll->on, | |
9836 | "pll in active use but not on in sw tracking\n"); | |
35c95375 DV |
9837 | WARN(pll->on && !pll->active, |
9838 | "pll in on but not on in use in sw tracking\n"); | |
5358901f DV |
9839 | WARN(pll->on != active, |
9840 | "pll on state mismatch (expected %i, found %i)\n", | |
9841 | pll->on, active); | |
9842 | ||
9843 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9844 | base.head) { | |
9845 | if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll) | |
9846 | enabled_crtcs++; | |
9847 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
9848 | active_crtcs++; | |
9849 | } | |
9850 | WARN(pll->active != active_crtcs, | |
9851 | "pll active crtcs mismatch (expected %i, found %i)\n", | |
9852 | pll->active, active_crtcs); | |
9853 | WARN(pll->refcount != enabled_crtcs, | |
9854 | "pll enabled crtcs mismatch (expected %i, found %i)\n", | |
9855 | pll->refcount, enabled_crtcs); | |
66e985c0 DV |
9856 | |
9857 | WARN(pll->on && memcmp(&pll->hw_state, &dpll_hw_state, | |
9858 | sizeof(dpll_hw_state)), | |
9859 | "pll hw state mismatch\n"); | |
5358901f | 9860 | } |
8af6cf88 DV |
9861 | } |
9862 | ||
91d1b4bd DV |
9863 | void |
9864 | intel_modeset_check_state(struct drm_device *dev) | |
9865 | { | |
9866 | check_connector_state(dev); | |
9867 | check_encoder_state(dev); | |
9868 | check_crtc_state(dev); | |
9869 | check_shared_dpll_state(dev); | |
9870 | } | |
9871 | ||
18442d08 VS |
9872 | void ironlake_check_encoder_dotclock(const struct intel_crtc_config *pipe_config, |
9873 | int dotclock) | |
9874 | { | |
9875 | /* | |
9876 | * FDI already provided one idea for the dotclock. | |
9877 | * Yell if the encoder disagrees. | |
9878 | */ | |
241bfc38 | 9879 | WARN(!intel_fuzzy_clock_check(pipe_config->adjusted_mode.crtc_clock, dotclock), |
18442d08 | 9880 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", |
241bfc38 | 9881 | pipe_config->adjusted_mode.crtc_clock, dotclock); |
18442d08 VS |
9882 | } |
9883 | ||
f30da187 DV |
9884 | static int __intel_set_mode(struct drm_crtc *crtc, |
9885 | struct drm_display_mode *mode, | |
9886 | int x, int y, struct drm_framebuffer *fb) | |
a6778b3c DV |
9887 | { |
9888 | struct drm_device *dev = crtc->dev; | |
dbf2b54e | 9889 | drm_i915_private_t *dev_priv = dev->dev_private; |
4b4b9238 | 9890 | struct drm_display_mode *saved_mode; |
b8cecdf5 | 9891 | struct intel_crtc_config *pipe_config = NULL; |
25c5b266 DV |
9892 | struct intel_crtc *intel_crtc; |
9893 | unsigned disable_pipes, prepare_pipes, modeset_pipes; | |
c0c36b94 | 9894 | int ret = 0; |
a6778b3c | 9895 | |
4b4b9238 | 9896 | saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL); |
c0c36b94 CW |
9897 | if (!saved_mode) |
9898 | return -ENOMEM; | |
a6778b3c | 9899 | |
e2e1ed41 | 9900 | intel_modeset_affected_pipes(crtc, &modeset_pipes, |
25c5b266 DV |
9901 | &prepare_pipes, &disable_pipes); |
9902 | ||
3ac18232 | 9903 | *saved_mode = crtc->mode; |
a6778b3c | 9904 | |
25c5b266 DV |
9905 | /* Hack: Because we don't (yet) support global modeset on multiple |
9906 | * crtcs, we don't keep track of the new mode for more than one crtc. | |
9907 | * Hence simply check whether any bit is set in modeset_pipes in all the | |
9908 | * pieces of code that are not yet converted to deal with mutliple crtcs | |
9909 | * changing their mode at the same time. */ | |
25c5b266 | 9910 | if (modeset_pipes) { |
4e53c2e0 | 9911 | pipe_config = intel_modeset_pipe_config(crtc, fb, mode); |
b8cecdf5 DV |
9912 | if (IS_ERR(pipe_config)) { |
9913 | ret = PTR_ERR(pipe_config); | |
9914 | pipe_config = NULL; | |
9915 | ||
3ac18232 | 9916 | goto out; |
25c5b266 | 9917 | } |
c0b03411 DV |
9918 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
9919 | "[modeset]"); | |
50741abc | 9920 | to_intel_crtc(crtc)->new_config = pipe_config; |
25c5b266 | 9921 | } |
a6778b3c | 9922 | |
30a970c6 JB |
9923 | /* |
9924 | * See if the config requires any additional preparation, e.g. | |
9925 | * to adjust global state with pipes off. We need to do this | |
9926 | * here so we can get the modeset_pipe updated config for the new | |
9927 | * mode set on this crtc. For other crtcs we need to use the | |
9928 | * adjusted_mode bits in the crtc directly. | |
9929 | */ | |
c164f833 | 9930 | if (IS_VALLEYVIEW(dev)) { |
2f2d7aa1 | 9931 | valleyview_modeset_global_pipes(dev, &prepare_pipes); |
30a970c6 | 9932 | |
c164f833 VS |
9933 | /* may have added more to prepare_pipes than we should */ |
9934 | prepare_pipes &= ~disable_pipes; | |
9935 | } | |
9936 | ||
460da916 DV |
9937 | for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc) |
9938 | intel_crtc_disable(&intel_crtc->base); | |
9939 | ||
ea9d758d DV |
9940 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) { |
9941 | if (intel_crtc->base.enabled) | |
9942 | dev_priv->display.crtc_disable(&intel_crtc->base); | |
9943 | } | |
a6778b3c | 9944 | |
6c4c86f5 DV |
9945 | /* crtc->mode is already used by the ->mode_set callbacks, hence we need |
9946 | * to set it here already despite that we pass it down the callchain. | |
f6e5b160 | 9947 | */ |
b8cecdf5 | 9948 | if (modeset_pipes) { |
25c5b266 | 9949 | crtc->mode = *mode; |
b8cecdf5 DV |
9950 | /* mode_set/enable/disable functions rely on a correct pipe |
9951 | * config. */ | |
9952 | to_intel_crtc(crtc)->config = *pipe_config; | |
50741abc | 9953 | to_intel_crtc(crtc)->new_config = &to_intel_crtc(crtc)->config; |
c326c0a9 VS |
9954 | |
9955 | /* | |
9956 | * Calculate and store various constants which | |
9957 | * are later needed by vblank and swap-completion | |
9958 | * timestamping. They are derived from true hwmode. | |
9959 | */ | |
9960 | drm_calc_timestamping_constants(crtc, | |
9961 | &pipe_config->adjusted_mode); | |
b8cecdf5 | 9962 | } |
7758a113 | 9963 | |
ea9d758d DV |
9964 | /* Only after disabling all output pipelines that will be changed can we |
9965 | * update the the output configuration. */ | |
9966 | intel_modeset_update_state(dev, prepare_pipes); | |
f6e5b160 | 9967 | |
47fab737 DV |
9968 | if (dev_priv->display.modeset_global_resources) |
9969 | dev_priv->display.modeset_global_resources(dev); | |
9970 | ||
a6778b3c DV |
9971 | /* Set up the DPLL and any encoders state that needs to adjust or depend |
9972 | * on the DPLL. | |
f6e5b160 | 9973 | */ |
25c5b266 | 9974 | for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) { |
c0c36b94 | 9975 | ret = intel_crtc_mode_set(&intel_crtc->base, |
c0c36b94 CW |
9976 | x, y, fb); |
9977 | if (ret) | |
9978 | goto done; | |
a6778b3c DV |
9979 | } |
9980 | ||
9981 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ | |
25c5b266 DV |
9982 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) |
9983 | dev_priv->display.crtc_enable(&intel_crtc->base); | |
a6778b3c | 9984 | |
a6778b3c DV |
9985 | /* FIXME: add subpixel order */ |
9986 | done: | |
4b4b9238 | 9987 | if (ret && crtc->enabled) |
3ac18232 | 9988 | crtc->mode = *saved_mode; |
a6778b3c | 9989 | |
3ac18232 | 9990 | out: |
b8cecdf5 | 9991 | kfree(pipe_config); |
3ac18232 | 9992 | kfree(saved_mode); |
a6778b3c | 9993 | return ret; |
f6e5b160 CW |
9994 | } |
9995 | ||
e7457a9a DL |
9996 | static int intel_set_mode(struct drm_crtc *crtc, |
9997 | struct drm_display_mode *mode, | |
9998 | int x, int y, struct drm_framebuffer *fb) | |
f30da187 DV |
9999 | { |
10000 | int ret; | |
10001 | ||
10002 | ret = __intel_set_mode(crtc, mode, x, y, fb); | |
10003 | ||
10004 | if (ret == 0) | |
10005 | intel_modeset_check_state(crtc->dev); | |
10006 | ||
10007 | return ret; | |
10008 | } | |
10009 | ||
c0c36b94 CW |
10010 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
10011 | { | |
10012 | intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->fb); | |
10013 | } | |
10014 | ||
25c5b266 DV |
10015 | #undef for_each_intel_crtc_masked |
10016 | ||
d9e55608 DV |
10017 | static void intel_set_config_free(struct intel_set_config *config) |
10018 | { | |
10019 | if (!config) | |
10020 | return; | |
10021 | ||
1aa4b628 DV |
10022 | kfree(config->save_connector_encoders); |
10023 | kfree(config->save_encoder_crtcs); | |
7668851f | 10024 | kfree(config->save_crtc_enabled); |
d9e55608 DV |
10025 | kfree(config); |
10026 | } | |
10027 | ||
85f9eb71 DV |
10028 | static int intel_set_config_save_state(struct drm_device *dev, |
10029 | struct intel_set_config *config) | |
10030 | { | |
7668851f | 10031 | struct drm_crtc *crtc; |
85f9eb71 DV |
10032 | struct drm_encoder *encoder; |
10033 | struct drm_connector *connector; | |
10034 | int count; | |
10035 | ||
7668851f VS |
10036 | config->save_crtc_enabled = |
10037 | kcalloc(dev->mode_config.num_crtc, | |
10038 | sizeof(bool), GFP_KERNEL); | |
10039 | if (!config->save_crtc_enabled) | |
10040 | return -ENOMEM; | |
10041 | ||
1aa4b628 DV |
10042 | config->save_encoder_crtcs = |
10043 | kcalloc(dev->mode_config.num_encoder, | |
10044 | sizeof(struct drm_crtc *), GFP_KERNEL); | |
10045 | if (!config->save_encoder_crtcs) | |
85f9eb71 DV |
10046 | return -ENOMEM; |
10047 | ||
1aa4b628 DV |
10048 | config->save_connector_encoders = |
10049 | kcalloc(dev->mode_config.num_connector, | |
10050 | sizeof(struct drm_encoder *), GFP_KERNEL); | |
10051 | if (!config->save_connector_encoders) | |
85f9eb71 DV |
10052 | return -ENOMEM; |
10053 | ||
10054 | /* Copy data. Note that driver private data is not affected. | |
10055 | * Should anything bad happen only the expected state is | |
10056 | * restored, not the drivers personal bookkeeping. | |
10057 | */ | |
7668851f VS |
10058 | count = 0; |
10059 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
10060 | config->save_crtc_enabled[count++] = crtc->enabled; | |
10061 | } | |
10062 | ||
85f9eb71 DV |
10063 | count = 0; |
10064 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
1aa4b628 | 10065 | config->save_encoder_crtcs[count++] = encoder->crtc; |
85f9eb71 DV |
10066 | } |
10067 | ||
10068 | count = 0; | |
10069 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
1aa4b628 | 10070 | config->save_connector_encoders[count++] = connector->encoder; |
85f9eb71 DV |
10071 | } |
10072 | ||
10073 | return 0; | |
10074 | } | |
10075 | ||
10076 | static void intel_set_config_restore_state(struct drm_device *dev, | |
10077 | struct intel_set_config *config) | |
10078 | { | |
7668851f | 10079 | struct intel_crtc *crtc; |
9a935856 DV |
10080 | struct intel_encoder *encoder; |
10081 | struct intel_connector *connector; | |
85f9eb71 DV |
10082 | int count; |
10083 | ||
7668851f VS |
10084 | count = 0; |
10085 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
10086 | crtc->new_enabled = config->save_crtc_enabled[count++]; | |
7bd0a8e7 VS |
10087 | |
10088 | if (crtc->new_enabled) | |
10089 | crtc->new_config = &crtc->config; | |
10090 | else | |
10091 | crtc->new_config = NULL; | |
7668851f VS |
10092 | } |
10093 | ||
85f9eb71 | 10094 | count = 0; |
9a935856 DV |
10095 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
10096 | encoder->new_crtc = | |
10097 | to_intel_crtc(config->save_encoder_crtcs[count++]); | |
85f9eb71 DV |
10098 | } |
10099 | ||
10100 | count = 0; | |
9a935856 DV |
10101 | list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) { |
10102 | connector->new_encoder = | |
10103 | to_intel_encoder(config->save_connector_encoders[count++]); | |
85f9eb71 DV |
10104 | } |
10105 | } | |
10106 | ||
e3de42b6 | 10107 | static bool |
2e57f47d | 10108 | is_crtc_connector_off(struct drm_mode_set *set) |
e3de42b6 ID |
10109 | { |
10110 | int i; | |
10111 | ||
2e57f47d CW |
10112 | if (set->num_connectors == 0) |
10113 | return false; | |
10114 | ||
10115 | if (WARN_ON(set->connectors == NULL)) | |
10116 | return false; | |
10117 | ||
10118 | for (i = 0; i < set->num_connectors; i++) | |
10119 | if (set->connectors[i]->encoder && | |
10120 | set->connectors[i]->encoder->crtc == set->crtc && | |
10121 | set->connectors[i]->dpms != DRM_MODE_DPMS_ON) | |
e3de42b6 ID |
10122 | return true; |
10123 | ||
10124 | return false; | |
10125 | } | |
10126 | ||
5e2b584e DV |
10127 | static void |
10128 | intel_set_config_compute_mode_changes(struct drm_mode_set *set, | |
10129 | struct intel_set_config *config) | |
10130 | { | |
10131 | ||
10132 | /* We should be able to check here if the fb has the same properties | |
10133 | * and then just flip_or_move it */ | |
2e57f47d CW |
10134 | if (is_crtc_connector_off(set)) { |
10135 | config->mode_changed = true; | |
e3de42b6 | 10136 | } else if (set->crtc->fb != set->fb) { |
5e2b584e DV |
10137 | /* If we have no fb then treat it as a full mode set */ |
10138 | if (set->crtc->fb == NULL) { | |
319d9827 JB |
10139 | struct intel_crtc *intel_crtc = |
10140 | to_intel_crtc(set->crtc); | |
10141 | ||
d330a953 | 10142 | if (intel_crtc->active && i915.fastboot) { |
319d9827 JB |
10143 | DRM_DEBUG_KMS("crtc has no fb, will flip\n"); |
10144 | config->fb_changed = true; | |
10145 | } else { | |
10146 | DRM_DEBUG_KMS("inactive crtc, full mode set\n"); | |
10147 | config->mode_changed = true; | |
10148 | } | |
5e2b584e DV |
10149 | } else if (set->fb == NULL) { |
10150 | config->mode_changed = true; | |
72f4901e DV |
10151 | } else if (set->fb->pixel_format != |
10152 | set->crtc->fb->pixel_format) { | |
5e2b584e | 10153 | config->mode_changed = true; |
e3de42b6 | 10154 | } else { |
5e2b584e | 10155 | config->fb_changed = true; |
e3de42b6 | 10156 | } |
5e2b584e DV |
10157 | } |
10158 | ||
835c5873 | 10159 | if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y)) |
5e2b584e DV |
10160 | config->fb_changed = true; |
10161 | ||
10162 | if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) { | |
10163 | DRM_DEBUG_KMS("modes are different, full mode set\n"); | |
10164 | drm_mode_debug_printmodeline(&set->crtc->mode); | |
10165 | drm_mode_debug_printmodeline(set->mode); | |
10166 | config->mode_changed = true; | |
10167 | } | |
a1d95703 CW |
10168 | |
10169 | DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n", | |
10170 | set->crtc->base.id, config->mode_changed, config->fb_changed); | |
5e2b584e DV |
10171 | } |
10172 | ||
2e431051 | 10173 | static int |
9a935856 DV |
10174 | intel_modeset_stage_output_state(struct drm_device *dev, |
10175 | struct drm_mode_set *set, | |
10176 | struct intel_set_config *config) | |
50f56119 | 10177 | { |
9a935856 DV |
10178 | struct intel_connector *connector; |
10179 | struct intel_encoder *encoder; | |
7668851f | 10180 | struct intel_crtc *crtc; |
f3f08572 | 10181 | int ro; |
50f56119 | 10182 | |
9abdda74 | 10183 | /* The upper layers ensure that we either disable a crtc or have a list |
9a935856 DV |
10184 | * of connectors. For paranoia, double-check this. */ |
10185 | WARN_ON(!set->fb && (set->num_connectors != 0)); | |
10186 | WARN_ON(set->fb && (set->num_connectors == 0)); | |
10187 | ||
9a935856 DV |
10188 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
10189 | base.head) { | |
10190 | /* Otherwise traverse passed in connector list and get encoders | |
10191 | * for them. */ | |
50f56119 | 10192 | for (ro = 0; ro < set->num_connectors; ro++) { |
9a935856 DV |
10193 | if (set->connectors[ro] == &connector->base) { |
10194 | connector->new_encoder = connector->encoder; | |
50f56119 DV |
10195 | break; |
10196 | } | |
10197 | } | |
10198 | ||
9a935856 DV |
10199 | /* If we disable the crtc, disable all its connectors. Also, if |
10200 | * the connector is on the changing crtc but not on the new | |
10201 | * connector list, disable it. */ | |
10202 | if ((!set->fb || ro == set->num_connectors) && | |
10203 | connector->base.encoder && | |
10204 | connector->base.encoder->crtc == set->crtc) { | |
10205 | connector->new_encoder = NULL; | |
10206 | ||
10207 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n", | |
10208 | connector->base.base.id, | |
10209 | drm_get_connector_name(&connector->base)); | |
10210 | } | |
10211 | ||
10212 | ||
10213 | if (&connector->new_encoder->base != connector->base.encoder) { | |
50f56119 | 10214 | DRM_DEBUG_KMS("encoder changed, full mode switch\n"); |
5e2b584e | 10215 | config->mode_changed = true; |
50f56119 DV |
10216 | } |
10217 | } | |
9a935856 | 10218 | /* connector->new_encoder is now updated for all connectors. */ |
50f56119 | 10219 | |
9a935856 | 10220 | /* Update crtc of enabled connectors. */ |
9a935856 DV |
10221 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
10222 | base.head) { | |
7668851f VS |
10223 | struct drm_crtc *new_crtc; |
10224 | ||
9a935856 | 10225 | if (!connector->new_encoder) |
50f56119 DV |
10226 | continue; |
10227 | ||
9a935856 | 10228 | new_crtc = connector->new_encoder->base.crtc; |
50f56119 DV |
10229 | |
10230 | for (ro = 0; ro < set->num_connectors; ro++) { | |
9a935856 | 10231 | if (set->connectors[ro] == &connector->base) |
50f56119 DV |
10232 | new_crtc = set->crtc; |
10233 | } | |
10234 | ||
10235 | /* Make sure the new CRTC will work with the encoder */ | |
14509916 TR |
10236 | if (!drm_encoder_crtc_ok(&connector->new_encoder->base, |
10237 | new_crtc)) { | |
5e2b584e | 10238 | return -EINVAL; |
50f56119 | 10239 | } |
9a935856 DV |
10240 | connector->encoder->new_crtc = to_intel_crtc(new_crtc); |
10241 | ||
10242 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n", | |
10243 | connector->base.base.id, | |
10244 | drm_get_connector_name(&connector->base), | |
10245 | new_crtc->base.id); | |
10246 | } | |
10247 | ||
10248 | /* Check for any encoders that needs to be disabled. */ | |
10249 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
10250 | base.head) { | |
5a65f358 | 10251 | int num_connectors = 0; |
9a935856 DV |
10252 | list_for_each_entry(connector, |
10253 | &dev->mode_config.connector_list, | |
10254 | base.head) { | |
10255 | if (connector->new_encoder == encoder) { | |
10256 | WARN_ON(!connector->new_encoder->new_crtc); | |
5a65f358 | 10257 | num_connectors++; |
9a935856 DV |
10258 | } |
10259 | } | |
5a65f358 PZ |
10260 | |
10261 | if (num_connectors == 0) | |
10262 | encoder->new_crtc = NULL; | |
10263 | else if (num_connectors > 1) | |
10264 | return -EINVAL; | |
10265 | ||
9a935856 DV |
10266 | /* Only now check for crtc changes so we don't miss encoders |
10267 | * that will be disabled. */ | |
10268 | if (&encoder->new_crtc->base != encoder->base.crtc) { | |
50f56119 | 10269 | DRM_DEBUG_KMS("crtc changed, full mode switch\n"); |
5e2b584e | 10270 | config->mode_changed = true; |
50f56119 DV |
10271 | } |
10272 | } | |
9a935856 | 10273 | /* Now we've also updated encoder->new_crtc for all encoders. */ |
50f56119 | 10274 | |
7668851f VS |
10275 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, |
10276 | base.head) { | |
10277 | crtc->new_enabled = false; | |
10278 | ||
10279 | list_for_each_entry(encoder, | |
10280 | &dev->mode_config.encoder_list, | |
10281 | base.head) { | |
10282 | if (encoder->new_crtc == crtc) { | |
10283 | crtc->new_enabled = true; | |
10284 | break; | |
10285 | } | |
10286 | } | |
10287 | ||
10288 | if (crtc->new_enabled != crtc->base.enabled) { | |
10289 | DRM_DEBUG_KMS("crtc %sabled, full mode switch\n", | |
10290 | crtc->new_enabled ? "en" : "dis"); | |
10291 | config->mode_changed = true; | |
10292 | } | |
7bd0a8e7 VS |
10293 | |
10294 | if (crtc->new_enabled) | |
10295 | crtc->new_config = &crtc->config; | |
10296 | else | |
10297 | crtc->new_config = NULL; | |
7668851f VS |
10298 | } |
10299 | ||
2e431051 DV |
10300 | return 0; |
10301 | } | |
10302 | ||
7d00a1f5 VS |
10303 | static void disable_crtc_nofb(struct intel_crtc *crtc) |
10304 | { | |
10305 | struct drm_device *dev = crtc->base.dev; | |
10306 | struct intel_encoder *encoder; | |
10307 | struct intel_connector *connector; | |
10308 | ||
10309 | DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n", | |
10310 | pipe_name(crtc->pipe)); | |
10311 | ||
10312 | list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) { | |
10313 | if (connector->new_encoder && | |
10314 | connector->new_encoder->new_crtc == crtc) | |
10315 | connector->new_encoder = NULL; | |
10316 | } | |
10317 | ||
10318 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { | |
10319 | if (encoder->new_crtc == crtc) | |
10320 | encoder->new_crtc = NULL; | |
10321 | } | |
10322 | ||
10323 | crtc->new_enabled = false; | |
7bd0a8e7 | 10324 | crtc->new_config = NULL; |
7d00a1f5 VS |
10325 | } |
10326 | ||
2e431051 DV |
10327 | static int intel_crtc_set_config(struct drm_mode_set *set) |
10328 | { | |
10329 | struct drm_device *dev; | |
2e431051 DV |
10330 | struct drm_mode_set save_set; |
10331 | struct intel_set_config *config; | |
10332 | int ret; | |
2e431051 | 10333 | |
8d3e375e DV |
10334 | BUG_ON(!set); |
10335 | BUG_ON(!set->crtc); | |
10336 | BUG_ON(!set->crtc->helper_private); | |
2e431051 | 10337 | |
7e53f3a4 DV |
10338 | /* Enforce sane interface api - has been abused by the fb helper. */ |
10339 | BUG_ON(!set->mode && set->fb); | |
10340 | BUG_ON(set->fb && set->num_connectors == 0); | |
431e50f7 | 10341 | |
2e431051 DV |
10342 | if (set->fb) { |
10343 | DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n", | |
10344 | set->crtc->base.id, set->fb->base.id, | |
10345 | (int)set->num_connectors, set->x, set->y); | |
10346 | } else { | |
10347 | DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id); | |
2e431051 DV |
10348 | } |
10349 | ||
10350 | dev = set->crtc->dev; | |
10351 | ||
10352 | ret = -ENOMEM; | |
10353 | config = kzalloc(sizeof(*config), GFP_KERNEL); | |
10354 | if (!config) | |
10355 | goto out_config; | |
10356 | ||
10357 | ret = intel_set_config_save_state(dev, config); | |
10358 | if (ret) | |
10359 | goto out_config; | |
10360 | ||
10361 | save_set.crtc = set->crtc; | |
10362 | save_set.mode = &set->crtc->mode; | |
10363 | save_set.x = set->crtc->x; | |
10364 | save_set.y = set->crtc->y; | |
10365 | save_set.fb = set->crtc->fb; | |
10366 | ||
10367 | /* Compute whether we need a full modeset, only an fb base update or no | |
10368 | * change at all. In the future we might also check whether only the | |
10369 | * mode changed, e.g. for LVDS where we only change the panel fitter in | |
10370 | * such cases. */ | |
10371 | intel_set_config_compute_mode_changes(set, config); | |
10372 | ||
9a935856 | 10373 | ret = intel_modeset_stage_output_state(dev, set, config); |
2e431051 DV |
10374 | if (ret) |
10375 | goto fail; | |
10376 | ||
5e2b584e | 10377 | if (config->mode_changed) { |
c0c36b94 CW |
10378 | ret = intel_set_mode(set->crtc, set->mode, |
10379 | set->x, set->y, set->fb); | |
5e2b584e | 10380 | } else if (config->fb_changed) { |
4878cae2 VS |
10381 | intel_crtc_wait_for_pending_flips(set->crtc); |
10382 | ||
4f660f49 | 10383 | ret = intel_pipe_set_base(set->crtc, |
94352cf9 | 10384 | set->x, set->y, set->fb); |
7ca51a3a JB |
10385 | /* |
10386 | * In the fastboot case this may be our only check of the | |
10387 | * state after boot. It would be better to only do it on | |
10388 | * the first update, but we don't have a nice way of doing that | |
10389 | * (and really, set_config isn't used much for high freq page | |
10390 | * flipping, so increasing its cost here shouldn't be a big | |
10391 | * deal). | |
10392 | */ | |
d330a953 | 10393 | if (i915.fastboot && ret == 0) |
7ca51a3a | 10394 | intel_modeset_check_state(set->crtc->dev); |
50f56119 DV |
10395 | } |
10396 | ||
2d05eae1 | 10397 | if (ret) { |
bf67dfeb DV |
10398 | DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n", |
10399 | set->crtc->base.id, ret); | |
50f56119 | 10400 | fail: |
2d05eae1 | 10401 | intel_set_config_restore_state(dev, config); |
50f56119 | 10402 | |
7d00a1f5 VS |
10403 | /* |
10404 | * HACK: if the pipe was on, but we didn't have a framebuffer, | |
10405 | * force the pipe off to avoid oopsing in the modeset code | |
10406 | * due to fb==NULL. This should only happen during boot since | |
10407 | * we don't yet reconstruct the FB from the hardware state. | |
10408 | */ | |
10409 | if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb) | |
10410 | disable_crtc_nofb(to_intel_crtc(save_set.crtc)); | |
10411 | ||
2d05eae1 CW |
10412 | /* Try to restore the config */ |
10413 | if (config->mode_changed && | |
10414 | intel_set_mode(save_set.crtc, save_set.mode, | |
10415 | save_set.x, save_set.y, save_set.fb)) | |
10416 | DRM_ERROR("failed to restore config after modeset failure\n"); | |
10417 | } | |
50f56119 | 10418 | |
d9e55608 DV |
10419 | out_config: |
10420 | intel_set_config_free(config); | |
50f56119 DV |
10421 | return ret; |
10422 | } | |
f6e5b160 CW |
10423 | |
10424 | static const struct drm_crtc_funcs intel_crtc_funcs = { | |
f6e5b160 CW |
10425 | .cursor_set = intel_crtc_cursor_set, |
10426 | .cursor_move = intel_crtc_cursor_move, | |
10427 | .gamma_set = intel_crtc_gamma_set, | |
50f56119 | 10428 | .set_config = intel_crtc_set_config, |
f6e5b160 CW |
10429 | .destroy = intel_crtc_destroy, |
10430 | .page_flip = intel_crtc_page_flip, | |
10431 | }; | |
10432 | ||
79f689aa PZ |
10433 | static void intel_cpu_pll_init(struct drm_device *dev) |
10434 | { | |
affa9354 | 10435 | if (HAS_DDI(dev)) |
79f689aa PZ |
10436 | intel_ddi_pll_init(dev); |
10437 | } | |
10438 | ||
5358901f DV |
10439 | static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv, |
10440 | struct intel_shared_dpll *pll, | |
10441 | struct intel_dpll_hw_state *hw_state) | |
ee7b9f93 | 10442 | { |
5358901f | 10443 | uint32_t val; |
ee7b9f93 | 10444 | |
5358901f | 10445 | val = I915_READ(PCH_DPLL(pll->id)); |
66e985c0 DV |
10446 | hw_state->dpll = val; |
10447 | hw_state->fp0 = I915_READ(PCH_FP0(pll->id)); | |
10448 | hw_state->fp1 = I915_READ(PCH_FP1(pll->id)); | |
5358901f DV |
10449 | |
10450 | return val & DPLL_VCO_ENABLE; | |
10451 | } | |
10452 | ||
15bdd4cf DV |
10453 | static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv, |
10454 | struct intel_shared_dpll *pll) | |
10455 | { | |
10456 | I915_WRITE(PCH_FP0(pll->id), pll->hw_state.fp0); | |
10457 | I915_WRITE(PCH_FP1(pll->id), pll->hw_state.fp1); | |
10458 | } | |
10459 | ||
e7b903d2 DV |
10460 | static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv, |
10461 | struct intel_shared_dpll *pll) | |
10462 | { | |
e7b903d2 | 10463 | /* PCH refclock must be enabled first */ |
89eff4be | 10464 | ibx_assert_pch_refclk_enabled(dev_priv); |
e7b903d2 | 10465 | |
15bdd4cf DV |
10466 | I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll); |
10467 | ||
10468 | /* Wait for the clocks to stabilize. */ | |
10469 | POSTING_READ(PCH_DPLL(pll->id)); | |
10470 | udelay(150); | |
10471 | ||
10472 | /* The pixel multiplier can only be updated once the | |
10473 | * DPLL is enabled and the clocks are stable. | |
10474 | * | |
10475 | * So write it again. | |
10476 | */ | |
10477 | I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll); | |
10478 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
10479 | udelay(200); |
10480 | } | |
10481 | ||
10482 | static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv, | |
10483 | struct intel_shared_dpll *pll) | |
10484 | { | |
10485 | struct drm_device *dev = dev_priv->dev; | |
10486 | struct intel_crtc *crtc; | |
e7b903d2 DV |
10487 | |
10488 | /* Make sure no transcoder isn't still depending on us. */ | |
10489 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
10490 | if (intel_crtc_to_shared_dpll(crtc) == pll) | |
10491 | assert_pch_transcoder_disabled(dev_priv, crtc->pipe); | |
ee7b9f93 JB |
10492 | } |
10493 | ||
15bdd4cf DV |
10494 | I915_WRITE(PCH_DPLL(pll->id), 0); |
10495 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
10496 | udelay(200); |
10497 | } | |
10498 | ||
46edb027 DV |
10499 | static char *ibx_pch_dpll_names[] = { |
10500 | "PCH DPLL A", | |
10501 | "PCH DPLL B", | |
10502 | }; | |
10503 | ||
7c74ade1 | 10504 | static void ibx_pch_dpll_init(struct drm_device *dev) |
ee7b9f93 | 10505 | { |
e7b903d2 | 10506 | struct drm_i915_private *dev_priv = dev->dev_private; |
ee7b9f93 JB |
10507 | int i; |
10508 | ||
7c74ade1 | 10509 | dev_priv->num_shared_dpll = 2; |
ee7b9f93 | 10510 | |
e72f9fbf | 10511 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
46edb027 DV |
10512 | dev_priv->shared_dplls[i].id = i; |
10513 | dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i]; | |
15bdd4cf | 10514 | dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set; |
e7b903d2 DV |
10515 | dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable; |
10516 | dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable; | |
5358901f DV |
10517 | dev_priv->shared_dplls[i].get_hw_state = |
10518 | ibx_pch_dpll_get_hw_state; | |
ee7b9f93 JB |
10519 | } |
10520 | } | |
10521 | ||
7c74ade1 DV |
10522 | static void intel_shared_dpll_init(struct drm_device *dev) |
10523 | { | |
e7b903d2 | 10524 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c74ade1 DV |
10525 | |
10526 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
10527 | ibx_pch_dpll_init(dev); | |
10528 | else | |
10529 | dev_priv->num_shared_dpll = 0; | |
10530 | ||
10531 | BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS); | |
7c74ade1 DV |
10532 | } |
10533 | ||
b358d0a6 | 10534 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 10535 | { |
22fd0fab | 10536 | drm_i915_private_t *dev_priv = dev->dev_private; |
79e53945 JB |
10537 | struct intel_crtc *intel_crtc; |
10538 | int i; | |
10539 | ||
955382f3 | 10540 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
10541 | if (intel_crtc == NULL) |
10542 | return; | |
10543 | ||
10544 | drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs); | |
10545 | ||
10546 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
10547 | for (i = 0; i < 256; i++) { |
10548 | intel_crtc->lut_r[i] = i; | |
10549 | intel_crtc->lut_g[i] = i; | |
10550 | intel_crtc->lut_b[i] = i; | |
10551 | } | |
10552 | ||
1f1c2e24 VS |
10553 | /* |
10554 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
10555 | * is hooked to plane B. Hence we want plane A feeding pipe B. | |
10556 | */ | |
80824003 JB |
10557 | intel_crtc->pipe = pipe; |
10558 | intel_crtc->plane = pipe; | |
3a77c4c4 | 10559 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 10560 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 10561 | intel_crtc->plane = !pipe; |
80824003 JB |
10562 | } |
10563 | ||
22fd0fab JB |
10564 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
10565 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
10566 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
10567 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
10568 | ||
79e53945 | 10569 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
79e53945 JB |
10570 | } |
10571 | ||
752aa88a JB |
10572 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
10573 | { | |
10574 | struct drm_encoder *encoder = connector->base.encoder; | |
10575 | ||
10576 | WARN_ON(!mutex_is_locked(&connector->base.dev->mode_config.mutex)); | |
10577 | ||
10578 | if (!encoder) | |
10579 | return INVALID_PIPE; | |
10580 | ||
10581 | return to_intel_crtc(encoder->crtc)->pipe; | |
10582 | } | |
10583 | ||
08d7b3d1 | 10584 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 10585 | struct drm_file *file) |
08d7b3d1 | 10586 | { |
08d7b3d1 | 10587 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
c05422d5 DV |
10588 | struct drm_mode_object *drmmode_obj; |
10589 | struct intel_crtc *crtc; | |
08d7b3d1 | 10590 | |
1cff8f6b DV |
10591 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
10592 | return -ENODEV; | |
08d7b3d1 | 10593 | |
c05422d5 DV |
10594 | drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id, |
10595 | DRM_MODE_OBJECT_CRTC); | |
08d7b3d1 | 10596 | |
c05422d5 | 10597 | if (!drmmode_obj) { |
08d7b3d1 | 10598 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 10599 | return -ENOENT; |
08d7b3d1 CW |
10600 | } |
10601 | ||
c05422d5 DV |
10602 | crtc = to_intel_crtc(obj_to_crtc(drmmode_obj)); |
10603 | pipe_from_crtc_id->pipe = crtc->pipe; | |
08d7b3d1 | 10604 | |
c05422d5 | 10605 | return 0; |
08d7b3d1 CW |
10606 | } |
10607 | ||
66a9278e | 10608 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 10609 | { |
66a9278e DV |
10610 | struct drm_device *dev = encoder->base.dev; |
10611 | struct intel_encoder *source_encoder; | |
79e53945 | 10612 | int index_mask = 0; |
79e53945 JB |
10613 | int entry = 0; |
10614 | ||
66a9278e DV |
10615 | list_for_each_entry(source_encoder, |
10616 | &dev->mode_config.encoder_list, base.head) { | |
10617 | ||
10618 | if (encoder == source_encoder) | |
79e53945 | 10619 | index_mask |= (1 << entry); |
66a9278e DV |
10620 | |
10621 | /* Intel hw has only one MUX where enocoders could be cloned. */ | |
10622 | if (encoder->cloneable && source_encoder->cloneable) | |
10623 | index_mask |= (1 << entry); | |
10624 | ||
79e53945 JB |
10625 | entry++; |
10626 | } | |
4ef69c7a | 10627 | |
79e53945 JB |
10628 | return index_mask; |
10629 | } | |
10630 | ||
4d302442 CW |
10631 | static bool has_edp_a(struct drm_device *dev) |
10632 | { | |
10633 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10634 | ||
10635 | if (!IS_MOBILE(dev)) | |
10636 | return false; | |
10637 | ||
10638 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
10639 | return false; | |
10640 | ||
e3589908 | 10641 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
10642 | return false; |
10643 | ||
10644 | return true; | |
10645 | } | |
10646 | ||
ba0fbca4 DL |
10647 | const char *intel_output_name(int output) |
10648 | { | |
10649 | static const char *names[] = { | |
10650 | [INTEL_OUTPUT_UNUSED] = "Unused", | |
10651 | [INTEL_OUTPUT_ANALOG] = "Analog", | |
10652 | [INTEL_OUTPUT_DVO] = "DVO", | |
10653 | [INTEL_OUTPUT_SDVO] = "SDVO", | |
10654 | [INTEL_OUTPUT_LVDS] = "LVDS", | |
10655 | [INTEL_OUTPUT_TVOUT] = "TV", | |
10656 | [INTEL_OUTPUT_HDMI] = "HDMI", | |
10657 | [INTEL_OUTPUT_DISPLAYPORT] = "DisplayPort", | |
10658 | [INTEL_OUTPUT_EDP] = "eDP", | |
10659 | [INTEL_OUTPUT_DSI] = "DSI", | |
10660 | [INTEL_OUTPUT_UNKNOWN] = "Unknown", | |
10661 | }; | |
10662 | ||
10663 | if (output < 0 || output >= ARRAY_SIZE(names) || !names[output]) | |
10664 | return "Invalid"; | |
10665 | ||
10666 | return names[output]; | |
10667 | } | |
10668 | ||
79e53945 JB |
10669 | static void intel_setup_outputs(struct drm_device *dev) |
10670 | { | |
725e30ad | 10671 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 10672 | struct intel_encoder *encoder; |
cb0953d7 | 10673 | bool dpd_is_edp = false; |
79e53945 | 10674 | |
c9093354 | 10675 | intel_lvds_init(dev); |
79e53945 | 10676 | |
c40c0f5b | 10677 | if (!IS_ULT(dev)) |
79935fca | 10678 | intel_crt_init(dev); |
cb0953d7 | 10679 | |
affa9354 | 10680 | if (HAS_DDI(dev)) { |
0e72a5b5 ED |
10681 | int found; |
10682 | ||
10683 | /* Haswell uses DDI functions to detect digital outputs */ | |
10684 | found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED; | |
10685 | /* DDI A only supports eDP */ | |
10686 | if (found) | |
10687 | intel_ddi_init(dev, PORT_A); | |
10688 | ||
10689 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
10690 | * register */ | |
10691 | found = I915_READ(SFUSE_STRAP); | |
10692 | ||
10693 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
10694 | intel_ddi_init(dev, PORT_B); | |
10695 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
10696 | intel_ddi_init(dev, PORT_C); | |
10697 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
10698 | intel_ddi_init(dev, PORT_D); | |
10699 | } else if (HAS_PCH_SPLIT(dev)) { | |
cb0953d7 | 10700 | int found; |
5d8a7752 | 10701 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
10702 | |
10703 | if (has_edp_a(dev)) | |
10704 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 10705 | |
dc0fa718 | 10706 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 10707 | /* PCH SDVOB multiplex with HDMIB */ |
eef4eacb | 10708 | found = intel_sdvo_init(dev, PCH_SDVOB, true); |
30ad48b7 | 10709 | if (!found) |
e2debe91 | 10710 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 10711 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 10712 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
10713 | } |
10714 | ||
dc0fa718 | 10715 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 10716 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 10717 | |
dc0fa718 | 10718 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 10719 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 10720 | |
5eb08b69 | 10721 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 10722 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 10723 | |
270b3042 | 10724 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 10725 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
4a87d65d | 10726 | } else if (IS_VALLEYVIEW(dev)) { |
585a94b8 AB |
10727 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED) { |
10728 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB, | |
10729 | PORT_B); | |
10730 | if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED) | |
10731 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B); | |
10732 | } | |
10733 | ||
6f6005a5 JB |
10734 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED) { |
10735 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC, | |
10736 | PORT_C); | |
10737 | if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED) | |
5d8a7752 | 10738 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C); |
6f6005a5 | 10739 | } |
19c03924 | 10740 | |
3cfca973 | 10741 | intel_dsi_init(dev); |
103a196f | 10742 | } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) { |
27185ae1 | 10743 | bool found = false; |
7d57382e | 10744 | |
e2debe91 | 10745 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 10746 | DRM_DEBUG_KMS("probing SDVOB\n"); |
e2debe91 | 10747 | found = intel_sdvo_init(dev, GEN3_SDVOB, true); |
b01f2c3a JB |
10748 | if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) { |
10749 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); | |
e2debe91 | 10750 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 10751 | } |
27185ae1 | 10752 | |
e7281eab | 10753 | if (!found && SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 10754 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 10755 | } |
13520b05 KH |
10756 | |
10757 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 10758 | |
e2debe91 | 10759 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 10760 | DRM_DEBUG_KMS("probing SDVOC\n"); |
e2debe91 | 10761 | found = intel_sdvo_init(dev, GEN3_SDVOC, false); |
b01f2c3a | 10762 | } |
27185ae1 | 10763 | |
e2debe91 | 10764 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 10765 | |
b01f2c3a JB |
10766 | if (SUPPORTS_INTEGRATED_HDMI(dev)) { |
10767 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); | |
e2debe91 | 10768 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 10769 | } |
e7281eab | 10770 | if (SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 10771 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 10772 | } |
27185ae1 | 10773 | |
b01f2c3a | 10774 | if (SUPPORTS_INTEGRATED_DP(dev) && |
e7281eab | 10775 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 10776 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 10777 | } else if (IS_GEN2(dev)) |
79e53945 JB |
10778 | intel_dvo_init(dev); |
10779 | ||
103a196f | 10780 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
10781 | intel_tv_init(dev); |
10782 | ||
4ef69c7a CW |
10783 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
10784 | encoder->base.possible_crtcs = encoder->crtc_mask; | |
10785 | encoder->base.possible_clones = | |
66a9278e | 10786 | intel_encoder_clones(encoder); |
79e53945 | 10787 | } |
47356eb6 | 10788 | |
dde86e2d | 10789 | intel_init_pch_refclk(dev); |
270b3042 DV |
10790 | |
10791 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
10792 | } |
10793 | ||
10794 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
10795 | { | |
10796 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
79e53945 | 10797 | |
ef2d633e DV |
10798 | drm_framebuffer_cleanup(fb); |
10799 | WARN_ON(!intel_fb->obj->framebuffer_references--); | |
10800 | drm_gem_object_unreference_unlocked(&intel_fb->obj->base); | |
79e53945 JB |
10801 | kfree(intel_fb); |
10802 | } | |
10803 | ||
10804 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 10805 | struct drm_file *file, |
79e53945 JB |
10806 | unsigned int *handle) |
10807 | { | |
10808 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 10809 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 10810 | |
05394f39 | 10811 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
10812 | } |
10813 | ||
10814 | static const struct drm_framebuffer_funcs intel_fb_funcs = { | |
10815 | .destroy = intel_user_framebuffer_destroy, | |
10816 | .create_handle = intel_user_framebuffer_create_handle, | |
10817 | }; | |
10818 | ||
b5ea642a DV |
10819 | static int intel_framebuffer_init(struct drm_device *dev, |
10820 | struct intel_framebuffer *intel_fb, | |
10821 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10822 | struct drm_i915_gem_object *obj) | |
79e53945 | 10823 | { |
a57ce0b2 | 10824 | int aligned_height; |
a35cdaa0 | 10825 | int pitch_limit; |
79e53945 JB |
10826 | int ret; |
10827 | ||
dd4916c5 DV |
10828 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
10829 | ||
c16ed4be CW |
10830 | if (obj->tiling_mode == I915_TILING_Y) { |
10831 | DRM_DEBUG("hardware does not support tiling Y\n"); | |
57cd6508 | 10832 | return -EINVAL; |
c16ed4be | 10833 | } |
57cd6508 | 10834 | |
c16ed4be CW |
10835 | if (mode_cmd->pitches[0] & 63) { |
10836 | DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n", | |
10837 | mode_cmd->pitches[0]); | |
57cd6508 | 10838 | return -EINVAL; |
c16ed4be | 10839 | } |
57cd6508 | 10840 | |
a35cdaa0 CW |
10841 | if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) { |
10842 | pitch_limit = 32*1024; | |
10843 | } else if (INTEL_INFO(dev)->gen >= 4) { | |
10844 | if (obj->tiling_mode) | |
10845 | pitch_limit = 16*1024; | |
10846 | else | |
10847 | pitch_limit = 32*1024; | |
10848 | } else if (INTEL_INFO(dev)->gen >= 3) { | |
10849 | if (obj->tiling_mode) | |
10850 | pitch_limit = 8*1024; | |
10851 | else | |
10852 | pitch_limit = 16*1024; | |
10853 | } else | |
10854 | /* XXX DSPC is limited to 4k tiled */ | |
10855 | pitch_limit = 8*1024; | |
10856 | ||
10857 | if (mode_cmd->pitches[0] > pitch_limit) { | |
10858 | DRM_DEBUG("%s pitch (%d) must be at less than %d\n", | |
10859 | obj->tiling_mode ? "tiled" : "linear", | |
10860 | mode_cmd->pitches[0], pitch_limit); | |
5d7bd705 | 10861 | return -EINVAL; |
c16ed4be | 10862 | } |
5d7bd705 VS |
10863 | |
10864 | if (obj->tiling_mode != I915_TILING_NONE && | |
c16ed4be CW |
10865 | mode_cmd->pitches[0] != obj->stride) { |
10866 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
10867 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 10868 | return -EINVAL; |
c16ed4be | 10869 | } |
5d7bd705 | 10870 | |
57779d06 | 10871 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 10872 | switch (mode_cmd->pixel_format) { |
57779d06 | 10873 | case DRM_FORMAT_C8: |
04b3924d VS |
10874 | case DRM_FORMAT_RGB565: |
10875 | case DRM_FORMAT_XRGB8888: | |
10876 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
10877 | break; |
10878 | case DRM_FORMAT_XRGB1555: | |
10879 | case DRM_FORMAT_ARGB1555: | |
c16ed4be | 10880 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
10881 | DRM_DEBUG("unsupported pixel format: %s\n", |
10882 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10883 | return -EINVAL; |
c16ed4be | 10884 | } |
57779d06 VS |
10885 | break; |
10886 | case DRM_FORMAT_XBGR8888: | |
10887 | case DRM_FORMAT_ABGR8888: | |
04b3924d VS |
10888 | case DRM_FORMAT_XRGB2101010: |
10889 | case DRM_FORMAT_ARGB2101010: | |
57779d06 VS |
10890 | case DRM_FORMAT_XBGR2101010: |
10891 | case DRM_FORMAT_ABGR2101010: | |
c16ed4be | 10892 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
10893 | DRM_DEBUG("unsupported pixel format: %s\n", |
10894 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10895 | return -EINVAL; |
c16ed4be | 10896 | } |
b5626747 | 10897 | break; |
04b3924d VS |
10898 | case DRM_FORMAT_YUYV: |
10899 | case DRM_FORMAT_UYVY: | |
10900 | case DRM_FORMAT_YVYU: | |
10901 | case DRM_FORMAT_VYUY: | |
c16ed4be | 10902 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
10903 | DRM_DEBUG("unsupported pixel format: %s\n", |
10904 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10905 | return -EINVAL; |
c16ed4be | 10906 | } |
57cd6508 CW |
10907 | break; |
10908 | default: | |
4ee62c76 VS |
10909 | DRM_DEBUG("unsupported pixel format: %s\n", |
10910 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
10911 | return -EINVAL; |
10912 | } | |
10913 | ||
90f9a336 VS |
10914 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
10915 | if (mode_cmd->offsets[0] != 0) | |
10916 | return -EINVAL; | |
10917 | ||
a57ce0b2 JB |
10918 | aligned_height = intel_align_height(dev, mode_cmd->height, |
10919 | obj->tiling_mode); | |
53155c0a DV |
10920 | /* FIXME drm helper for size checks (especially planar formats)? */ |
10921 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
10922 | return -EINVAL; | |
10923 | ||
c7d73f6a DV |
10924 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
10925 | intel_fb->obj = obj; | |
80075d49 | 10926 | intel_fb->obj->framebuffer_references++; |
c7d73f6a | 10927 | |
79e53945 JB |
10928 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
10929 | if (ret) { | |
10930 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
10931 | return ret; | |
10932 | } | |
10933 | ||
79e53945 JB |
10934 | return 0; |
10935 | } | |
10936 | ||
79e53945 JB |
10937 | static struct drm_framebuffer * |
10938 | intel_user_framebuffer_create(struct drm_device *dev, | |
10939 | struct drm_file *filp, | |
308e5bcb | 10940 | struct drm_mode_fb_cmd2 *mode_cmd) |
79e53945 | 10941 | { |
05394f39 | 10942 | struct drm_i915_gem_object *obj; |
79e53945 | 10943 | |
308e5bcb JB |
10944 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
10945 | mode_cmd->handles[0])); | |
c8725226 | 10946 | if (&obj->base == NULL) |
cce13ff7 | 10947 | return ERR_PTR(-ENOENT); |
79e53945 | 10948 | |
d2dff872 | 10949 | return intel_framebuffer_create(dev, mode_cmd, obj); |
79e53945 JB |
10950 | } |
10951 | ||
4520f53a | 10952 | #ifndef CONFIG_DRM_I915_FBDEV |
0632fef6 | 10953 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
10954 | { |
10955 | } | |
10956 | #endif | |
10957 | ||
79e53945 | 10958 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 10959 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 10960 | .output_poll_changed = intel_fbdev_output_poll_changed, |
79e53945 JB |
10961 | }; |
10962 | ||
e70236a8 JB |
10963 | /* Set up chip specific display functions */ |
10964 | static void intel_init_display(struct drm_device *dev) | |
10965 | { | |
10966 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10967 | ||
ee9300bb DV |
10968 | if (HAS_PCH_SPLIT(dev) || IS_G4X(dev)) |
10969 | dev_priv->display.find_dpll = g4x_find_best_dpll; | |
10970 | else if (IS_VALLEYVIEW(dev)) | |
10971 | dev_priv->display.find_dpll = vlv_find_best_dpll; | |
10972 | else if (IS_PINEVIEW(dev)) | |
10973 | dev_priv->display.find_dpll = pnv_find_best_dpll; | |
10974 | else | |
10975 | dev_priv->display.find_dpll = i9xx_find_best_dpll; | |
10976 | ||
affa9354 | 10977 | if (HAS_DDI(dev)) { |
0e8ffe1b | 10978 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
4c6baa59 | 10979 | dev_priv->display.get_plane_config = ironlake_get_plane_config; |
09b4ddf9 | 10980 | dev_priv->display.crtc_mode_set = haswell_crtc_mode_set; |
4f771f10 PZ |
10981 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
10982 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
6441ab5f | 10983 | dev_priv->display.off = haswell_crtc_off; |
09b4ddf9 PZ |
10984 | dev_priv->display.update_plane = ironlake_update_plane; |
10985 | } else if (HAS_PCH_SPLIT(dev)) { | |
0e8ffe1b | 10986 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
4c6baa59 | 10987 | dev_priv->display.get_plane_config = ironlake_get_plane_config; |
f564048e | 10988 | dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set; |
76e5a89c DV |
10989 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
10990 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
ee7b9f93 | 10991 | dev_priv->display.off = ironlake_crtc_off; |
17638cd6 | 10992 | dev_priv->display.update_plane = ironlake_update_plane; |
89b667f8 JB |
10993 | } else if (IS_VALLEYVIEW(dev)) { |
10994 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
1ad292b5 | 10995 | dev_priv->display.get_plane_config = i9xx_get_plane_config; |
89b667f8 JB |
10996 | dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set; |
10997 | dev_priv->display.crtc_enable = valleyview_crtc_enable; | |
10998 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
10999 | dev_priv->display.off = i9xx_crtc_off; | |
11000 | dev_priv->display.update_plane = i9xx_update_plane; | |
f564048e | 11001 | } else { |
0e8ffe1b | 11002 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
1ad292b5 | 11003 | dev_priv->display.get_plane_config = i9xx_get_plane_config; |
f564048e | 11004 | dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set; |
76e5a89c DV |
11005 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
11006 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
ee7b9f93 | 11007 | dev_priv->display.off = i9xx_crtc_off; |
17638cd6 | 11008 | dev_priv->display.update_plane = i9xx_update_plane; |
f564048e | 11009 | } |
e70236a8 | 11010 | |
e70236a8 | 11011 | /* Returns the core display clock speed */ |
25eb05fc JB |
11012 | if (IS_VALLEYVIEW(dev)) |
11013 | dev_priv->display.get_display_clock_speed = | |
11014 | valleyview_get_display_clock_speed; | |
11015 | else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev))) | |
e70236a8 JB |
11016 | dev_priv->display.get_display_clock_speed = |
11017 | i945_get_display_clock_speed; | |
11018 | else if (IS_I915G(dev)) | |
11019 | dev_priv->display.get_display_clock_speed = | |
11020 | i915_get_display_clock_speed; | |
257a7ffc | 11021 | else if (IS_I945GM(dev) || IS_845G(dev)) |
e70236a8 JB |
11022 | dev_priv->display.get_display_clock_speed = |
11023 | i9xx_misc_get_display_clock_speed; | |
257a7ffc DV |
11024 | else if (IS_PINEVIEW(dev)) |
11025 | dev_priv->display.get_display_clock_speed = | |
11026 | pnv_get_display_clock_speed; | |
e70236a8 JB |
11027 | else if (IS_I915GM(dev)) |
11028 | dev_priv->display.get_display_clock_speed = | |
11029 | i915gm_get_display_clock_speed; | |
11030 | else if (IS_I865G(dev)) | |
11031 | dev_priv->display.get_display_clock_speed = | |
11032 | i865_get_display_clock_speed; | |
f0f8a9ce | 11033 | else if (IS_I85X(dev)) |
e70236a8 JB |
11034 | dev_priv->display.get_display_clock_speed = |
11035 | i855_get_display_clock_speed; | |
11036 | else /* 852, 830 */ | |
11037 | dev_priv->display.get_display_clock_speed = | |
11038 | i830_get_display_clock_speed; | |
11039 | ||
7f8a8569 | 11040 | if (HAS_PCH_SPLIT(dev)) { |
f00a3ddf | 11041 | if (IS_GEN5(dev)) { |
674cf967 | 11042 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
e0dac65e | 11043 | dev_priv->display.write_eld = ironlake_write_eld; |
1398261a | 11044 | } else if (IS_GEN6(dev)) { |
674cf967 | 11045 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; |
e0dac65e | 11046 | dev_priv->display.write_eld = ironlake_write_eld; |
357555c0 JB |
11047 | } else if (IS_IVYBRIDGE(dev)) { |
11048 | /* FIXME: detect B0+ stepping and use auto training */ | |
11049 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
e0dac65e | 11050 | dev_priv->display.write_eld = ironlake_write_eld; |
01a415fd DV |
11051 | dev_priv->display.modeset_global_resources = |
11052 | ivb_modeset_global_resources; | |
4e0bbc31 | 11053 | } else if (IS_HASWELL(dev) || IS_GEN8(dev)) { |
c82e4d26 | 11054 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
83358c85 | 11055 | dev_priv->display.write_eld = haswell_write_eld; |
d6dd9eb1 DV |
11056 | dev_priv->display.modeset_global_resources = |
11057 | haswell_modeset_global_resources; | |
a0e63c22 | 11058 | } |
6067aaea | 11059 | } else if (IS_G4X(dev)) { |
e0dac65e | 11060 | dev_priv->display.write_eld = g4x_write_eld; |
30a970c6 JB |
11061 | } else if (IS_VALLEYVIEW(dev)) { |
11062 | dev_priv->display.modeset_global_resources = | |
11063 | valleyview_modeset_global_resources; | |
9ca2fe73 | 11064 | dev_priv->display.write_eld = ironlake_write_eld; |
e70236a8 | 11065 | } |
8c9f3aaf JB |
11066 | |
11067 | /* Default just returns -ENODEV to indicate unsupported */ | |
11068 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
11069 | ||
11070 | switch (INTEL_INFO(dev)->gen) { | |
11071 | case 2: | |
11072 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
11073 | break; | |
11074 | ||
11075 | case 3: | |
11076 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
11077 | break; | |
11078 | ||
11079 | case 4: | |
11080 | case 5: | |
11081 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
11082 | break; | |
11083 | ||
11084 | case 6: | |
11085 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
11086 | break; | |
7c9017e5 | 11087 | case 7: |
4e0bbc31 | 11088 | case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */ |
7c9017e5 JB |
11089 | dev_priv->display.queue_flip = intel_gen7_queue_flip; |
11090 | break; | |
8c9f3aaf | 11091 | } |
7bd688cd JN |
11092 | |
11093 | intel_panel_init_backlight_funcs(dev); | |
e70236a8 JB |
11094 | } |
11095 | ||
b690e96c JB |
11096 | /* |
11097 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
11098 | * resume, or other times. This quirk makes sure that's the case for | |
11099 | * affected systems. | |
11100 | */ | |
0206e353 | 11101 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
11102 | { |
11103 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11104 | ||
11105 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 11106 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
11107 | } |
11108 | ||
435793df KP |
11109 | /* |
11110 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
11111 | */ | |
11112 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
11113 | { | |
11114 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11115 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 11116 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
11117 | } |
11118 | ||
4dca20ef | 11119 | /* |
5a15ab5b CE |
11120 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
11121 | * brightness value | |
4dca20ef CE |
11122 | */ |
11123 | static void quirk_invert_brightness(struct drm_device *dev) | |
11124 | { | |
11125 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11126 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 11127 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
11128 | } |
11129 | ||
b690e96c JB |
11130 | struct intel_quirk { |
11131 | int device; | |
11132 | int subsystem_vendor; | |
11133 | int subsystem_device; | |
11134 | void (*hook)(struct drm_device *dev); | |
11135 | }; | |
11136 | ||
5f85f176 EE |
11137 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
11138 | struct intel_dmi_quirk { | |
11139 | void (*hook)(struct drm_device *dev); | |
11140 | const struct dmi_system_id (*dmi_id_list)[]; | |
11141 | }; | |
11142 | ||
11143 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
11144 | { | |
11145 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
11146 | return 1; | |
11147 | } | |
11148 | ||
11149 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
11150 | { | |
11151 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
11152 | { | |
11153 | .callback = intel_dmi_reverse_brightness, | |
11154 | .ident = "NCR Corporation", | |
11155 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
11156 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
11157 | }, | |
11158 | }, | |
11159 | { } /* terminating entry */ | |
11160 | }, | |
11161 | .hook = quirk_invert_brightness, | |
11162 | }, | |
11163 | }; | |
11164 | ||
c43b5634 | 11165 | static struct intel_quirk intel_quirks[] = { |
b690e96c | 11166 | /* HP Mini needs pipe A force quirk (LP: #322104) */ |
0206e353 | 11167 | { 0x27ae, 0x103c, 0x361a, quirk_pipea_force }, |
b690e96c | 11168 | |
b690e96c JB |
11169 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
11170 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
11171 | ||
b690e96c JB |
11172 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
11173 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
11174 | ||
a4945f95 | 11175 | /* 830 needs to leave pipe A & dpll A up */ |
dcdaed6e | 11176 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, |
435793df KP |
11177 | |
11178 | /* Lenovo U160 cannot use SSC on LVDS */ | |
11179 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
11180 | |
11181 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
11182 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 11183 | |
be505f64 AH |
11184 | /* Acer Aspire 5734Z must invert backlight brightness */ |
11185 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
11186 | ||
11187 | /* Acer/eMachines G725 */ | |
11188 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
11189 | ||
11190 | /* Acer/eMachines e725 */ | |
11191 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
11192 | ||
11193 | /* Acer/Packard Bell NCL20 */ | |
11194 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
11195 | ||
11196 | /* Acer Aspire 4736Z */ | |
11197 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
11198 | |
11199 | /* Acer Aspire 5336 */ | |
11200 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
b690e96c JB |
11201 | }; |
11202 | ||
11203 | static void intel_init_quirks(struct drm_device *dev) | |
11204 | { | |
11205 | struct pci_dev *d = dev->pdev; | |
11206 | int i; | |
11207 | ||
11208 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
11209 | struct intel_quirk *q = &intel_quirks[i]; | |
11210 | ||
11211 | if (d->device == q->device && | |
11212 | (d->subsystem_vendor == q->subsystem_vendor || | |
11213 | q->subsystem_vendor == PCI_ANY_ID) && | |
11214 | (d->subsystem_device == q->subsystem_device || | |
11215 | q->subsystem_device == PCI_ANY_ID)) | |
11216 | q->hook(dev); | |
11217 | } | |
5f85f176 EE |
11218 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
11219 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
11220 | intel_dmi_quirks[i].hook(dev); | |
11221 | } | |
b690e96c JB |
11222 | } |
11223 | ||
9cce37f4 JB |
11224 | /* Disable the VGA plane that we never use */ |
11225 | static void i915_disable_vga(struct drm_device *dev) | |
11226 | { | |
11227 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11228 | u8 sr1; | |
766aa1c4 | 11229 | u32 vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 11230 | |
2b37c616 | 11231 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 11232 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 11233 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
11234 | sr1 = inb(VGA_SR_DATA); |
11235 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
11236 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
11237 | udelay(300); | |
11238 | ||
11239 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); | |
11240 | POSTING_READ(vga_reg); | |
11241 | } | |
11242 | ||
f817586c DV |
11243 | void intel_modeset_init_hw(struct drm_device *dev) |
11244 | { | |
a8f78b58 ED |
11245 | intel_prepare_ddi(dev); |
11246 | ||
f817586c DV |
11247 | intel_init_clock_gating(dev); |
11248 | ||
5382f5f3 | 11249 | intel_reset_dpio(dev); |
40e9cf64 | 11250 | |
79f5b2c7 | 11251 | mutex_lock(&dev->struct_mutex); |
8090c6b9 | 11252 | intel_enable_gt_powersave(dev); |
79f5b2c7 | 11253 | mutex_unlock(&dev->struct_mutex); |
f817586c DV |
11254 | } |
11255 | ||
7d708ee4 ID |
11256 | void intel_modeset_suspend_hw(struct drm_device *dev) |
11257 | { | |
11258 | intel_suspend_hw(dev); | |
11259 | } | |
11260 | ||
79e53945 JB |
11261 | void intel_modeset_init(struct drm_device *dev) |
11262 | { | |
652c393a | 11263 | struct drm_i915_private *dev_priv = dev->dev_private; |
1fe47785 | 11264 | int sprite, ret; |
8cc87b75 | 11265 | enum pipe pipe; |
46f297fb | 11266 | struct intel_crtc *crtc; |
79e53945 JB |
11267 | |
11268 | drm_mode_config_init(dev); | |
11269 | ||
11270 | dev->mode_config.min_width = 0; | |
11271 | dev->mode_config.min_height = 0; | |
11272 | ||
019d96cb DA |
11273 | dev->mode_config.preferred_depth = 24; |
11274 | dev->mode_config.prefer_shadow = 1; | |
11275 | ||
e6ecefaa | 11276 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 11277 | |
b690e96c JB |
11278 | intel_init_quirks(dev); |
11279 | ||
1fa61106 ED |
11280 | intel_init_pm(dev); |
11281 | ||
e3c74757 BW |
11282 | if (INTEL_INFO(dev)->num_pipes == 0) |
11283 | return; | |
11284 | ||
e70236a8 JB |
11285 | intel_init_display(dev); |
11286 | ||
a6c45cf0 CW |
11287 | if (IS_GEN2(dev)) { |
11288 | dev->mode_config.max_width = 2048; | |
11289 | dev->mode_config.max_height = 2048; | |
11290 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
11291 | dev->mode_config.max_width = 4096; |
11292 | dev->mode_config.max_height = 4096; | |
79e53945 | 11293 | } else { |
a6c45cf0 CW |
11294 | dev->mode_config.max_width = 8192; |
11295 | dev->mode_config.max_height = 8192; | |
79e53945 | 11296 | } |
5d4545ae | 11297 | dev->mode_config.fb_base = dev_priv->gtt.mappable_base; |
79e53945 | 11298 | |
28c97730 | 11299 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
11300 | INTEL_INFO(dev)->num_pipes, |
11301 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 11302 | |
8cc87b75 DL |
11303 | for_each_pipe(pipe) { |
11304 | intel_crtc_init(dev, pipe); | |
1fe47785 DL |
11305 | for_each_sprite(pipe, sprite) { |
11306 | ret = intel_plane_init(dev, pipe, sprite); | |
7f1f3851 | 11307 | if (ret) |
06da8da2 | 11308 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 11309 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 11310 | } |
79e53945 JB |
11311 | } |
11312 | ||
f42bb70d | 11313 | intel_init_dpio(dev); |
5382f5f3 | 11314 | intel_reset_dpio(dev); |
f42bb70d | 11315 | |
79f689aa | 11316 | intel_cpu_pll_init(dev); |
e72f9fbf | 11317 | intel_shared_dpll_init(dev); |
ee7b9f93 | 11318 | |
9cce37f4 JB |
11319 | /* Just disable it once at startup */ |
11320 | i915_disable_vga(dev); | |
79e53945 | 11321 | intel_setup_outputs(dev); |
11be49eb CW |
11322 | |
11323 | /* Just in case the BIOS is doing something questionable. */ | |
11324 | intel_disable_fbc(dev); | |
fa9fa083 | 11325 | |
8b687df4 | 11326 | mutex_lock(&dev->mode_config.mutex); |
fa9fa083 | 11327 | intel_modeset_setup_hw_state(dev, false); |
8b687df4 | 11328 | mutex_unlock(&dev->mode_config.mutex); |
46f297fb JB |
11329 | |
11330 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
11331 | base.head) { | |
11332 | if (!crtc->active) | |
11333 | continue; | |
11334 | ||
46f297fb | 11335 | /* |
46f297fb JB |
11336 | * Note that reserving the BIOS fb up front prevents us |
11337 | * from stuffing other stolen allocations like the ring | |
11338 | * on top. This prevents some ugliness at boot time, and | |
11339 | * can even allow for smooth boot transitions if the BIOS | |
11340 | * fb is large enough for the active pipe configuration. | |
11341 | */ | |
11342 | if (dev_priv->display.get_plane_config) { | |
11343 | dev_priv->display.get_plane_config(crtc, | |
11344 | &crtc->plane_config); | |
11345 | /* | |
11346 | * If the fb is shared between multiple heads, we'll | |
11347 | * just get the first one. | |
11348 | */ | |
484b41dd | 11349 | intel_find_plane_obj(crtc, &crtc->plane_config); |
46f297fb | 11350 | } |
46f297fb | 11351 | } |
2c7111db CW |
11352 | } |
11353 | ||
24929352 DV |
11354 | static void |
11355 | intel_connector_break_all_links(struct intel_connector *connector) | |
11356 | { | |
11357 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
11358 | connector->base.encoder = NULL; | |
11359 | connector->encoder->connectors_active = false; | |
11360 | connector->encoder->base.crtc = NULL; | |
11361 | } | |
11362 | ||
7fad798e DV |
11363 | static void intel_enable_pipe_a(struct drm_device *dev) |
11364 | { | |
11365 | struct intel_connector *connector; | |
11366 | struct drm_connector *crt = NULL; | |
11367 | struct intel_load_detect_pipe load_detect_temp; | |
11368 | ||
11369 | /* We can't just switch on the pipe A, we need to set things up with a | |
11370 | * proper mode and output configuration. As a gross hack, enable pipe A | |
11371 | * by enabling the load detect pipe once. */ | |
11372 | list_for_each_entry(connector, | |
11373 | &dev->mode_config.connector_list, | |
11374 | base.head) { | |
11375 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { | |
11376 | crt = &connector->base; | |
11377 | break; | |
11378 | } | |
11379 | } | |
11380 | ||
11381 | if (!crt) | |
11382 | return; | |
11383 | ||
11384 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp)) | |
11385 | intel_release_load_detect_pipe(crt, &load_detect_temp); | |
11386 | ||
652c393a | 11387 | |
7fad798e DV |
11388 | } |
11389 | ||
fa555837 DV |
11390 | static bool |
11391 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
11392 | { | |
7eb552ae BW |
11393 | struct drm_device *dev = crtc->base.dev; |
11394 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 DV |
11395 | u32 reg, val; |
11396 | ||
7eb552ae | 11397 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
11398 | return true; |
11399 | ||
11400 | reg = DSPCNTR(!crtc->plane); | |
11401 | val = I915_READ(reg); | |
11402 | ||
11403 | if ((val & DISPLAY_PLANE_ENABLE) && | |
11404 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
11405 | return false; | |
11406 | ||
11407 | return true; | |
11408 | } | |
11409 | ||
24929352 DV |
11410 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
11411 | { | |
11412 | struct drm_device *dev = crtc->base.dev; | |
11413 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 | 11414 | u32 reg; |
24929352 | 11415 | |
24929352 | 11416 | /* Clear any frame start delays used for debugging left by the BIOS */ |
3b117c8f | 11417 | reg = PIPECONF(crtc->config.cpu_transcoder); |
24929352 DV |
11418 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); |
11419 | ||
11420 | /* We need to sanitize the plane -> pipe mapping first because this will | |
fa555837 DV |
11421 | * disable the crtc (and hence change the state) if it is wrong. Note |
11422 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
11423 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
11424 | struct intel_connector *connector; |
11425 | bool plane; | |
11426 | ||
24929352 DV |
11427 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
11428 | crtc->base.base.id); | |
11429 | ||
11430 | /* Pipe has the wrong plane attached and the plane is active. | |
11431 | * Temporarily change the plane mapping and disable everything | |
11432 | * ... */ | |
11433 | plane = crtc->plane; | |
11434 | crtc->plane = !plane; | |
11435 | dev_priv->display.crtc_disable(&crtc->base); | |
11436 | crtc->plane = plane; | |
11437 | ||
11438 | /* ... and break all links. */ | |
11439 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
11440 | base.head) { | |
11441 | if (connector->encoder->base.crtc != &crtc->base) | |
11442 | continue; | |
11443 | ||
11444 | intel_connector_break_all_links(connector); | |
11445 | } | |
11446 | ||
11447 | WARN_ON(crtc->active); | |
11448 | crtc->base.enabled = false; | |
11449 | } | |
24929352 | 11450 | |
7fad798e DV |
11451 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
11452 | crtc->pipe == PIPE_A && !crtc->active) { | |
11453 | /* BIOS forgot to enable pipe A, this mostly happens after | |
11454 | * resume. Force-enable the pipe to fix this, the update_dpms | |
11455 | * call below we restore the pipe to the right state, but leave | |
11456 | * the required bits on. */ | |
11457 | intel_enable_pipe_a(dev); | |
11458 | } | |
11459 | ||
24929352 DV |
11460 | /* Adjust the state of the output pipe according to whether we |
11461 | * have active connectors/encoders. */ | |
11462 | intel_crtc_update_dpms(&crtc->base); | |
11463 | ||
11464 | if (crtc->active != crtc->base.enabled) { | |
11465 | struct intel_encoder *encoder; | |
11466 | ||
11467 | /* This can happen either due to bugs in the get_hw_state | |
11468 | * functions or because the pipe is force-enabled due to the | |
11469 | * pipe A quirk. */ | |
11470 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n", | |
11471 | crtc->base.base.id, | |
11472 | crtc->base.enabled ? "enabled" : "disabled", | |
11473 | crtc->active ? "enabled" : "disabled"); | |
11474 | ||
11475 | crtc->base.enabled = crtc->active; | |
11476 | ||
11477 | /* Because we only establish the connector -> encoder -> | |
11478 | * crtc links if something is active, this means the | |
11479 | * crtc is now deactivated. Break the links. connector | |
11480 | * -> encoder links are only establish when things are | |
11481 | * actually up, hence no need to break them. */ | |
11482 | WARN_ON(crtc->active); | |
11483 | ||
11484 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) { | |
11485 | WARN_ON(encoder->connectors_active); | |
11486 | encoder->base.crtc = NULL; | |
11487 | } | |
11488 | } | |
11489 | } | |
11490 | ||
11491 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
11492 | { | |
11493 | struct intel_connector *connector; | |
11494 | struct drm_device *dev = encoder->base.dev; | |
11495 | ||
11496 | /* We need to check both for a crtc link (meaning that the | |
11497 | * encoder is active and trying to read from a pipe) and the | |
11498 | * pipe itself being active. */ | |
11499 | bool has_active_crtc = encoder->base.crtc && | |
11500 | to_intel_crtc(encoder->base.crtc)->active; | |
11501 | ||
11502 | if (encoder->connectors_active && !has_active_crtc) { | |
11503 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", | |
11504 | encoder->base.base.id, | |
11505 | drm_get_encoder_name(&encoder->base)); | |
11506 | ||
11507 | /* Connector is active, but has no active pipe. This is | |
11508 | * fallout from our resume register restoring. Disable | |
11509 | * the encoder manually again. */ | |
11510 | if (encoder->base.crtc) { | |
11511 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
11512 | encoder->base.base.id, | |
11513 | drm_get_encoder_name(&encoder->base)); | |
11514 | encoder->disable(encoder); | |
11515 | } | |
11516 | ||
11517 | /* Inconsistent output/port/pipe state happens presumably due to | |
11518 | * a bug in one of the get_hw_state functions. Or someplace else | |
11519 | * in our code, like the register restore mess on resume. Clamp | |
11520 | * things to off as a safer default. */ | |
11521 | list_for_each_entry(connector, | |
11522 | &dev->mode_config.connector_list, | |
11523 | base.head) { | |
11524 | if (connector->encoder != encoder) | |
11525 | continue; | |
11526 | ||
11527 | intel_connector_break_all_links(connector); | |
11528 | } | |
11529 | } | |
11530 | /* Enabled encoders without active connectors will be fixed in | |
11531 | * the crtc fixup. */ | |
11532 | } | |
11533 | ||
04098753 | 11534 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
11535 | { |
11536 | struct drm_i915_private *dev_priv = dev->dev_private; | |
766aa1c4 | 11537 | u32 vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 11538 | |
04098753 ID |
11539 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
11540 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
11541 | i915_disable_vga(dev); | |
11542 | } | |
11543 | } | |
11544 | ||
11545 | void i915_redisable_vga(struct drm_device *dev) | |
11546 | { | |
11547 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11548 | ||
8dc8a27c PZ |
11549 | /* This function can be called both from intel_modeset_setup_hw_state or |
11550 | * at a very early point in our resume sequence, where the power well | |
11551 | * structures are not yet restored. Since this function is at a very | |
11552 | * paranoid "someone might have enabled VGA while we were not looking" | |
11553 | * level, just check if the power well is enabled instead of trying to | |
11554 | * follow the "don't touch the power well if we don't need it" policy | |
11555 | * the rest of the driver uses. */ | |
04098753 | 11556 | if (!intel_display_power_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
11557 | return; |
11558 | ||
04098753 | 11559 | i915_redisable_vga_power_on(dev); |
0fde901f KM |
11560 | } |
11561 | ||
30e984df | 11562 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
11563 | { |
11564 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11565 | enum pipe pipe; | |
24929352 DV |
11566 | struct intel_crtc *crtc; |
11567 | struct intel_encoder *encoder; | |
11568 | struct intel_connector *connector; | |
5358901f | 11569 | int i; |
24929352 | 11570 | |
0e8ffe1b DV |
11571 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, |
11572 | base.head) { | |
88adfff1 | 11573 | memset(&crtc->config, 0, sizeof(crtc->config)); |
3b117c8f | 11574 | |
0e8ffe1b DV |
11575 | crtc->active = dev_priv->display.get_pipe_config(crtc, |
11576 | &crtc->config); | |
24929352 DV |
11577 | |
11578 | crtc->base.enabled = crtc->active; | |
4c445e0e | 11579 | crtc->primary_enabled = crtc->active; |
24929352 DV |
11580 | |
11581 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
11582 | crtc->base.base.id, | |
11583 | crtc->active ? "enabled" : "disabled"); | |
11584 | } | |
11585 | ||
5358901f | 11586 | /* FIXME: Smash this into the new shared dpll infrastructure. */ |
affa9354 | 11587 | if (HAS_DDI(dev)) |
6441ab5f PZ |
11588 | intel_ddi_setup_hw_pll_state(dev); |
11589 | ||
5358901f DV |
11590 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
11591 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
11592 | ||
11593 | pll->on = pll->get_hw_state(dev_priv, pll, &pll->hw_state); | |
11594 | pll->active = 0; | |
11595 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
11596 | base.head) { | |
11597 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
11598 | pll->active++; | |
11599 | } | |
11600 | pll->refcount = pll->active; | |
11601 | ||
35c95375 DV |
11602 | DRM_DEBUG_KMS("%s hw state readout: refcount %i, on %i\n", |
11603 | pll->name, pll->refcount, pll->on); | |
5358901f DV |
11604 | } |
11605 | ||
24929352 DV |
11606 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
11607 | base.head) { | |
11608 | pipe = 0; | |
11609 | ||
11610 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
11611 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
11612 | encoder->base.crtc = &crtc->base; | |
1d37b689 | 11613 | encoder->get_config(encoder, &crtc->config); |
24929352 DV |
11614 | } else { |
11615 | encoder->base.crtc = NULL; | |
11616 | } | |
11617 | ||
11618 | encoder->connectors_active = false; | |
6f2bcceb | 11619 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 DV |
11620 | encoder->base.base.id, |
11621 | drm_get_encoder_name(&encoder->base), | |
11622 | encoder->base.crtc ? "enabled" : "disabled", | |
6f2bcceb | 11623 | pipe_name(pipe)); |
24929352 DV |
11624 | } |
11625 | ||
11626 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
11627 | base.head) { | |
11628 | if (connector->get_hw_state(connector)) { | |
11629 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
11630 | connector->encoder->connectors_active = true; | |
11631 | connector->base.encoder = &connector->encoder->base; | |
11632 | } else { | |
11633 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
11634 | connector->base.encoder = NULL; | |
11635 | } | |
11636 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
11637 | connector->base.base.id, | |
11638 | drm_get_connector_name(&connector->base), | |
11639 | connector->base.encoder ? "enabled" : "disabled"); | |
11640 | } | |
30e984df DV |
11641 | } |
11642 | ||
11643 | /* Scan out the current hw modeset state, sanitizes it and maps it into the drm | |
11644 | * and i915 state tracking structures. */ | |
11645 | void intel_modeset_setup_hw_state(struct drm_device *dev, | |
11646 | bool force_restore) | |
11647 | { | |
11648 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11649 | enum pipe pipe; | |
30e984df DV |
11650 | struct intel_crtc *crtc; |
11651 | struct intel_encoder *encoder; | |
35c95375 | 11652 | int i; |
30e984df DV |
11653 | |
11654 | intel_modeset_readout_hw_state(dev); | |
24929352 | 11655 | |
babea61d JB |
11656 | /* |
11657 | * Now that we have the config, copy it to each CRTC struct | |
11658 | * Note that this could go away if we move to using crtc_config | |
11659 | * checking everywhere. | |
11660 | */ | |
11661 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
11662 | base.head) { | |
d330a953 | 11663 | if (crtc->active && i915.fastboot) { |
f6a83288 | 11664 | intel_mode_from_pipe_config(&crtc->base.mode, &crtc->config); |
babea61d JB |
11665 | DRM_DEBUG_KMS("[CRTC:%d] found active mode: ", |
11666 | crtc->base.base.id); | |
11667 | drm_mode_debug_printmodeline(&crtc->base.mode); | |
11668 | } | |
11669 | } | |
11670 | ||
24929352 DV |
11671 | /* HW state is read out, now we need to sanitize this mess. */ |
11672 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
11673 | base.head) { | |
11674 | intel_sanitize_encoder(encoder); | |
11675 | } | |
11676 | ||
11677 | for_each_pipe(pipe) { | |
11678 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
11679 | intel_sanitize_crtc(crtc); | |
c0b03411 | 11680 | intel_dump_pipe_config(crtc, &crtc->config, "[setup_hw_state]"); |
24929352 | 11681 | } |
9a935856 | 11682 | |
35c95375 DV |
11683 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
11684 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
11685 | ||
11686 | if (!pll->on || pll->active) | |
11687 | continue; | |
11688 | ||
11689 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
11690 | ||
11691 | pll->disable(dev_priv, pll); | |
11692 | pll->on = false; | |
11693 | } | |
11694 | ||
96f90c54 | 11695 | if (HAS_PCH_SPLIT(dev)) |
243e6a44 VS |
11696 | ilk_wm_get_hw_state(dev); |
11697 | ||
45e2b5f6 | 11698 | if (force_restore) { |
7d0bc1ea VS |
11699 | i915_redisable_vga(dev); |
11700 | ||
f30da187 DV |
11701 | /* |
11702 | * We need to use raw interfaces for restoring state to avoid | |
11703 | * checking (bogus) intermediate states. | |
11704 | */ | |
45e2b5f6 | 11705 | for_each_pipe(pipe) { |
b5644d05 JB |
11706 | struct drm_crtc *crtc = |
11707 | dev_priv->pipe_to_crtc_mapping[pipe]; | |
f30da187 DV |
11708 | |
11709 | __intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, | |
11710 | crtc->fb); | |
45e2b5f6 DV |
11711 | } |
11712 | } else { | |
11713 | intel_modeset_update_staged_output_state(dev); | |
11714 | } | |
8af6cf88 DV |
11715 | |
11716 | intel_modeset_check_state(dev); | |
2c7111db CW |
11717 | } |
11718 | ||
11719 | void intel_modeset_gem_init(struct drm_device *dev) | |
11720 | { | |
484b41dd JB |
11721 | struct drm_crtc *c; |
11722 | struct intel_framebuffer *fb; | |
11723 | ||
1833b134 | 11724 | intel_modeset_init_hw(dev); |
02e792fb DV |
11725 | |
11726 | intel_setup_overlay(dev); | |
484b41dd JB |
11727 | |
11728 | /* | |
11729 | * Make sure any fbs we allocated at startup are properly | |
11730 | * pinned & fenced. When we do the allocation it's too early | |
11731 | * for this. | |
11732 | */ | |
11733 | mutex_lock(&dev->struct_mutex); | |
11734 | list_for_each_entry(c, &dev->mode_config.crtc_list, head) { | |
11735 | if (!c->fb) | |
11736 | continue; | |
11737 | ||
11738 | fb = to_intel_framebuffer(c->fb); | |
11739 | if (intel_pin_and_fence_fb_obj(dev, fb->obj, NULL)) { | |
11740 | DRM_ERROR("failed to pin boot fb on pipe %d\n", | |
11741 | to_intel_crtc(c)->pipe); | |
11742 | drm_framebuffer_unreference(c->fb); | |
11743 | c->fb = NULL; | |
11744 | } | |
11745 | } | |
11746 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
11747 | } |
11748 | ||
4932e2c3 ID |
11749 | void intel_connector_unregister(struct intel_connector *intel_connector) |
11750 | { | |
11751 | struct drm_connector *connector = &intel_connector->base; | |
11752 | ||
11753 | intel_panel_destroy_backlight(connector); | |
11754 | drm_sysfs_connector_remove(connector); | |
11755 | } | |
11756 | ||
79e53945 JB |
11757 | void intel_modeset_cleanup(struct drm_device *dev) |
11758 | { | |
652c393a JB |
11759 | struct drm_i915_private *dev_priv = dev->dev_private; |
11760 | struct drm_crtc *crtc; | |
d9255d57 | 11761 | struct drm_connector *connector; |
652c393a | 11762 | |
fd0c0642 DV |
11763 | /* |
11764 | * Interrupts and polling as the first thing to avoid creating havoc. | |
11765 | * Too much stuff here (turning of rps, connectors, ...) would | |
11766 | * experience fancy races otherwise. | |
11767 | */ | |
11768 | drm_irq_uninstall(dev); | |
11769 | cancel_work_sync(&dev_priv->hotplug_work); | |
11770 | /* | |
11771 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
11772 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
11773 | */ | |
f87ea761 | 11774 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 11775 | |
652c393a JB |
11776 | mutex_lock(&dev->struct_mutex); |
11777 | ||
723bfd70 JB |
11778 | intel_unregister_dsm_handler(); |
11779 | ||
652c393a JB |
11780 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
11781 | /* Skip inactive CRTCs */ | |
11782 | if (!crtc->fb) | |
11783 | continue; | |
11784 | ||
3dec0095 | 11785 | intel_increase_pllclock(crtc); |
652c393a JB |
11786 | } |
11787 | ||
973d04f9 | 11788 | intel_disable_fbc(dev); |
e70236a8 | 11789 | |
8090c6b9 | 11790 | intel_disable_gt_powersave(dev); |
0cdab21f | 11791 | |
930ebb46 DV |
11792 | ironlake_teardown_rc6(dev); |
11793 | ||
69341a5e KH |
11794 | mutex_unlock(&dev->struct_mutex); |
11795 | ||
1630fe75 CW |
11796 | /* flush any delayed tasks or pending work */ |
11797 | flush_scheduled_work(); | |
11798 | ||
db31af1d JN |
11799 | /* destroy the backlight and sysfs files before encoders/connectors */ |
11800 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4932e2c3 ID |
11801 | struct intel_connector *intel_connector; |
11802 | ||
11803 | intel_connector = to_intel_connector(connector); | |
11804 | intel_connector->unregister(intel_connector); | |
db31af1d | 11805 | } |
d9255d57 | 11806 | |
79e53945 | 11807 | drm_mode_config_cleanup(dev); |
4d7bb011 DV |
11808 | |
11809 | intel_cleanup_overlay(dev); | |
79e53945 JB |
11810 | } |
11811 | ||
f1c79df3 ZW |
11812 | /* |
11813 | * Return which encoder is currently attached for connector. | |
11814 | */ | |
df0e9248 | 11815 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 11816 | { |
df0e9248 CW |
11817 | return &intel_attached_encoder(connector)->base; |
11818 | } | |
f1c79df3 | 11819 | |
df0e9248 CW |
11820 | void intel_connector_attach_encoder(struct intel_connector *connector, |
11821 | struct intel_encoder *encoder) | |
11822 | { | |
11823 | connector->encoder = encoder; | |
11824 | drm_mode_connector_attach_encoder(&connector->base, | |
11825 | &encoder->base); | |
79e53945 | 11826 | } |
28d52043 DA |
11827 | |
11828 | /* | |
11829 | * set vga decode state - true == enable VGA decode | |
11830 | */ | |
11831 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
11832 | { | |
11833 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 11834 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
11835 | u16 gmch_ctrl; |
11836 | ||
75fa041d CW |
11837 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
11838 | DRM_ERROR("failed to read control word\n"); | |
11839 | return -EIO; | |
11840 | } | |
11841 | ||
c0cc8a55 CW |
11842 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
11843 | return 0; | |
11844 | ||
28d52043 DA |
11845 | if (state) |
11846 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
11847 | else | |
11848 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
11849 | |
11850 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
11851 | DRM_ERROR("failed to write control word\n"); | |
11852 | return -EIO; | |
11853 | } | |
11854 | ||
28d52043 DA |
11855 | return 0; |
11856 | } | |
c4a1d9e4 | 11857 | |
c4a1d9e4 | 11858 | struct intel_display_error_state { |
ff57f1b0 PZ |
11859 | |
11860 | u32 power_well_driver; | |
11861 | ||
63b66e5b CW |
11862 | int num_transcoders; |
11863 | ||
c4a1d9e4 CW |
11864 | struct intel_cursor_error_state { |
11865 | u32 control; | |
11866 | u32 position; | |
11867 | u32 base; | |
11868 | u32 size; | |
52331309 | 11869 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
11870 | |
11871 | struct intel_pipe_error_state { | |
ddf9c536 | 11872 | bool power_domain_on; |
c4a1d9e4 | 11873 | u32 source; |
52331309 | 11874 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
11875 | |
11876 | struct intel_plane_error_state { | |
11877 | u32 control; | |
11878 | u32 stride; | |
11879 | u32 size; | |
11880 | u32 pos; | |
11881 | u32 addr; | |
11882 | u32 surface; | |
11883 | u32 tile_offset; | |
52331309 | 11884 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
11885 | |
11886 | struct intel_transcoder_error_state { | |
ddf9c536 | 11887 | bool power_domain_on; |
63b66e5b CW |
11888 | enum transcoder cpu_transcoder; |
11889 | ||
11890 | u32 conf; | |
11891 | ||
11892 | u32 htotal; | |
11893 | u32 hblank; | |
11894 | u32 hsync; | |
11895 | u32 vtotal; | |
11896 | u32 vblank; | |
11897 | u32 vsync; | |
11898 | } transcoder[4]; | |
c4a1d9e4 CW |
11899 | }; |
11900 | ||
11901 | struct intel_display_error_state * | |
11902 | intel_display_capture_error_state(struct drm_device *dev) | |
11903 | { | |
0206e353 | 11904 | drm_i915_private_t *dev_priv = dev->dev_private; |
c4a1d9e4 | 11905 | struct intel_display_error_state *error; |
63b66e5b CW |
11906 | int transcoders[] = { |
11907 | TRANSCODER_A, | |
11908 | TRANSCODER_B, | |
11909 | TRANSCODER_C, | |
11910 | TRANSCODER_EDP, | |
11911 | }; | |
c4a1d9e4 CW |
11912 | int i; |
11913 | ||
63b66e5b CW |
11914 | if (INTEL_INFO(dev)->num_pipes == 0) |
11915 | return NULL; | |
11916 | ||
9d1cb914 | 11917 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
11918 | if (error == NULL) |
11919 | return NULL; | |
11920 | ||
190be112 | 11921 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
ff57f1b0 PZ |
11922 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
11923 | ||
52331309 | 11924 | for_each_pipe(i) { |
ddf9c536 | 11925 | error->pipe[i].power_domain_on = |
da7e29bd ID |
11926 | intel_display_power_enabled_sw(dev_priv, |
11927 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 11928 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
11929 | continue; |
11930 | ||
a18c4c3d PZ |
11931 | if (INTEL_INFO(dev)->gen <= 6 || IS_VALLEYVIEW(dev)) { |
11932 | error->cursor[i].control = I915_READ(CURCNTR(i)); | |
11933 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
11934 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
11935 | } else { | |
11936 | error->cursor[i].control = I915_READ(CURCNTR_IVB(i)); | |
11937 | error->cursor[i].position = I915_READ(CURPOS_IVB(i)); | |
11938 | error->cursor[i].base = I915_READ(CURBASE_IVB(i)); | |
11939 | } | |
c4a1d9e4 CW |
11940 | |
11941 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
11942 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
80ca378b | 11943 | if (INTEL_INFO(dev)->gen <= 3) { |
51889b35 | 11944 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
11945 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
11946 | } | |
ca291363 PZ |
11947 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
11948 | error->plane[i].addr = I915_READ(DSPADDR(i)); | |
c4a1d9e4 CW |
11949 | if (INTEL_INFO(dev)->gen >= 4) { |
11950 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
11951 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
11952 | } | |
11953 | ||
c4a1d9e4 | 11954 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
63b66e5b CW |
11955 | } |
11956 | ||
11957 | error->num_transcoders = INTEL_INFO(dev)->num_pipes; | |
11958 | if (HAS_DDI(dev_priv->dev)) | |
11959 | error->num_transcoders++; /* Account for eDP. */ | |
11960 | ||
11961 | for (i = 0; i < error->num_transcoders; i++) { | |
11962 | enum transcoder cpu_transcoder = transcoders[i]; | |
11963 | ||
ddf9c536 | 11964 | error->transcoder[i].power_domain_on = |
da7e29bd | 11965 | intel_display_power_enabled_sw(dev_priv, |
38cc1daf | 11966 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 11967 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
11968 | continue; |
11969 | ||
63b66e5b CW |
11970 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
11971 | ||
11972 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
11973 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
11974 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
11975 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
11976 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
11977 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
11978 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
11979 | } |
11980 | ||
11981 | return error; | |
11982 | } | |
11983 | ||
edc3d884 MK |
11984 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
11985 | ||
c4a1d9e4 | 11986 | void |
edc3d884 | 11987 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
11988 | struct drm_device *dev, |
11989 | struct intel_display_error_state *error) | |
11990 | { | |
11991 | int i; | |
11992 | ||
63b66e5b CW |
11993 | if (!error) |
11994 | return; | |
11995 | ||
edc3d884 | 11996 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 11997 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 11998 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 11999 | error->power_well_driver); |
52331309 | 12000 | for_each_pipe(i) { |
edc3d884 | 12001 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 ID |
12002 | err_printf(m, " Power: %s\n", |
12003 | error->pipe[i].power_domain_on ? "on" : "off"); | |
edc3d884 | 12004 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
edc3d884 MK |
12005 | |
12006 | err_printf(m, "Plane [%d]:\n", i); | |
12007 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
12008 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 12009 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
12010 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
12011 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 12012 | } |
4b71a570 | 12013 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 12014 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 12015 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
12016 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
12017 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
12018 | } |
12019 | ||
edc3d884 MK |
12020 | err_printf(m, "Cursor [%d]:\n", i); |
12021 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
12022 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
12023 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 12024 | } |
63b66e5b CW |
12025 | |
12026 | for (i = 0; i < error->num_transcoders; i++) { | |
1cf84bb6 | 12027 | err_printf(m, "CPU transcoder: %c\n", |
63b66e5b | 12028 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 ID |
12029 | err_printf(m, " Power: %s\n", |
12030 | error->transcoder[i].power_domain_on ? "on" : "off"); | |
63b66e5b CW |
12031 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
12032 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
12033 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
12034 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
12035 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
12036 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
12037 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
12038 | } | |
c4a1d9e4 | 12039 | } |