projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Add support for pipe_bpp readout
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
760285e7 35#include <drm/drmP.h>
79e53945 36#include "intel_drv.h"
760285e7 37#include <drm/i915_drm.h>
79e53945 38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
760285e7
DH		 40#include <drm/drm_dp_helper.h>
41#include <drm/drm_crtc_helper.h>
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
0206e353 44bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 45static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 46static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945 47
f1f644dc
JB		 48static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
49 struct intel_crtc_config *pipe_config);
50static void ironlake_crtc_clock_get(struct intel_crtc *crtc,
51 struct intel_crtc_config *pipe_config);
52
e7457a9a
DL		 53static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
54 int x, int y, struct drm_framebuffer *old_fb);
55
56
79e53945 57typedef struct {
0206e353 58 int min, max;
79e53945
JB		 59} intel_range_t;
60
61typedef struct {
0206e353
AJ		 62 int dot_limit;
63 int p2_slow, p2_fast;
79e53945
JB		 64} intel_p2_t;
65
d4906093
ML		 66typedef struct intel_limit intel_limit_t;
67struct intel_limit {
0206e353
AJ		 68 intel_range_t dot, vco, n, m, m1, m2, p, p1;
69 intel_p2_t p2;
d4906093 70};
79e53945 71
d2acd215
DV		 72int
73intel_pch_rawclk(struct drm_device *dev)
74{
75 struct drm_i915_private *dev_priv = dev->dev_private;
76
77 WARN_ON(!HAS_PCH_SPLIT(dev));
78
79 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
80}
81
021357ac
CW		 82static inline u32 /* units of 100MHz */
83intel_fdi_link_freq(struct drm_device *dev)
84{
8b99e68c
CW		 85 if (IS_GEN5(dev)) {
86 struct drm_i915_private *dev_priv = dev->dev_private;
87 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
88 } else
89 return 27;
021357ac
CW		 90}
91
5d536e28 92static const intel_limit_t intel_limits_i8xx_dac = {
0206e353
AJ		 93 .dot = { .min = 25000, .max = 350000 },
94 .vco = { .min = 930000, .max = 1400000 },
95 .n = { .min = 3, .max = 16 },
96 .m = { .min = 96, .max = 140 },
97 .m1 = { .min = 18, .max = 26 },
98 .m2 = { .min = 6, .max = 16 },
99 .p = { .min = 4, .max = 128 },
100 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 101 .p2 = { .dot_limit = 165000,
102 .p2_slow = 4, .p2_fast = 2 },
e4b36699
KP		 103};
104
5d536e28
DV		 105static const intel_limit_t intel_limits_i8xx_dvo = {
106 .dot = { .min = 25000, .max = 350000 },
107 .vco = { .min = 930000, .max = 1400000 },
108 .n = { .min = 3, .max = 16 },
109 .m = { .min = 96, .max = 140 },
110 .m1 = { .min = 18, .max = 26 },
111 .m2 = { .min = 6, .max = 16 },
112 .p = { .min = 4, .max = 128 },
113 .p1 = { .min = 2, .max = 33 },
114 .p2 = { .dot_limit = 165000,
115 .p2_slow = 4, .p2_fast = 4 },
116};
117
e4b36699 118static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 119 .dot = { .min = 25000, .max = 350000 },
120 .vco = { .min = 930000, .max = 1400000 },
121 .n = { .min = 3, .max = 16 },
122 .m = { .min = 96, .max = 140 },
123 .m1 = { .min = 18, .max = 26 },
124 .m2 = { .min = 6, .max = 16 },
125 .p = { .min = 4, .max = 128 },
126 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 127 .p2 = { .dot_limit = 165000,
128 .p2_slow = 14, .p2_fast = 7 },
e4b36699 129};
273e27ca 130
e4b36699 131static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 132 .dot = { .min = 20000, .max = 400000 },
133 .vco = { .min = 1400000, .max = 2800000 },
134 .n = { .min = 1, .max = 6 },
135 .m = { .min = 70, .max = 120 },
4f7dfb67
PJ		 136 .m1 = { .min = 8, .max = 18 },
137 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 138 .p = { .min = 5, .max = 80 },
139 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 140 .p2 = { .dot_limit = 200000,
141 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 142};
143
144static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 145 .dot = { .min = 20000, .max = 400000 },
146 .vco = { .min = 1400000, .max = 2800000 },
147 .n = { .min = 1, .max = 6 },
148 .m = { .min = 70, .max = 120 },
53a7d2d1
PJ		 149 .m1 = { .min = 8, .max = 18 },
150 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 151 .p = { .min = 7, .max = 98 },
152 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 153 .p2 = { .dot_limit = 112000,
154 .p2_slow = 14, .p2_fast = 7 },
e4b36699
KP		 155};
156
273e27ca 157
e4b36699 158static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 159 .dot = { .min = 25000, .max = 270000 },
160 .vco = { .min = 1750000, .max = 3500000},
161 .n = { .min = 1, .max = 4 },
162 .m = { .min = 104, .max = 138 },
163 .m1 = { .min = 17, .max = 23 },
164 .m2 = { .min = 5, .max = 11 },
165 .p = { .min = 10, .max = 30 },
166 .p1 = { .min = 1, .max = 3},
167 .p2 = { .dot_limit = 270000,
168 .p2_slow = 10,
169 .p2_fast = 10
044c7c41 170 },
e4b36699
KP		 171};
172
173static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 174 .dot = { .min = 22000, .max = 400000 },
175 .vco = { .min = 1750000, .max = 3500000},
176 .n = { .min = 1, .max = 4 },
177 .m = { .min = 104, .max = 138 },
178 .m1 = { .min = 16, .max = 23 },
179 .m2 = { .min = 5, .max = 11 },
180 .p = { .min = 5, .max = 80 },
181 .p1 = { .min = 1, .max = 8},
182 .p2 = { .dot_limit = 165000,
183 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 184};
185
186static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 187 .dot = { .min = 20000, .max = 115000 },
188 .vco = { .min = 1750000, .max = 3500000 },
189 .n = { .min = 1, .max = 3 },
190 .m = { .min = 104, .max = 138 },
191 .m1 = { .min = 17, .max = 23 },
192 .m2 = { .min = 5, .max = 11 },
193 .p = { .min = 28, .max = 112 },
194 .p1 = { .min = 2, .max = 8 },
195 .p2 = { .dot_limit = 0,
196 .p2_slow = 14, .p2_fast = 14
044c7c41 197 },
e4b36699
KP		 198};
199
200static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 201 .dot = { .min = 80000, .max = 224000 },
202 .vco = { .min = 1750000, .max = 3500000 },
203 .n = { .min = 1, .max = 3 },
204 .m = { .min = 104, .max = 138 },
205 .m1 = { .min = 17, .max = 23 },
206 .m2 = { .min = 5, .max = 11 },
207 .p = { .min = 14, .max = 42 },
208 .p1 = { .min = 2, .max = 6 },
209 .p2 = { .dot_limit = 0,
210 .p2_slow = 7, .p2_fast = 7
044c7c41 211 },
e4b36699
KP		 212};
213
f2b115e6 214static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 215 .dot = { .min = 20000, .max = 400000},
216 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 217 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 218 .n = { .min = 3, .max = 6 },
219 .m = { .min = 2, .max = 256 },
273e27ca 220 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 221 .m1 = { .min = 0, .max = 0 },
222 .m2 = { .min = 0, .max = 254 },
223 .p = { .min = 5, .max = 80 },
224 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 225 .p2 = { .dot_limit = 200000,
226 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 227};
228
f2b115e6 229static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 230 .dot = { .min = 20000, .max = 400000 },
231 .vco = { .min = 1700000, .max = 3500000 },
232 .n = { .min = 3, .max = 6 },
233 .m = { .min = 2, .max = 256 },
234 .m1 = { .min = 0, .max = 0 },
235 .m2 = { .min = 0, .max = 254 },
236 .p = { .min = 7, .max = 112 },
237 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 238 .p2 = { .dot_limit = 112000,
239 .p2_slow = 14, .p2_fast = 14 },
e4b36699
KP		 240};
241
273e27ca
EA		 242/* Ironlake / Sandybridge
243 *
244 * We calculate clock using (register_value + 2) for N/M1/M2, so here
245 * the range value for them is (actual_value - 2).
246 */
b91ad0ec 247static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 248 .dot = { .min = 25000, .max = 350000 },
249 .vco = { .min = 1760000, .max = 3510000 },
250 .n = { .min = 1, .max = 5 },
251 .m = { .min = 79, .max = 127 },
252 .m1 = { .min = 12, .max = 22 },
253 .m2 = { .min = 5, .max = 9 },
254 .p = { .min = 5, .max = 80 },
255 .p1 = { .min = 1, .max = 8 },
256 .p2 = { .dot_limit = 225000,
257 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 258};
259
b91ad0ec 260static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 261 .dot = { .min = 25000, .max = 350000 },
262 .vco = { .min = 1760000, .max = 3510000 },
263 .n = { .min = 1, .max = 3 },
264 .m = { .min = 79, .max = 118 },
265 .m1 = { .min = 12, .max = 22 },
266 .m2 = { .min = 5, .max = 9 },
267 .p = { .min = 28, .max = 112 },
268 .p1 = { .min = 2, .max = 8 },
269 .p2 = { .dot_limit = 225000,
270 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 271};
272
273static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 274 .dot = { .min = 25000, .max = 350000 },
275 .vco = { .min = 1760000, .max = 3510000 },
276 .n = { .min = 1, .max = 3 },
277 .m = { .min = 79, .max = 127 },
278 .m1 = { .min = 12, .max = 22 },
279 .m2 = { .min = 5, .max = 9 },
280 .p = { .min = 14, .max = 56 },
281 .p1 = { .min = 2, .max = 8 },
282 .p2 = { .dot_limit = 225000,
283 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 284};
285
273e27ca 286/* LVDS 100mhz refclk limits. */
b91ad0ec 287static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 288 .dot = { .min = 25000, .max = 350000 },
289 .vco = { .min = 1760000, .max = 3510000 },
290 .n = { .min = 1, .max = 2 },
291 .m = { .min = 79, .max = 126 },
292 .m1 = { .min = 12, .max = 22 },
293 .m2 = { .min = 5, .max = 9 },
294 .p = { .min = 28, .max = 112 },
0206e353 295 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 296 .p2 = { .dot_limit = 225000,
297 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 298};
299
300static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 301 .dot = { .min = 25000, .max = 350000 },
302 .vco = { .min = 1760000, .max = 3510000 },
303 .n = { .min = 1, .max = 3 },
304 .m = { .min = 79, .max = 126 },
305 .m1 = { .min = 12, .max = 22 },
306 .m2 = { .min = 5, .max = 9 },
307 .p = { .min = 14, .max = 42 },
0206e353 308 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 309 .p2 = { .dot_limit = 225000,
310 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 311};
312
a0c4da24
JB		 313static const intel_limit_t intel_limits_vlv_dac = {
314 .dot = { .min = 25000, .max = 270000 },
315 .vco = { .min = 4000000, .max = 6000000 },
316 .n = { .min = 1, .max = 7 },
317 .m = { .min = 22, .max = 450 }, /* guess */
318 .m1 = { .min = 2, .max = 3 },
319 .m2 = { .min = 11, .max = 156 },
320 .p = { .min = 10, .max = 30 },
75e53986 321 .p1 = { .min = 1, .max = 3 },
a0c4da24
JB		 322 .p2 = { .dot_limit = 270000,
323 .p2_slow = 2, .p2_fast = 20 },
a0c4da24
JB		 324};
325
326static const intel_limit_t intel_limits_vlv_hdmi = {
75e53986
DV		 327 .dot = { .min = 25000, .max = 270000 },
328 .vco = { .min = 4000000, .max = 6000000 },
a0c4da24
JB		 329 .n = { .min = 1, .max = 7 },
330 .m = { .min = 60, .max = 300 }, /* guess */
331 .m1 = { .min = 2, .max = 3 },
332 .m2 = { .min = 11, .max = 156 },
333 .p = { .min = 10, .max = 30 },
334 .p1 = { .min = 2, .max = 3 },
335 .p2 = { .dot_limit = 270000,
336 .p2_slow = 2, .p2_fast = 20 },
a0c4da24
JB		 337};
338
1b894b59
CW		 339static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
340 int refclk)
2c07245f 341{
b91ad0ec 342 struct drm_device *dev = crtc->dev;
2c07245f 343 const intel_limit_t *limit;
b91ad0ec
ZW		 344
345 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 346 if (intel_is_dual_link_lvds(dev)) {
1b894b59 347 if (refclk == 100000)
b91ad0ec
ZW		 348 limit = &intel_limits_ironlake_dual_lvds_100m;
349 else
350 limit = &intel_limits_ironlake_dual_lvds;
351 } else {
1b894b59 352 if (refclk == 100000)
b91ad0ec
ZW		 353 limit = &intel_limits_ironlake_single_lvds_100m;
354 else
355 limit = &intel_limits_ironlake_single_lvds;
356 }
c6bb3538 357 } else
b91ad0ec 358 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 359
360 return limit;
361}
362
044c7c41
ML		 363static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
364{
365 struct drm_device *dev = crtc->dev;
044c7c41
ML		 366 const intel_limit_t *limit;
367
368 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 369 if (intel_is_dual_link_lvds(dev))
e4b36699 370 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41 371 else
e4b36699 372 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 373 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
374 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 375 limit = &intel_limits_g4x_hdmi;
044c7c41 376 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 377 limit = &intel_limits_g4x_sdvo;
044c7c41 378 } else /* The option is for other outputs */
e4b36699 379 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 380
381 return limit;
382}
383
1b894b59 384static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 385{
386 struct drm_device *dev = crtc->dev;
387 const intel_limit_t *limit;
388
bad720ff 389 if (HAS_PCH_SPLIT(dev))
1b894b59 390 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 391 else if (IS_G4X(dev)) {
044c7c41 392 limit = intel_g4x_limit(crtc);
f2b115e6 393 } else if (IS_PINEVIEW(dev)) {
2177832f 394 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 395 limit = &intel_limits_pineview_lvds;
2177832f 396 else
f2b115e6 397 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 398 } else if (IS_VALLEYVIEW(dev)) {
399 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
400 limit = &intel_limits_vlv_dac;
a0c4da24 401 else
65ce4bf5 402 limit = &intel_limits_vlv_hdmi;
a6c45cf0
CW		 403 } else if (!IS_GEN2(dev)) {
404 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
405 limit = &intel_limits_i9xx_lvds;
406 else
407 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 408 } else {
409 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 410 limit = &intel_limits_i8xx_lvds;
5d536e28 411 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO))
e4b36699 412 limit = &intel_limits_i8xx_dvo;
5d536e28
DV		 413 else
414 limit = &intel_limits_i8xx_dac;
79e53945
JB		 415 }
416 return limit;
417}
418
f2b115e6
AJ		 419/* m1 is reserved as 0 in Pineview, n is a ring counter */
420static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 421{
2177832f
SL		 422 clock->m = clock->m2 + 2;
423 clock->p = clock->p1 * clock->p2;
424 clock->vco = refclk * clock->m / clock->n;
425 clock->dot = clock->vco / clock->p;
426}
427
7429e9d4
DV		 428static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)
429{
430 return 5 * (dpll->m1 + 2) + (dpll->m2 + 2);
431}
432
ac58c3f0 433static void i9xx_clock(int refclk, intel_clock_t *clock)
2177832f 434{
7429e9d4 435 clock->m = i9xx_dpll_compute_m(clock);
79e53945
JB		 436 clock->p = clock->p1 * clock->p2;
437 clock->vco = refclk * clock->m / (clock->n + 2);
438 clock->dot = clock->vco / clock->p;
439}
440
79e53945
JB		 441/**
442 * Returns whether any output on the specified pipe is of the specified type
443 */
4ef69c7a 444bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 445{
4ef69c7a 446 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 447 struct intel_encoder *encoder;
448
6c2b7c12
DV		 449 for_each_encoder_on_crtc(dev, crtc, encoder)
450 if (encoder->type == type)
4ef69c7a
CW		 451 return true;
452
453 return false;
79e53945
JB		 454}
455
7c04d1d9 456#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 457/**
458 * Returns whether the given set of divisors are valid for a given refclk with
459 * the given connectors.
460 */
461
1b894b59
CW		 462static bool intel_PLL_is_valid(struct drm_device *dev,
463 const intel_limit_t *limit,
464 const intel_clock_t *clock)
79e53945 465{
79e53945 466 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 467 INTELPllInvalid("p1 out of range\n");
79e53945 468 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 469 INTELPllInvalid("p out of range\n");
79e53945 470 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 471 INTELPllInvalid("m2 out of range\n");
79e53945 472 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 473 INTELPllInvalid("m1 out of range\n");
f2b115e6 474 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 475 INTELPllInvalid("m1 <= m2\n");
79e53945 476 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 477 INTELPllInvalid("m out of range\n");
79e53945 478 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 479 INTELPllInvalid("n out of range\n");
79e53945 480 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 481 INTELPllInvalid("vco out of range\n");
79e53945
JB		 482 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
483 * connector, etc., rather than just a single range.
484 */
485 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 486 INTELPllInvalid("dot out of range\n");
79e53945
JB		 487
488 return true;
489}
490
d4906093 491static bool
ee9300bb 492i9xx_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 493 int target, int refclk, intel_clock_t *match_clock,
494 intel_clock_t *best_clock)
79e53945
JB		 495{
496 struct drm_device *dev = crtc->dev;
79e53945 497 intel_clock_t clock;
79e53945
JB		 498 int err = target;
499
a210b028 500 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
79e53945 501 /*
a210b028
DV		 502 * For LVDS just rely on its current settings for dual-channel.
503 * We haven't figured out how to reliably set up different
504 * single/dual channel state, if we even can.
79e53945 505 */
1974cad0 506 if (intel_is_dual_link_lvds(dev))
79e53945
JB		 507 clock.p2 = limit->p2.p2_fast;
508 else
509 clock.p2 = limit->p2.p2_slow;
510 } else {
511 if (target < limit->p2.dot_limit)
512 clock.p2 = limit->p2.p2_slow;
513 else
514 clock.p2 = limit->p2.p2_fast;
515 }
516
0206e353 517 memset(best_clock, 0, sizeof(*best_clock));
79e53945 518
42158660
ZY		 519 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
520 clock.m1++) {
521 for (clock.m2 = limit->m2.min;
522 clock.m2 <= limit->m2.max; clock.m2++) {
c0efc387 523 if (clock.m2 >= clock.m1)
42158660
ZY		 524 break;
525 for (clock.n = limit->n.min;
526 clock.n <= limit->n.max; clock.n++) {
527 for (clock.p1 = limit->p1.min;
528 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 529 int this_err;
530
ac58c3f0
DV		 531 i9xx_clock(refclk, &clock);
532 if (!intel_PLL_is_valid(dev, limit,
533 &clock))
534 continue;
535 if (match_clock &&
536 clock.p != match_clock->p)
537 continue;
538
539 this_err = abs(clock.dot - target);
540 if (this_err < err) {
541 *best_clock = clock;
542 err = this_err;
543 }
544 }
545 }
546 }
547 }
548
549 return (err != target);
550}
551
552static bool
ee9300bb
DV		 553pnv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
554 int target, int refclk, intel_clock_t *match_clock,
555 intel_clock_t *best_clock)
79e53945
JB		 556{
557 struct drm_device *dev = crtc->dev;
79e53945 558 intel_clock_t clock;
79e53945
JB		 559 int err = target;
560
a210b028 561 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
79e53945 562 /*
a210b028
DV		 563 * For LVDS just rely on its current settings for dual-channel.
564 * We haven't figured out how to reliably set up different
565 * single/dual channel state, if we even can.
79e53945 566 */
1974cad0 567 if (intel_is_dual_link_lvds(dev))
79e53945
JB		 568 clock.p2 = limit->p2.p2_fast;
569 else
570 clock.p2 = limit->p2.p2_slow;
571 } else {
572 if (target < limit->p2.dot_limit)
573 clock.p2 = limit->p2.p2_slow;
574 else
575 clock.p2 = limit->p2.p2_fast;
576 }
577
0206e353 578 memset(best_clock, 0, sizeof(*best_clock));
79e53945 579
42158660
ZY		 580 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
581 clock.m1++) {
582 for (clock.m2 = limit->m2.min;
583 clock.m2 <= limit->m2.max; clock.m2++) {
42158660
ZY		 584 for (clock.n = limit->n.min;
585 clock.n <= limit->n.max; clock.n++) {
586 for (clock.p1 = limit->p1.min;
587 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 588 int this_err;
589
ac58c3f0 590 pineview_clock(refclk, &clock);
1b894b59
CW		 591 if (!intel_PLL_is_valid(dev, limit,
592 &clock))
79e53945 593 continue;
cec2f356
SP		 594 if (match_clock &&
595 clock.p != match_clock->p)
596 continue;
79e53945
JB		 597
598 this_err = abs(clock.dot - target);
599 if (this_err < err) {
600 *best_clock = clock;
601 err = this_err;
602 }
603 }
604 }
605 }
606 }
607
608 return (err != target);
609}
610
d4906093 611static bool
ee9300bb
DV		 612g4x_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
613 int target, int refclk, intel_clock_t *match_clock,
614 intel_clock_t *best_clock)
d4906093
ML		 615{
616 struct drm_device *dev = crtc->dev;
d4906093
ML		 617 intel_clock_t clock;
618 int max_n;
619 bool found;
6ba770dc
AJ		 620 /* approximately equals target * 0.00585 */
621 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 622 found = false;
623
624 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 625 if (intel_is_dual_link_lvds(dev))
d4906093
ML		 626 clock.p2 = limit->p2.p2_fast;
627 else
628 clock.p2 = limit->p2.p2_slow;
629 } else {
630 if (target < limit->p2.dot_limit)
631 clock.p2 = limit->p2.p2_slow;
632 else
633 clock.p2 = limit->p2.p2_fast;
634 }
635
636 memset(best_clock, 0, sizeof(*best_clock));
637 max_n = limit->n.max;
f77f13e2 638 /* based on hardware requirement, prefer smaller n to precision */
d4906093 639 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 640 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 641 for (clock.m1 = limit->m1.max;
642 clock.m1 >= limit->m1.min; clock.m1--) {
643 for (clock.m2 = limit->m2.max;
644 clock.m2 >= limit->m2.min; clock.m2--) {
645 for (clock.p1 = limit->p1.max;
646 clock.p1 >= limit->p1.min; clock.p1--) {
647 int this_err;
648
ac58c3f0 649 i9xx_clock(refclk, &clock);
1b894b59
CW		 650 if (!intel_PLL_is_valid(dev, limit,
651 &clock))
d4906093 652 continue;
1b894b59
CW		 653
654 this_err = abs(clock.dot - target);
d4906093
ML		 655 if (this_err < err_most) {
656 *best_clock = clock;
657 err_most = this_err;
658 max_n = clock.n;
659 found = true;
660 }
661 }
662 }
663 }
664 }
2c07245f
ZW		 665 return found;
666}
667
a0c4da24 668static bool
ee9300bb
DV		 669vlv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc,
670 int target, int refclk, intel_clock_t *match_clock,
671 intel_clock_t *best_clock)
a0c4da24
JB		 672{
673 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
674 u32 m, n, fastclk;
f3f08572 675 u32 updrate, minupdate, p;
a0c4da24
JB		 676 unsigned long bestppm, ppm, absppm;
677 int dotclk, flag;
678
af447bd3 679 flag = 0;
a0c4da24
JB		 680 dotclk = target * 1000;
681 bestppm = 1000000;
682 ppm = absppm = 0;
683 fastclk = dotclk / (2*100);
684 updrate = 0;
685 minupdate = 19200;
a0c4da24
JB		 686 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
687 bestm1 = bestm2 = bestp1 = bestp2 = 0;
688
689 /* based on hardware requirement, prefer smaller n to precision */
690 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
691 updrate = refclk / n;
692 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
693 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
694 if (p2 > 10)
695 p2 = p2 - 1;
696 p = p1 * p2;
697 /* based on hardware requirement, prefer bigger m1,m2 values */
698 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
699 m2 = (((2*(fastclk * p * n / m1 )) +
700 refclk) / (2*refclk));
701 m = m1 * m2;
702 vco = updrate * m;
703 if (vco >= limit->vco.min && vco < limit->vco.max) {
704 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
705 absppm = (ppm > 0) ? ppm : (-ppm);
706 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
707 bestppm = 0;
708 flag = 1;
709 }
710 if (absppm < bestppm - 10) {
711 bestppm = absppm;
712 flag = 1;
713 }
714 if (flag) {
715 bestn = n;
716 bestm1 = m1;
717 bestm2 = m2;
718 bestp1 = p1;
719 bestp2 = p2;
720 flag = 0;
721 }
722 }
723 }
724 }
725 }
726 }
727 best_clock->n = bestn;
728 best_clock->m1 = bestm1;
729 best_clock->m2 = bestm2;
730 best_clock->p1 = bestp1;
731 best_clock->p2 = bestp2;
732
733 return true;
734}
a4fc5ed6 735
a5c961d1
PZ		 736enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
737 enum pipe pipe)
738{
739 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
740 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
741
3b117c8f 742 return intel_crtc->config.cpu_transcoder;
a5c961d1
PZ		 743}
744
a928d536
PZ		 745static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
746{
747 struct drm_i915_private *dev_priv = dev->dev_private;
748 u32 frame, frame_reg = PIPEFRAME(pipe);
749
750 frame = I915_READ(frame_reg);
751
752 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
753 DRM_DEBUG_KMS("vblank wait timed out\n");
754}
755
9d0498a2
JB		 756/**
757 * intel_wait_for_vblank - wait for vblank on a given pipe
758 * @dev: drm device
759 * @pipe: pipe to wait for
760 *
761 * Wait for vblank to occur on a given pipe. Needed for various bits of
762 * mode setting code.
763 */
764void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 765{
9d0498a2 766 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 767 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 768
a928d536
PZ		 769 if (INTEL_INFO(dev)->gen >= 5) {
770 ironlake_wait_for_vblank(dev, pipe);
771 return;
772 }
773
300387c0
CW		 774 /* Clear existing vblank status. Note this will clear any other
775 * sticky status fields as well.
776 *
777 * This races with i915_driver_irq_handler() with the result
778 * that either function could miss a vblank event. Here it is not
779 * fatal, as we will either wait upon the next vblank interrupt or
780 * timeout. Generally speaking intel_wait_for_vblank() is only
781 * called during modeset at which time the GPU should be idle and
782 * should *not* be performing page flips and thus not waiting on
783 * vblanks...
784 * Currently, the result of us stealing a vblank from the irq
785 * handler is that a single frame will be skipped during swapbuffers.
786 */
787 I915_WRITE(pipestat_reg,
788 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
789
9d0498a2 790 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 791 if (wait_for(I915_READ(pipestat_reg) &
792 PIPE_VBLANK_INTERRUPT_STATUS,
793 50))
9d0498a2
JB		 794 DRM_DEBUG_KMS("vblank wait timed out\n");
795}
796
ab7ad7f6
KP		 797/*
798 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 799 * @dev: drm device
800 * @pipe: pipe to wait for
801 *
802 * After disabling a pipe, we can't wait for vblank in the usual way,
803 * spinning on the vblank interrupt status bit, since we won't actually
804 * see an interrupt when the pipe is disabled.
805 *
ab7ad7f6
KP		 806 * On Gen4 and above:
807 * wait for the pipe register state bit to turn off
808 *
809 * Otherwise:
810 * wait for the display line value to settle (it usually
811 * ends up stopping at the start of the next frame).
58e10eb9 812 *
9d0498a2 813 */
58e10eb9 814void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 815{
816 struct drm_i915_private *dev_priv = dev->dev_private;
702e7a56
PZ		 817 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
818 pipe);
ab7ad7f6
KP		 819
820 if (INTEL_INFO(dev)->gen >= 4) {
702e7a56 821 int reg = PIPECONF(cpu_transcoder);
ab7ad7f6
KP		 822
823 /* Wait for the Pipe State to go off */
58e10eb9
CW		 824 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
825 100))
284637d9 826 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 827 } else {
837ba00f 828 u32 last_line, line_mask;
58e10eb9 829 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 830 unsigned long timeout = jiffies + msecs_to_jiffies(100);
831
837ba00f
PZ		 832 if (IS_GEN2(dev))
833 line_mask = DSL_LINEMASK_GEN2;
834 else
835 line_mask = DSL_LINEMASK_GEN3;
836
ab7ad7f6
KP		 837 /* Wait for the display line to settle */
838 do {
837ba00f 839 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 840 mdelay(5);
837ba00f 841 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 842 time_after(timeout, jiffies));
843 if (time_after(jiffies, timeout))
284637d9 844 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 845 }
79e53945
JB		 846}
847
b0ea7d37
DL		 848/*
849 * ibx_digital_port_connected - is the specified port connected?
850 * @dev_priv: i915 private structure
851 * @port: the port to test
852 *
853 * Returns true if @port is connected, false otherwise.
854 */
855bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
856 struct intel_digital_port *port)
857{
858 u32 bit;
859
c36346e3
DL		 860 if (HAS_PCH_IBX(dev_priv->dev)) {
861 switch(port->port) {
862 case PORT_B:
863 bit = SDE_PORTB_HOTPLUG;
864 break;
865 case PORT_C:
866 bit = SDE_PORTC_HOTPLUG;
867 break;
868 case PORT_D:
869 bit = SDE_PORTD_HOTPLUG;
870 break;
871 default:
872 return true;
873 }
874 } else {
875 switch(port->port) {
876 case PORT_B:
877 bit = SDE_PORTB_HOTPLUG_CPT;
878 break;
879 case PORT_C:
880 bit = SDE_PORTC_HOTPLUG_CPT;
881 break;
882 case PORT_D:
883 bit = SDE_PORTD_HOTPLUG_CPT;
884 break;
885 default:
886 return true;
887 }
b0ea7d37
DL		 888 }
889
890 return I915_READ(SDEISR) & bit;
891}
892
b24e7179
JB		 893static const char *state_string(bool enabled)
894{
895 return enabled ? "on" : "off";
896}
897
898/* Only for pre-ILK configs */
55607e8a
DV		 899void assert_pll(struct drm_i915_private *dev_priv,
900 enum pipe pipe, bool state)
b24e7179
JB		 901{
902 int reg;
903 u32 val;
904 bool cur_state;
905
906 reg = DPLL(pipe);
907 val = I915_READ(reg);
908 cur_state = !!(val & DPLL_VCO_ENABLE);
909 WARN(cur_state != state,
910 "PLL state assertion failure (expected %s, current %s)\n",
911 state_string(state), state_string(cur_state));
912}
b24e7179 913
23538ef1
JN		 914/* XXX: the dsi pll is shared between MIPI DSI ports */
915static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)
916{
917 u32 val;
918 bool cur_state;
919
920 mutex_lock(&dev_priv->dpio_lock);
921 val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
922 mutex_unlock(&dev_priv->dpio_lock);
923
924 cur_state = val & DSI_PLL_VCO_EN;
925 WARN(cur_state != state,
926 "DSI PLL state assertion failure (expected %s, current %s)\n",
927 state_string(state), state_string(cur_state));
928}
929#define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
930#define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
931
55607e8a 932struct intel_shared_dpll *
e2b78267
DV		 933intel_crtc_to_shared_dpll(struct intel_crtc *crtc)
934{
935 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
936
a43f6e0f 937 if (crtc->config.shared_dpll < 0)
e2b78267
DV		 938 return NULL;
939
a43f6e0f 940 return &dev_priv->shared_dplls[crtc->config.shared_dpll];
e2b78267
DV		 941}
942
040484af 943/* For ILK+ */
55607e8a
DV		 944void assert_shared_dpll(struct drm_i915_private *dev_priv,
945 struct intel_shared_dpll *pll,
946 bool state)
040484af 947{
040484af 948 bool cur_state;
5358901f 949 struct intel_dpll_hw_state hw_state;
040484af 950
9d82aa17
ED		 951 if (HAS_PCH_LPT(dev_priv->dev)) {
952 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
953 return;
954 }
955
92b27b08 956 if (WARN (!pll,
46edb027 957 "asserting DPLL %s with no DPLL\n", state_string(state)))
ee7b9f93 958 return;
ee7b9f93 959
5358901f 960 cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
92b27b08 961 WARN(cur_state != state,
5358901f
DV		 962 "%s assertion failure (expected %s, current %s)\n",
963 pll->name, state_string(state), state_string(cur_state));
040484af 964}
040484af
JB		 965
966static void assert_fdi_tx(struct drm_i915_private *dev_priv,
967 enum pipe pipe, bool state)
968{
969 int reg;
970 u32 val;
971 bool cur_state;
ad80a810
PZ		 972 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
973 pipe);
040484af 974
affa9354
PZ		 975 if (HAS_DDI(dev_priv->dev)) {
976 /* DDI does not have a specific FDI_TX register */
ad80a810 977 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
bf507ef7 978 val = I915_READ(reg);
ad80a810 979 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
bf507ef7
ED		 980 } else {
981 reg = FDI_TX_CTL(pipe);
982 val = I915_READ(reg);
983 cur_state = !!(val & FDI_TX_ENABLE);
984 }
040484af
JB		 985 WARN(cur_state != state,
986 "FDI TX state assertion failure (expected %s, current %s)\n",
987 state_string(state), state_string(cur_state));
988}
989#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
990#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
991
992static void assert_fdi_rx(struct drm_i915_private *dev_priv,
993 enum pipe pipe, bool state)
994{
995 int reg;
996 u32 val;
997 bool cur_state;
998
d63fa0dc
PZ		 999 reg = FDI_RX_CTL(pipe);
1000 val = I915_READ(reg);
1001 cur_state = !!(val & FDI_RX_ENABLE);
040484af
JB		 1002 WARN(cur_state != state,
1003 "FDI RX state assertion failure (expected %s, current %s)\n",
1004 state_string(state), state_string(cur_state));
1005}
1006#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1007#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1008
1009static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1010 enum pipe pipe)
1011{
1012 int reg;
1013 u32 val;
1014
1015 /* ILK FDI PLL is always enabled */
1016 if (dev_priv->info->gen == 5)
1017 return;
1018
bf507ef7 1019 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
affa9354 1020 if (HAS_DDI(dev_priv->dev))
bf507ef7
ED		 1021 return;
1022
040484af
JB		 1023 reg = FDI_TX_CTL(pipe);
1024 val = I915_READ(reg);
1025 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1026}
1027
55607e8a
DV		 1028void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1029 enum pipe pipe, bool state)
040484af
JB		 1030{
1031 int reg;
1032 u32 val;
55607e8a 1033 bool cur_state;
040484af
JB		 1034
1035 reg = FDI_RX_CTL(pipe);
1036 val = I915_READ(reg);
55607e8a
DV		 1037 cur_state = !!(val & FDI_RX_PLL_ENABLE);
1038 WARN(cur_state != state,
1039 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1040 state_string(state), state_string(cur_state));
040484af
JB		 1041}
1042
ea0760cf
JB		 1043static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1044 enum pipe pipe)
1045{
1046 int pp_reg, lvds_reg;
1047 u32 val;
1048 enum pipe panel_pipe = PIPE_A;
0de3b485 1049 bool locked = true;
ea0760cf
JB		 1050
1051 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1052 pp_reg = PCH_PP_CONTROL;
1053 lvds_reg = PCH_LVDS;
1054 } else {
1055 pp_reg = PP_CONTROL;
1056 lvds_reg = LVDS;
1057 }
1058
1059 val = I915_READ(pp_reg);
1060 if (!(val & PANEL_POWER_ON) ||
1061 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1062 locked = false;
1063
1064 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1065 panel_pipe = PIPE_B;
1066
1067 WARN(panel_pipe == pipe && locked,
1068 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1069 pipe_name(pipe));
ea0760cf
JB		 1070}
1071
b840d907
JB		 1072void assert_pipe(struct drm_i915_private *dev_priv,
1073 enum pipe pipe, bool state)
b24e7179
JB		 1074{
1075 int reg;
1076 u32 val;
63d7bbe9 1077 bool cur_state;
702e7a56
PZ		 1078 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1079 pipe);
b24e7179 1080
8e636784
DV		 1081 /* if we need the pipe A quirk it must be always on */
1082 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1083 state = true;
1084
b97186f0
PZ		 1085 if (!intel_display_power_enabled(dev_priv->dev,
1086 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
69310161
PZ		 1087 cur_state = false;
1088 } else {
1089 reg = PIPECONF(cpu_transcoder);
1090 val = I915_READ(reg);
1091 cur_state = !!(val & PIPECONF_ENABLE);
1092 }
1093
63d7bbe9
JB		 1094 WARN(cur_state != state,
1095 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1096 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1097}
1098
931872fc
CW		 1099static void assert_plane(struct drm_i915_private *dev_priv,
1100 enum plane plane, bool state)
b24e7179
JB		 1101{
1102 int reg;
1103 u32 val;
931872fc 1104 bool cur_state;
b24e7179
JB		 1105
1106 reg = DSPCNTR(plane);
1107 val = I915_READ(reg);
931872fc
CW		 1108 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1109 WARN(cur_state != state,
1110 "plane %c assertion failure (expected %s, current %s)\n",
1111 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1112}
1113
931872fc
CW		 1114#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1115#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1116
b24e7179
JB		 1117static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1118 enum pipe pipe)
1119{
653e1026 1120 struct drm_device *dev = dev_priv->dev;
b24e7179
JB		 1121 int reg, i;
1122 u32 val;
1123 int cur_pipe;
1124
653e1026
VS		 1125 /* Primary planes are fixed to pipes on gen4+ */
1126 if (INTEL_INFO(dev)->gen >= 4) {
28c05794
AJ		 1127 reg = DSPCNTR(pipe);
1128 val = I915_READ(reg);
1129 WARN((val & DISPLAY_PLANE_ENABLE),
1130 "plane %c assertion failure, should be disabled but not\n",
1131 plane_name(pipe));
19ec1358 1132 return;
28c05794 1133 }
19ec1358 1134
b24e7179 1135 /* Need to check both planes against the pipe */
08e2a7de 1136 for_each_pipe(i) {
b24e7179
JB		 1137 reg = DSPCNTR(i);
1138 val = I915_READ(reg);
1139 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1140 DISPPLANE_SEL_PIPE_SHIFT;
1141 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1142 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1143 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1144 }
1145}
1146
19332d7a
JB		 1147static void assert_sprites_disabled(struct drm_i915_private *dev_priv,
1148 enum pipe pipe)
1149{
20674eef 1150 struct drm_device *dev = dev_priv->dev;
19332d7a
JB		 1151 int reg, i;
1152 u32 val;
1153
20674eef
VS		 1154 if (IS_VALLEYVIEW(dev)) {
1155 for (i = 0; i < dev_priv->num_plane; i++) {
1156 reg = SPCNTR(pipe, i);
1157 val = I915_READ(reg);
1158 WARN((val & SP_ENABLE),
1159 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1160 sprite_name(pipe, i), pipe_name(pipe));
1161 }
1162 } else if (INTEL_INFO(dev)->gen >= 7) {
1163 reg = SPRCTL(pipe);
19332d7a 1164 val = I915_READ(reg);
20674eef 1165 WARN((val & SPRITE_ENABLE),
06da8da2 1166 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
20674eef
VS		 1167 plane_name(pipe), pipe_name(pipe));
1168 } else if (INTEL_INFO(dev)->gen >= 5) {
1169 reg = DVSCNTR(pipe);
19332d7a 1170 val = I915_READ(reg);
20674eef 1171 WARN((val & DVS_ENABLE),
06da8da2 1172 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
20674eef 1173 plane_name(pipe), pipe_name(pipe));
19332d7a
JB		 1174 }
1175}
1176
92f2584a
JB		 1177static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1178{
1179 u32 val;
1180 bool enabled;
1181
9d82aa17
ED		 1182 if (HAS_PCH_LPT(dev_priv->dev)) {
1183 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1184 return;
1185 }
1186
92f2584a
JB		 1187 val = I915_READ(PCH_DREF_CONTROL);
1188 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1189 DREF_SUPERSPREAD_SOURCE_MASK));
1190 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1191}
1192
ab9412ba
DV		 1193static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1194 enum pipe pipe)
92f2584a
JB		 1195{
1196 int reg;
1197 u32 val;
1198 bool enabled;
1199
ab9412ba 1200 reg = PCH_TRANSCONF(pipe);
92f2584a
JB		 1201 val = I915_READ(reg);
1202 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1203 WARN(enabled,
1204 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1205 pipe_name(pipe));
92f2584a
JB		 1206}
1207
4e634389
KP		 1208static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1209 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1210{
1211 if ((val & DP_PORT_EN) == 0)
1212 return false;
1213
1214 if (HAS_PCH_CPT(dev_priv->dev)) {
1215 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1216 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1217 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1218 return false;
1219 } else {
1220 if ((val & DP_PIPE_MASK) != (pipe << 30))
1221 return false;
1222 }
1223 return true;
1224}
1225
1519b995
KP		 1226static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1227 enum pipe pipe, u32 val)
1228{
dc0fa718 1229 if ((val & SDVO_ENABLE) == 0)
1519b995
KP		 1230 return false;
1231
1232 if (HAS_PCH_CPT(dev_priv->dev)) {
dc0fa718 1233 if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))
1519b995
KP		 1234 return false;
1235 } else {
dc0fa718 1236 if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))
1519b995
KP		 1237 return false;
1238 }
1239 return true;
1240}
1241
1242static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1243 enum pipe pipe, u32 val)
1244{
1245 if ((val & LVDS_PORT_EN) == 0)
1246 return false;
1247
1248 if (HAS_PCH_CPT(dev_priv->dev)) {
1249 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1250 return false;
1251 } else {
1252 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1253 return false;
1254 }
1255 return true;
1256}
1257
1258static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1259 enum pipe pipe, u32 val)
1260{
1261 if ((val & ADPA_DAC_ENABLE) == 0)
1262 return false;
1263 if (HAS_PCH_CPT(dev_priv->dev)) {
1264 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1265 return false;
1266 } else {
1267 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1268 return false;
1269 }
1270 return true;
1271}
1272
291906f1 1273static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1274 enum pipe pipe, int reg, u32 port_sel)
291906f1 1275{
47a05eca 1276 u32 val = I915_READ(reg);
4e634389 1277 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1278 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1279 reg, pipe_name(pipe));
de9a35ab 1280
75c5da27
DV		 1281 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1282 && (val & DP_PIPEB_SELECT),
de9a35ab 1283 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1284}
1285
1286static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1287 enum pipe pipe, int reg)
1288{
47a05eca 1289 u32 val = I915_READ(reg);
b70ad586 1290 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1291 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1292 reg, pipe_name(pipe));
de9a35ab 1293
dc0fa718 1294 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0
75c5da27 1295 && (val & SDVO_PIPE_B_SELECT),
de9a35ab 1296 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1297}
1298
1299static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1300 enum pipe pipe)
1301{
1302 int reg;
1303 u32 val;
291906f1 1304
f0575e92
KP		 1305 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1306 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1307 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1308
1309 reg = PCH_ADPA;
1310 val = I915_READ(reg);
b70ad586 1311 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1312 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1313 pipe_name(pipe));
291906f1
JB		 1314
1315 reg = PCH_LVDS;
1316 val = I915_READ(reg);
b70ad586 1317 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1318 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1319 pipe_name(pipe));
291906f1 1320
e2debe91
PZ		 1321 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);
1322 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);
1323 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);
291906f1
JB		 1324}
1325
426115cf 1326static void vlv_enable_pll(struct intel_crtc *crtc)
87442f73 1327{
426115cf
DV		 1328 struct drm_device *dev = crtc->base.dev;
1329 struct drm_i915_private *dev_priv = dev->dev_private;
1330 int reg = DPLL(crtc->pipe);
1331 u32 dpll = crtc->config.dpll_hw_state.dpll;
87442f73 1332
426115cf 1333 assert_pipe_disabled(dev_priv, crtc->pipe);
87442f73
DV		 1334
1335 /* No really, not for ILK+ */
1336 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev));
1337
1338 /* PLL is protected by panel, make sure we can write it */
1339 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
426115cf 1340 assert_panel_unlocked(dev_priv, crtc->pipe);
87442f73 1341
426115cf
DV		 1342 I915_WRITE(reg, dpll);
1343 POSTING_READ(reg);
1344 udelay(150);
1345
1346 if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1347 DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe);
1348
1349 I915_WRITE(DPLL_MD(crtc->pipe), crtc->config.dpll_hw_state.dpll_md);
1350 POSTING_READ(DPLL_MD(crtc->pipe));
87442f73
DV		 1351
1352 /* We do this three times for luck */
426115cf 1353 I915_WRITE(reg, dpll);
87442f73
DV		 1354 POSTING_READ(reg);
1355 udelay(150); /* wait for warmup */
426115cf 1356 I915_WRITE(reg, dpll);
87442f73
DV		 1357 POSTING_READ(reg);
1358 udelay(150); /* wait for warmup */
426115cf 1359 I915_WRITE(reg, dpll);
87442f73
DV		 1360 POSTING_READ(reg);
1361 udelay(150); /* wait for warmup */
1362}
1363
66e3d5c0 1364static void i9xx_enable_pll(struct intel_crtc *crtc)
63d7bbe9 1365{
66e3d5c0
DV		 1366 struct drm_device *dev = crtc->base.dev;
1367 struct drm_i915_private *dev_priv = dev->dev_private;
1368 int reg = DPLL(crtc->pipe);
1369 u32 dpll = crtc->config.dpll_hw_state.dpll;
63d7bbe9 1370
66e3d5c0 1371 assert_pipe_disabled(dev_priv, crtc->pipe);
58c6eaa2 1372
63d7bbe9 1373 /* No really, not for ILK+ */
87442f73 1374 BUG_ON(dev_priv->info->gen >= 5);
63d7bbe9
JB		 1375
1376 /* PLL is protected by panel, make sure we can write it */
66e3d5c0
DV		 1377 if (IS_MOBILE(dev) && !IS_I830(dev))
1378 assert_panel_unlocked(dev_priv, crtc->pipe);
63d7bbe9 1379
66e3d5c0
DV		 1380 I915_WRITE(reg, dpll);
1381
1382 /* Wait for the clocks to stabilize. */
1383 POSTING_READ(reg);
1384 udelay(150);
1385
1386 if (INTEL_INFO(dev)->gen >= 4) {
1387 I915_WRITE(DPLL_MD(crtc->pipe),
1388 crtc->config.dpll_hw_state.dpll_md);
1389 } else {
1390 /* The pixel multiplier can only be updated once the
1391 * DPLL is enabled and the clocks are stable.
1392 *
1393 * So write it again.
1394 */
1395 I915_WRITE(reg, dpll);
1396 }
63d7bbe9
JB		 1397
1398 /* We do this three times for luck */
66e3d5c0 1399 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1400 POSTING_READ(reg);
1401 udelay(150); /* wait for warmup */
66e3d5c0 1402 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1403 POSTING_READ(reg);
1404 udelay(150); /* wait for warmup */
66e3d5c0 1405 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1406 POSTING_READ(reg);
1407 udelay(150); /* wait for warmup */
1408}
1409
1410/**
50b44a44 1411 * i9xx_disable_pll - disable a PLL
63d7bbe9
JB		 1412 * @dev_priv: i915 private structure
1413 * @pipe: pipe PLL to disable
1414 *
1415 * Disable the PLL for @pipe, making sure the pipe is off first.
1416 *
1417 * Note! This is for pre-ILK only.
1418 */
50b44a44 1419static void i9xx_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
63d7bbe9 1420{
63d7bbe9
JB		 1421 /* Don't disable pipe A or pipe A PLLs if needed */
1422 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1423 return;
1424
1425 /* Make sure the pipe isn't still relying on us */
1426 assert_pipe_disabled(dev_priv, pipe);
1427
50b44a44
DV		 1428 I915_WRITE(DPLL(pipe), 0);
1429 POSTING_READ(DPLL(pipe));
63d7bbe9
JB		 1430}
1431
89b667f8
JB		 1432void vlv_wait_port_ready(struct drm_i915_private *dev_priv, int port)
1433{
1434 u32 port_mask;
1435
1436 if (!port)
1437 port_mask = DPLL_PORTB_READY_MASK;
1438 else
1439 port_mask = DPLL_PORTC_READY_MASK;
1440
1441 if (wait_for((I915_READ(DPLL(0)) & port_mask) == 0, 1000))
1442 WARN(1, "timed out waiting for port %c ready: 0x%08x\n",
1443 'B' + port, I915_READ(DPLL(0)));
1444}
1445
92f2584a 1446/**
e72f9fbf 1447 * ironlake_enable_shared_dpll - enable PCH PLL
92f2584a
JB		 1448 * @dev_priv: i915 private structure
1449 * @pipe: pipe PLL to enable
1450 *
1451 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1452 * drives the transcoder clock.
1453 */
e2b78267 1454static void ironlake_enable_shared_dpll(struct intel_crtc *crtc)
92f2584a 1455{
e2b78267
DV		 1456 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1457 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
92f2584a 1458
48da64a8 1459 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1460 BUG_ON(dev_priv->info->gen < 5);
87a875bb 1461 if (WARN_ON(pll == NULL))
48da64a8
CW		 1462 return;
1463
1464 if (WARN_ON(pll->refcount == 0))
1465 return;
ee7b9f93 1466
46edb027
DV		 1467 DRM_DEBUG_KMS("enable %s (active %d, on? %d)for crtc %d\n",
1468 pll->name, pll->active, pll->on,
e2b78267 1469 crtc->base.base.id);
92f2584a 1470
cdbd2316
DV		 1471 if (pll->active++) {
1472 WARN_ON(!pll->on);
e9d6944e 1473 assert_shared_dpll_enabled(dev_priv, pll);
ee7b9f93
JB		 1474 return;
1475 }
f4a091c7 1476 WARN_ON(pll->on);
ee7b9f93 1477
46edb027 1478 DRM_DEBUG_KMS("enabling %s\n", pll->name);
e7b903d2 1479 pll->enable(dev_priv, pll);
ee7b9f93 1480 pll->on = true;
92f2584a
JB		 1481}
1482
e2b78267 1483static void intel_disable_shared_dpll(struct intel_crtc *crtc)
92f2584a 1484{
e2b78267
DV		 1485 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1486 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
4c609cb8 1487
92f2584a
JB		 1488 /* PCH only available on ILK+ */
1489 BUG_ON(dev_priv->info->gen < 5);
87a875bb 1490 if (WARN_ON(pll == NULL))
ee7b9f93 1491 return;
92f2584a 1492
48da64a8
CW		 1493 if (WARN_ON(pll->refcount == 0))
1494 return;
7a419866 1495
46edb027
DV		 1496 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1497 pll->name, pll->active, pll->on,
e2b78267 1498 crtc->base.base.id);
7a419866 1499
48da64a8 1500 if (WARN_ON(pll->active == 0)) {
e9d6944e 1501 assert_shared_dpll_disabled(dev_priv, pll);
48da64a8
CW		 1502 return;
1503 }
1504
e9d6944e 1505 assert_shared_dpll_enabled(dev_priv, pll);
f4a091c7 1506 WARN_ON(!pll->on);
cdbd2316 1507 if (--pll->active)
7a419866 1508 return;
ee7b9f93 1509
46edb027 1510 DRM_DEBUG_KMS("disabling %s\n", pll->name);
e7b903d2 1511 pll->disable(dev_priv, pll);
ee7b9f93 1512 pll->on = false;
92f2584a
JB		 1513}
1514
b8a4f404
PZ		 1515static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1516 enum pipe pipe)
040484af 1517{
23670b32 1518 struct drm_device *dev = dev_priv->dev;
7c26e5c6 1519 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
e2b78267 1520 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
23670b32 1521 uint32_t reg, val, pipeconf_val;
040484af
JB		 1522
1523 /* PCH only available on ILK+ */
1524 BUG_ON(dev_priv->info->gen < 5);
1525
1526 /* Make sure PCH DPLL is enabled */
e72f9fbf 1527 assert_shared_dpll_enabled(dev_priv,
e9d6944e 1528 intel_crtc_to_shared_dpll(intel_crtc));
040484af
JB		 1529
1530 /* FDI must be feeding us bits for PCH ports */
1531 assert_fdi_tx_enabled(dev_priv, pipe);
1532 assert_fdi_rx_enabled(dev_priv, pipe);
1533
23670b32
DV		 1534 if (HAS_PCH_CPT(dev)) {
1535 /* Workaround: Set the timing override bit before enabling the
1536 * pch transcoder. */
1537 reg = TRANS_CHICKEN2(pipe);
1538 val = I915_READ(reg);
1539 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1540 I915_WRITE(reg, val);
59c859d6 1541 }
23670b32 1542
ab9412ba 1543 reg = PCH_TRANSCONF(pipe);
040484af 1544 val = I915_READ(reg);
5f7f726d 1545 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1546
1547 if (HAS_PCH_IBX(dev_priv->dev)) {
1548 /*
1549 * make the BPC in transcoder be consistent with
1550 * that in pipeconf reg.
1551 */
dfd07d72
DV		 1552 val &= ~PIPECONF_BPC_MASK;
1553 val |= pipeconf_val & PIPECONF_BPC_MASK;
e9bcff5c 1554 }
5f7f726d
PZ		 1555
1556 val &= ~TRANS_INTERLACE_MASK;
1557 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1558 if (HAS_PCH_IBX(dev_priv->dev) &&
1559 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1560 val |= TRANS_LEGACY_INTERLACED_ILK;
1561 else
1562 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1563 else
1564 val |= TRANS_PROGRESSIVE;
1565
040484af
JB		 1566 I915_WRITE(reg, val | TRANS_ENABLE);
1567 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
4bb6f1f3 1568 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe));
040484af
JB		 1569}
1570
8fb033d7 1571static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
937bb610 1572 enum transcoder cpu_transcoder)
040484af 1573{
8fb033d7 1574 u32 val, pipeconf_val;
8fb033d7
PZ		 1575
1576 /* PCH only available on ILK+ */
1577 BUG_ON(dev_priv->info->gen < 5);
1578
8fb033d7 1579 /* FDI must be feeding us bits for PCH ports */
1a240d4d 1580 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
937bb610 1581 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
8fb033d7 1582
223a6fdf
PZ		 1583 /* Workaround: set timing override bit. */
1584 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1585 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf
PZ		 1586 I915_WRITE(_TRANSA_CHICKEN2, val);
1587
25f3ef11 1588 val = TRANS_ENABLE;
937bb610 1589 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
8fb033d7 1590
9a76b1c6
PZ		 1591 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1592 PIPECONF_INTERLACED_ILK)
a35f2679 1593 val |= TRANS_INTERLACED;
8fb033d7
PZ		 1594 else
1595 val |= TRANS_PROGRESSIVE;
1596
ab9412ba
DV		 1597 I915_WRITE(LPT_TRANSCONF, val);
1598 if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100))
937bb610 1599 DRM_ERROR("Failed to enable PCH transcoder\n");
8fb033d7
PZ		 1600}
1601
b8a4f404
PZ		 1602static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1603 enum pipe pipe)
040484af 1604{
23670b32
DV		 1605 struct drm_device *dev = dev_priv->dev;
1606 uint32_t reg, val;
040484af
JB		 1607
1608 /* FDI relies on the transcoder */
1609 assert_fdi_tx_disabled(dev_priv, pipe);
1610 assert_fdi_rx_disabled(dev_priv, pipe);
1611
291906f1
JB		 1612 /* Ports must be off as well */
1613 assert_pch_ports_disabled(dev_priv, pipe);
1614
ab9412ba 1615 reg = PCH_TRANSCONF(pipe);
040484af
JB		 1616 val = I915_READ(reg);
1617 val &= ~TRANS_ENABLE;
1618 I915_WRITE(reg, val);
1619 /* wait for PCH transcoder off, transcoder state */
1620 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4bb6f1f3 1621 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe));
23670b32
DV		 1622
1623 if (!HAS_PCH_IBX(dev)) {
1624 /* Workaround: Clear the timing override chicken bit again. */
1625 reg = TRANS_CHICKEN2(pipe);
1626 val = I915_READ(reg);
1627 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1628 I915_WRITE(reg, val);
1629 }
040484af
JB		 1630}
1631
ab4d966c 1632static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
8fb033d7 1633{
8fb033d7
PZ		 1634 u32 val;
1635
ab9412ba 1636 val = I915_READ(LPT_TRANSCONF);
8fb033d7 1637 val &= ~TRANS_ENABLE;
ab9412ba 1638 I915_WRITE(LPT_TRANSCONF, val);
8fb033d7 1639 /* wait for PCH transcoder off, transcoder state */
ab9412ba 1640 if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50))
8a52fd9f 1641 DRM_ERROR("Failed to disable PCH transcoder\n");
223a6fdf
PZ		 1642
1643 /* Workaround: clear timing override bit. */
1644 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1645 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf 1646 I915_WRITE(_TRANSA_CHICKEN2, val);
040484af
JB		 1647}
1648
b24e7179 1649/**
309cfea8 1650 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1651 * @dev_priv: i915 private structure
1652 * @pipe: pipe to enable
040484af 1653 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1654 *
1655 * Enable @pipe, making sure that various hardware specific requirements
1656 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1657 *
1658 * @pipe should be %PIPE_A or %PIPE_B.
1659 *
1660 * Will wait until the pipe is actually running (i.e. first vblank) before
1661 * returning.
1662 */
040484af 1663static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
23538ef1 1664 bool pch_port, bool dsi)
b24e7179 1665{
702e7a56
PZ		 1666 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1667 pipe);
1a240d4d 1668 enum pipe pch_transcoder;
b24e7179
JB		 1669 int reg;
1670 u32 val;
1671
58c6eaa2
DV		 1672 assert_planes_disabled(dev_priv, pipe);
1673 assert_sprites_disabled(dev_priv, pipe);
1674
681e5811 1675 if (HAS_PCH_LPT(dev_priv->dev))
cc391bbb
PZ		 1676 pch_transcoder = TRANSCODER_A;
1677 else
1678 pch_transcoder = pipe;
1679
b24e7179
JB		 1680 /*
1681 * A pipe without a PLL won't actually be able to drive bits from
1682 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1683 * need the check.
1684 */
1685 if (!HAS_PCH_SPLIT(dev_priv->dev))
23538ef1
JN		 1686 if (dsi)
1687 assert_dsi_pll_enabled(dev_priv);
1688 else
1689 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1690 else {
1691 if (pch_port) {
1692 /* if driving the PCH, we need FDI enabled */
cc391bbb 1693 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
1a240d4d
DV		 1694 assert_fdi_tx_pll_enabled(dev_priv,
1695 (enum pipe) cpu_transcoder);
040484af
JB		 1696 }
1697 /* FIXME: assert CPU port conditions for SNB+ */
1698 }
b24e7179 1699
702e7a56 1700 reg = PIPECONF(cpu_transcoder);
b24e7179 1701 val = I915_READ(reg);
00d70b15
CW		 1702 if (val & PIPECONF_ENABLE)
1703 return;
1704
1705 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1706 intel_wait_for_vblank(dev_priv->dev, pipe);
1707}
1708
1709/**
309cfea8 1710 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1711 * @dev_priv: i915 private structure
1712 * @pipe: pipe to disable
1713 *
1714 * Disable @pipe, making sure that various hardware specific requirements
1715 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1716 *
1717 * @pipe should be %PIPE_A or %PIPE_B.
1718 *
1719 * Will wait until the pipe has shut down before returning.
1720 */
1721static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1722 enum pipe pipe)
1723{
702e7a56
PZ		 1724 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1725 pipe);
b24e7179
JB		 1726 int reg;
1727 u32 val;
1728
1729 /*
1730 * Make sure planes won't keep trying to pump pixels to us,
1731 * or we might hang the display.
1732 */
1733 assert_planes_disabled(dev_priv, pipe);
19332d7a 1734 assert_sprites_disabled(dev_priv, pipe);
b24e7179
JB		 1735
1736 /* Don't disable pipe A or pipe A PLLs if needed */
1737 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1738 return;
1739
702e7a56 1740 reg = PIPECONF(cpu_transcoder);
b24e7179 1741 val = I915_READ(reg);
00d70b15
CW		 1742 if ((val & PIPECONF_ENABLE) == 0)
1743 return;
1744
1745 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1746 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1747}
1748
d74362c9
KP		 1749/*
1750 * Plane regs are double buffered, going from enabled->disabled needs a
1751 * trigger in order to latch. The display address reg provides this.
1752 */
6f1d69b0 1753void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1754 enum plane plane)
1755{
14f86147
DL		 1756 if (dev_priv->info->gen >= 4)
1757 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1758 else
1759 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
d74362c9
KP		 1760}
1761
b24e7179
JB		 1762/**
1763 * intel_enable_plane - enable a display plane on a given pipe
1764 * @dev_priv: i915 private structure
1765 * @plane: plane to enable
1766 * @pipe: pipe being fed
1767 *
1768 * Enable @plane on @pipe, making sure that @pipe is running first.
1769 */
1770static void intel_enable_plane(struct drm_i915_private *dev_priv,
1771 enum plane plane, enum pipe pipe)
1772{
1773 int reg;
1774 u32 val;
1775
1776 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1777 assert_pipe_enabled(dev_priv, pipe);
1778
1779 reg = DSPCNTR(plane);
1780 val = I915_READ(reg);
00d70b15
CW		 1781 if (val & DISPLAY_PLANE_ENABLE)
1782 return;
1783
1784 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1785 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1786 intel_wait_for_vblank(dev_priv->dev, pipe);
1787}
1788
b24e7179
JB		 1789/**
1790 * intel_disable_plane - disable a display plane
1791 * @dev_priv: i915 private structure
1792 * @plane: plane to disable
1793 * @pipe: pipe consuming the data
1794 *
1795 * Disable @plane; should be an independent operation.
1796 */
1797static void intel_disable_plane(struct drm_i915_private *dev_priv,
1798 enum plane plane, enum pipe pipe)
1799{
1800 int reg;
1801 u32 val;
1802
1803 reg = DSPCNTR(plane);
1804 val = I915_READ(reg);
00d70b15
CW		 1805 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1806 return;
1807
1808 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1809 intel_flush_display_plane(dev_priv, plane);
1810 intel_wait_for_vblank(dev_priv->dev, pipe);
1811}
1812
693db184
CW		 1813static bool need_vtd_wa(struct drm_device *dev)
1814{
1815#ifdef CONFIG_INTEL_IOMMU
1816 if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped)
1817 return true;
1818#endif
1819 return false;
1820}
1821
127bd2ac 1822int
48b956c5 1823intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1824 struct drm_i915_gem_object *obj,
919926ae 1825 struct intel_ring_buffer *pipelined)
6b95a207 1826{
ce453d81 1827 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1828 u32 alignment;
1829 int ret;
1830
05394f39 1831 switch (obj->tiling_mode) {
6b95a207 1832 case I915_TILING_NONE:
534843da
CW		 1833 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1834 alignment = 128 * 1024;
a6c45cf0 1835 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1836 alignment = 4 * 1024;
1837 else
1838 alignment = 64 * 1024;
6b95a207
KH		 1839 break;
1840 case I915_TILING_X:
1841 /* pin() will align the object as required by fence */
1842 alignment = 0;
1843 break;
1844 case I915_TILING_Y:
8bb6e959
DV		 1845 /* Despite that we check this in framebuffer_init userspace can
1846 * screw us over and change the tiling after the fact. Only
1847 * pinned buffers can't change their tiling. */
1848 DRM_DEBUG_DRIVER("Y tiled not allowed for scan out buffers\n");
6b95a207
KH		 1849 return -EINVAL;
1850 default:
1851 BUG();
1852 }
1853
693db184
CW		 1854 /* Note that the w/a also requires 64 PTE of padding following the
1855 * bo. We currently fill all unused PTE with the shadow page and so
1856 * we should always have valid PTE following the scanout preventing
1857 * the VT-d warning.
1858 */
1859 if (need_vtd_wa(dev) && alignment < 256 * 1024)
1860 alignment = 256 * 1024;
1861
ce453d81 1862 dev_priv->mm.interruptible = false;
2da3b9b9 1863 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1864 if (ret)
ce453d81 1865 goto err_interruptible;
6b95a207
KH		 1866
1867 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1868 * fence, whereas 965+ only requires a fence if using
1869 * framebuffer compression. For simplicity, we always install
1870 * a fence as the cost is not that onerous.
1871 */
06d98131 1872 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1873 if (ret)
1874 goto err_unpin;
1690e1eb 1875
9a5a53b3 1876 i915_gem_object_pin_fence(obj);
6b95a207 1877
ce453d81 1878 dev_priv->mm.interruptible = true;
6b95a207 1879 return 0;
48b956c5
CW		 1880
1881err_unpin:
cc98b413 1882 i915_gem_object_unpin_from_display_plane(obj);
ce453d81
CW		 1883err_interruptible:
1884 dev_priv->mm.interruptible = true;
48b956c5 1885 return ret;
6b95a207
KH		 1886}
1887
1690e1eb
CW		 1888void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1889{
1890 i915_gem_object_unpin_fence(obj);
cc98b413 1891 i915_gem_object_unpin_from_display_plane(obj);
1690e1eb
CW		 1892}
1893
c2c75131
DV		 1894/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1895 * is assumed to be a power-of-two. */
bc752862
CW		 1896unsigned long intel_gen4_compute_page_offset(int *x, int *y,
1897 unsigned int tiling_mode,
1898 unsigned int cpp,
1899 unsigned int pitch)
c2c75131 1900{
bc752862
CW		 1901 if (tiling_mode != I915_TILING_NONE) {
1902 unsigned int tile_rows, tiles;
c2c75131 1903
bc752862
CW		 1904 tile_rows = *y / 8;
1905 *y %= 8;
c2c75131 1906
bc752862
CW		 1907 tiles = *x / (512/cpp);
1908 *x %= 512/cpp;
1909
1910 return tile_rows * pitch * 8 + tiles * 4096;
1911 } else {
1912 unsigned int offset;
1913
1914 offset = *y * pitch + *x * cpp;
1915 *y = 0;
1916 *x = (offset & 4095) / cpp;
1917 return offset & -4096;
1918 }
c2c75131
DV		 1919}
1920
17638cd6
JB		 1921static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
1922 int x, int y)
81255565
JB		 1923{
1924 struct drm_device *dev = crtc->dev;
1925 struct drm_i915_private *dev_priv = dev->dev_private;
1926 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1927 struct intel_framebuffer *intel_fb;
05394f39 1928 struct drm_i915_gem_object *obj;
81255565 1929 int plane = intel_crtc->plane;
e506a0c6 1930 unsigned long linear_offset;
81255565 1931 u32 dspcntr;
5eddb70b 1932 u32 reg;
81255565
JB		 1933
1934 switch (plane) {
1935 case 0:
1936 case 1:
1937 break;
1938 default:
84f44ce7 1939 DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane));
81255565
JB		 1940 return -EINVAL;
1941 }
1942
1943 intel_fb = to_intel_framebuffer(fb);
1944 obj = intel_fb->obj;
81255565 1945
5eddb70b
CW		 1946 reg = DSPCNTR(plane);
1947 dspcntr = I915_READ(reg);
81255565
JB		 1948 /* Mask out pixel format bits in case we change it */
1949 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 1950 switch (fb->pixel_format) {
1951 case DRM_FORMAT_C8:
81255565
JB		 1952 dspcntr |= DISPPLANE_8BPP;
1953 break;
57779d06
VS		 1954 case DRM_FORMAT_XRGB1555:
1955 case DRM_FORMAT_ARGB1555:
1956 dspcntr |= DISPPLANE_BGRX555;
81255565 1957 break;
57779d06
VS		 1958 case DRM_FORMAT_RGB565:
1959 dspcntr |= DISPPLANE_BGRX565;
1960 break;
1961 case DRM_FORMAT_XRGB8888:
1962 case DRM_FORMAT_ARGB8888:
1963 dspcntr |= DISPPLANE_BGRX888;
1964 break;
1965 case DRM_FORMAT_XBGR8888:
1966 case DRM_FORMAT_ABGR8888:
1967 dspcntr |= DISPPLANE_RGBX888;
1968 break;
1969 case DRM_FORMAT_XRGB2101010:
1970 case DRM_FORMAT_ARGB2101010:
1971 dspcntr |= DISPPLANE_BGRX101010;
1972 break;
1973 case DRM_FORMAT_XBGR2101010:
1974 case DRM_FORMAT_ABGR2101010:
1975 dspcntr |= DISPPLANE_RGBX101010;
81255565
JB		 1976 break;
1977 default:
baba133a 1978 BUG();
81255565 1979 }
57779d06 1980
a6c45cf0 1981 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 1982 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 1983 dspcntr |= DISPPLANE_TILED;
1984 else
1985 dspcntr &= ~DISPPLANE_TILED;
1986 }
1987
de1aa629
VS		 1988 if (IS_G4X(dev))
1989 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
1990
5eddb70b 1991 I915_WRITE(reg, dspcntr);
81255565 1992
e506a0c6 1993 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 1994
c2c75131
DV		 1995 if (INTEL_INFO(dev)->gen >= 4) {
1996 intel_crtc->dspaddr_offset =
bc752862
CW		 1997 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
1998 fb->bits_per_pixel / 8,
1999 fb->pitches[0]);
c2c75131
DV		 2000 linear_offset -= intel_crtc->dspaddr_offset;
2001 } else {
e506a0c6 2002 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2003 }
e506a0c6 2004
f343c5f6
BW		 2005 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2006 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2007 fb->pitches[0]);
01f2c773 2008 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2009 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131 2010 I915_MODIFY_DISPBASE(DSPSURF(plane),
f343c5f6 2011 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
5eddb70b 2012 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2013 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2014 } else
f343c5f6 2015 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);
5eddb70b 2016 POSTING_READ(reg);
81255565 2017
17638cd6
JB		 2018 return 0;
2019}
2020
2021static int ironlake_update_plane(struct drm_crtc *crtc,
2022 struct drm_framebuffer *fb, int x, int y)
2023{
2024 struct drm_device *dev = crtc->dev;
2025 struct drm_i915_private *dev_priv = dev->dev_private;
2026 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2027 struct intel_framebuffer *intel_fb;
2028 struct drm_i915_gem_object *obj;
2029 int plane = intel_crtc->plane;
e506a0c6 2030 unsigned long linear_offset;
17638cd6
JB		 2031 u32 dspcntr;
2032 u32 reg;
2033
2034 switch (plane) {
2035 case 0:
2036 case 1:
27f8227b 2037 case 2:
17638cd6
JB		 2038 break;
2039 default:
84f44ce7 2040 DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane));
17638cd6
JB		 2041 return -EINVAL;
2042 }
2043
2044 intel_fb = to_intel_framebuffer(fb);
2045 obj = intel_fb->obj;
2046
2047 reg = DSPCNTR(plane);
2048 dspcntr = I915_READ(reg);
2049 /* Mask out pixel format bits in case we change it */
2050 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 2051 switch (fb->pixel_format) {
2052 case DRM_FORMAT_C8:
17638cd6
JB		 2053 dspcntr |= DISPPLANE_8BPP;
2054 break;
57779d06
VS		 2055 case DRM_FORMAT_RGB565:
2056 dspcntr |= DISPPLANE_BGRX565;
17638cd6 2057 break;
57779d06
VS		 2058 case DRM_FORMAT_XRGB8888:
2059 case DRM_FORMAT_ARGB8888:
2060 dspcntr |= DISPPLANE_BGRX888;
2061 break;
2062 case DRM_FORMAT_XBGR8888:
2063 case DRM_FORMAT_ABGR8888:
2064 dspcntr |= DISPPLANE_RGBX888;
2065 break;
2066 case DRM_FORMAT_XRGB2101010:
2067 case DRM_FORMAT_ARGB2101010:
2068 dspcntr |= DISPPLANE_BGRX101010;
2069 break;
2070 case DRM_FORMAT_XBGR2101010:
2071 case DRM_FORMAT_ABGR2101010:
2072 dspcntr |= DISPPLANE_RGBX101010;
17638cd6
JB		 2073 break;
2074 default:
baba133a 2075 BUG();
17638cd6
JB		 2076 }
2077
2078 if (obj->tiling_mode != I915_TILING_NONE)
2079 dspcntr |= DISPPLANE_TILED;
2080 else
2081 dspcntr &= ~DISPPLANE_TILED;
2082
1f5d76db
PZ		 2083 if (IS_HASWELL(dev))
2084 dspcntr &= ~DISPPLANE_TRICKLE_FEED_DISABLE;
2085 else
2086 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
17638cd6
JB		 2087
2088 I915_WRITE(reg, dspcntr);
2089
e506a0c6 2090 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131 2091 intel_crtc->dspaddr_offset =
bc752862
CW		 2092 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2093 fb->bits_per_pixel / 8,
2094 fb->pitches[0]);
c2c75131 2095 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2096
f343c5f6
BW		 2097 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2098 i915_gem_obj_ggtt_offset(obj), linear_offset, x, y,
2099 fb->pitches[0]);
01f2c773 2100 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131 2101 I915_MODIFY_DISPBASE(DSPSURF(plane),
f343c5f6 2102 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
bc1c91eb
DL		 2103 if (IS_HASWELL(dev)) {
2104 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2105 } else {
2106 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2107 I915_WRITE(DSPLINOFF(plane), linear_offset);
2108 }
17638cd6
JB		 2109 POSTING_READ(reg);
2110
2111 return 0;
2112}
2113
2114/* Assume fb object is pinned & idle & fenced and just update base pointers */
2115static int
2116intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2117 int x, int y, enum mode_set_atomic state)
2118{
2119 struct drm_device *dev = crtc->dev;
2120 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2121
6b8e6ed0
CW		 2122 if (dev_priv->display.disable_fbc)
2123 dev_priv->display.disable_fbc(dev);
3dec0095 2124 intel_increase_pllclock(crtc);
81255565 2125
6b8e6ed0 2126 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2127}
2128
96a02917
VS		 2129void intel_display_handle_reset(struct drm_device *dev)
2130{
2131 struct drm_i915_private *dev_priv = dev->dev_private;
2132 struct drm_crtc *crtc;
2133
2134 /*
2135 * Flips in the rings have been nuked by the reset,
2136 * so complete all pending flips so that user space
2137 * will get its events and not get stuck.
2138 *
2139 * Also update the base address of all primary
2140 * planes to the the last fb to make sure we're
2141 * showing the correct fb after a reset.
2142 *
2143 * Need to make two loops over the crtcs so that we
2144 * don't try to grab a crtc mutex before the
2145 * pending_flip_queue really got woken up.
2146 */
2147
2148 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
2149 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2150 enum plane plane = intel_crtc->plane;
2151
2152 intel_prepare_page_flip(dev, plane);
2153 intel_finish_page_flip_plane(dev, plane);
2154 }
2155
2156 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
2157 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2158
2159 mutex_lock(&crtc->mutex);
2160 if (intel_crtc->active)
2161 dev_priv->display.update_plane(crtc, crtc->fb,
2162 crtc->x, crtc->y);
2163 mutex_unlock(&crtc->mutex);
2164 }
2165}
2166
14667a4b
CW		 2167static int
2168intel_finish_fb(struct drm_framebuffer *old_fb)
2169{
2170 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2171 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2172 bool was_interruptible = dev_priv->mm.interruptible;
2173 int ret;
2174
14667a4b
CW		 2175 /* Big Hammer, we also need to ensure that any pending
2176 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2177 * current scanout is retired before unpinning the old
2178 * framebuffer.
2179 *
2180 * This should only fail upon a hung GPU, in which case we
2181 * can safely continue.
2182 */
2183 dev_priv->mm.interruptible = false;
2184 ret = i915_gem_object_finish_gpu(obj);
2185 dev_priv->mm.interruptible = was_interruptible;
2186
2187 return ret;
2188}
2189
198598d0
VS		 2190static void intel_crtc_update_sarea_pos(struct drm_crtc *crtc, int x, int y)
2191{
2192 struct drm_device *dev = crtc->dev;
2193 struct drm_i915_master_private *master_priv;
2194 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2195
2196 if (!dev->primary->master)
2197 return;
2198
2199 master_priv = dev->primary->master->driver_priv;
2200 if (!master_priv->sarea_priv)
2201 return;
2202
2203 switch (intel_crtc->pipe) {
2204 case 0:
2205 master_priv->sarea_priv->pipeA_x = x;
2206 master_priv->sarea_priv->pipeA_y = y;
2207 break;
2208 case 1:
2209 master_priv->sarea_priv->pipeB_x = x;
2210 master_priv->sarea_priv->pipeB_y = y;
2211 break;
2212 default:
2213 break;
2214 }
2215}
2216
5c3b82e2 2217static int
3c4fdcfb 2218intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
94352cf9 2219 struct drm_framebuffer *fb)
79e53945
JB		 2220{
2221 struct drm_device *dev = crtc->dev;
6b8e6ed0 2222 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 2223 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
94352cf9 2224 struct drm_framebuffer *old_fb;
5c3b82e2 2225 int ret;
79e53945
JB		 2226
2227 /* no fb bound */
94352cf9 2228 if (!fb) {
a5071c2f 2229 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2230 return 0;
2231 }
2232
7eb552ae 2233 if (intel_crtc->plane > INTEL_INFO(dev)->num_pipes) {
84f44ce7
VS		 2234 DRM_ERROR("no plane for crtc: plane %c, num_pipes %d\n",
2235 plane_name(intel_crtc->plane),
2236 INTEL_INFO(dev)->num_pipes);
5c3b82e2 2237 return -EINVAL;
79e53945
JB		 2238 }
2239
5c3b82e2 2240 mutex_lock(&dev->struct_mutex);
265db958 2241 ret = intel_pin_and_fence_fb_obj(dev,
94352cf9 2242 to_intel_framebuffer(fb)->obj,
919926ae 2243 NULL);
5c3b82e2
CW		 2244 if (ret != 0) {
2245 mutex_unlock(&dev->struct_mutex);
a5071c2f 2246 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2247 return ret;
2248 }
79e53945 2249
4d6a3e63
JB		 2250 /* Update pipe size and adjust fitter if needed */
2251 if (i915_fastboot) {
2252 I915_WRITE(PIPESRC(intel_crtc->pipe),
2253 ((crtc->mode.hdisplay - 1) << 16) |
2254 (crtc->mode.vdisplay - 1));
2255 if (!intel_crtc->config.pch_pfit.size &&
2256 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
2257 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
2258 I915_WRITE(PF_CTL(intel_crtc->pipe), 0);
2259 I915_WRITE(PF_WIN_POS(intel_crtc->pipe), 0);
2260 I915_WRITE(PF_WIN_SZ(intel_crtc->pipe), 0);
2261 }
2262 }
2263
94352cf9 2264 ret = dev_priv->display.update_plane(crtc, fb, x, y);
4e6cfefc 2265 if (ret) {
94352cf9 2266 intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj);
5c3b82e2 2267 mutex_unlock(&dev->struct_mutex);
a5071c2f 2268 DRM_ERROR("failed to update base address\n");
4e6cfefc 2269 return ret;
79e53945 2270 }
3c4fdcfb 2271
94352cf9
DV		 2272 old_fb = crtc->fb;
2273 crtc->fb = fb;
6c4c86f5
DV		 2274 crtc->x = x;
2275 crtc->y = y;
94352cf9 2276
b7f1de28 2277 if (old_fb) {
d7697eea
DV		 2278 if (intel_crtc->active && old_fb != fb)
2279 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2280 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2281 }
652c393a 2282
6b8e6ed0 2283 intel_update_fbc(dev);
4906557e 2284 intel_edp_psr_update(dev);
5c3b82e2 2285 mutex_unlock(&dev->struct_mutex);
79e53945 2286
198598d0 2287 intel_crtc_update_sarea_pos(crtc, x, y);
5c3b82e2
CW		 2288
2289 return 0;
79e53945
JB		 2290}
2291
5e84e1a4
ZW		 2292static void intel_fdi_normal_train(struct drm_crtc *crtc)
2293{
2294 struct drm_device *dev = crtc->dev;
2295 struct drm_i915_private *dev_priv = dev->dev_private;
2296 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2297 int pipe = intel_crtc->pipe;
2298 u32 reg, temp;
2299
2300 /* enable normal train */
2301 reg = FDI_TX_CTL(pipe);
2302 temp = I915_READ(reg);
61e499bf 2303 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2304 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2305 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2306 } else {
2307 temp &= ~FDI_LINK_TRAIN_NONE;
2308 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2309 }
5e84e1a4
ZW		 2310 I915_WRITE(reg, temp);
2311
2312 reg = FDI_RX_CTL(pipe);
2313 temp = I915_READ(reg);
2314 if (HAS_PCH_CPT(dev)) {
2315 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2316 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2317 } else {
2318 temp &= ~FDI_LINK_TRAIN_NONE;
2319 temp |= FDI_LINK_TRAIN_NONE;
2320 }
2321 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2322
2323 /* wait one idle pattern time */
2324 POSTING_READ(reg);
2325 udelay(1000);
357555c0
JB		 2326
2327 /* IVB wants error correction enabled */
2328 if (IS_IVYBRIDGE(dev))
2329 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2330 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2331}
2332
1e833f40
DV		 2333static bool pipe_has_enabled_pch(struct intel_crtc *intel_crtc)
2334{
2335 return intel_crtc->base.enabled && intel_crtc->config.has_pch_encoder;
2336}
2337
01a415fd
DV		 2338static void ivb_modeset_global_resources(struct drm_device *dev)
2339{
2340 struct drm_i915_private *dev_priv = dev->dev_private;
2341 struct intel_crtc *pipe_B_crtc =
2342 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
2343 struct intel_crtc *pipe_C_crtc =
2344 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
2345 uint32_t temp;
2346
1e833f40
DV		 2347 /*
2348 * When everything is off disable fdi C so that we could enable fdi B
2349 * with all lanes. Note that we don't care about enabled pipes without
2350 * an enabled pch encoder.
2351 */
2352 if (!pipe_has_enabled_pch(pipe_B_crtc) &&
2353 !pipe_has_enabled_pch(pipe_C_crtc)) {
01a415fd
DV		 2354 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
2355 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
2356
2357 temp = I915_READ(SOUTH_CHICKEN1);
2358 temp &= ~FDI_BC_BIFURCATION_SELECT;
2359 DRM_DEBUG_KMS("disabling fdi C rx\n");
2360 I915_WRITE(SOUTH_CHICKEN1, temp);
2361 }
2362}
2363
8db9d77b
ZW		 2364/* The FDI link training functions for ILK/Ibexpeak. */
2365static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2366{
2367 struct drm_device *dev = crtc->dev;
2368 struct drm_i915_private *dev_priv = dev->dev_private;
2369 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2370 int pipe = intel_crtc->pipe;
0fc932b8 2371 int plane = intel_crtc->plane;
5eddb70b 2372 u32 reg, temp, tries;
8db9d77b 2373
0fc932b8
JB		 2374 /* FDI needs bits from pipe & plane first */
2375 assert_pipe_enabled(dev_priv, pipe);
2376 assert_plane_enabled(dev_priv, plane);
2377
e1a44743
AJ		 2378 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2379 for train result */
5eddb70b
CW		 2380 reg = FDI_RX_IMR(pipe);
2381 temp = I915_READ(reg);
e1a44743
AJ		 2382 temp &= ~FDI_RX_SYMBOL_LOCK;
2383 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2384 I915_WRITE(reg, temp);
2385 I915_READ(reg);
e1a44743
AJ		 2386 udelay(150);
2387
8db9d77b 2388 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2389 reg = FDI_TX_CTL(pipe);
2390 temp = I915_READ(reg);
627eb5a3
DV		 2391 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2392 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
8db9d77b
ZW		 2393 temp &= ~FDI_LINK_TRAIN_NONE;
2394 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2395 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2396
5eddb70b
CW		 2397 reg = FDI_RX_CTL(pipe);
2398 temp = I915_READ(reg);
8db9d77b
ZW		 2399 temp &= ~FDI_LINK_TRAIN_NONE;
2400 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2401 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2402
2403 POSTING_READ(reg);
8db9d77b
ZW		 2404 udelay(150);
2405
5b2adf89 2406 /* Ironlake workaround, enable clock pointer after FDI enable*/
8f5718a6
DV		 2407 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2408 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2409 FDI_RX_PHASE_SYNC_POINTER_EN);
5b2adf89 2410
5eddb70b 2411 reg = FDI_RX_IIR(pipe);
e1a44743 2412 for (tries = 0; tries < 5; tries++) {
5eddb70b 2413 temp = I915_READ(reg);
8db9d77b
ZW		 2414 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2415
2416 if ((temp & FDI_RX_BIT_LOCK)) {
2417 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2418 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2419 break;
2420 }
8db9d77b 2421 }
e1a44743 2422 if (tries == 5)
5eddb70b 2423 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2424
2425 /* Train 2 */
5eddb70b
CW		 2426 reg = FDI_TX_CTL(pipe);
2427 temp = I915_READ(reg);
8db9d77b
ZW		 2428 temp &= ~FDI_LINK_TRAIN_NONE;
2429 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2430 I915_WRITE(reg, temp);
8db9d77b 2431
5eddb70b
CW		 2432 reg = FDI_RX_CTL(pipe);
2433 temp = I915_READ(reg);
8db9d77b
ZW		 2434 temp &= ~FDI_LINK_TRAIN_NONE;
2435 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2436 I915_WRITE(reg, temp);
8db9d77b 2437
5eddb70b
CW		 2438 POSTING_READ(reg);
2439 udelay(150);
8db9d77b 2440
5eddb70b 2441 reg = FDI_RX_IIR(pipe);
e1a44743 2442 for (tries = 0; tries < 5; tries++) {
5eddb70b 2443 temp = I915_READ(reg);
8db9d77b
ZW		 2444 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2445
2446 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2447 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2448 DRM_DEBUG_KMS("FDI train 2 done.\n");
2449 break;
2450 }
8db9d77b 2451 }
e1a44743 2452 if (tries == 5)
5eddb70b 2453 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2454
2455 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2456
8db9d77b
ZW		 2457}
2458
0206e353 2459static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2460 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2461 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2462 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2463 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2464};
2465
2466/* The FDI link training functions for SNB/Cougarpoint. */
2467static void gen6_fdi_link_train(struct drm_crtc *crtc)
2468{
2469 struct drm_device *dev = crtc->dev;
2470 struct drm_i915_private *dev_priv = dev->dev_private;
2471 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2472 int pipe = intel_crtc->pipe;
fa37d39e 2473 u32 reg, temp, i, retry;
8db9d77b 2474
e1a44743
AJ		 2475 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2476 for train result */
5eddb70b
CW		 2477 reg = FDI_RX_IMR(pipe);
2478 temp = I915_READ(reg);
e1a44743
AJ		 2479 temp &= ~FDI_RX_SYMBOL_LOCK;
2480 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2481 I915_WRITE(reg, temp);
2482
2483 POSTING_READ(reg);
e1a44743
AJ		 2484 udelay(150);
2485
8db9d77b 2486 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2487 reg = FDI_TX_CTL(pipe);
2488 temp = I915_READ(reg);
627eb5a3
DV		 2489 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2490 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
8db9d77b
ZW		 2491 temp &= ~FDI_LINK_TRAIN_NONE;
2492 temp |= FDI_LINK_TRAIN_PATTERN_1;
2493 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2494 /* SNB-B */
2495 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2496 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2497
d74cf324
DV		 2498 I915_WRITE(FDI_RX_MISC(pipe),
2499 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2500
5eddb70b
CW		 2501 reg = FDI_RX_CTL(pipe);
2502 temp = I915_READ(reg);
8db9d77b
ZW		 2503 if (HAS_PCH_CPT(dev)) {
2504 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2505 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2506 } else {
2507 temp &= ~FDI_LINK_TRAIN_NONE;
2508 temp |= FDI_LINK_TRAIN_PATTERN_1;
2509 }
5eddb70b
CW		 2510 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2511
2512 POSTING_READ(reg);
8db9d77b
ZW		 2513 udelay(150);
2514
0206e353 2515 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2516 reg = FDI_TX_CTL(pipe);
2517 temp = I915_READ(reg);
8db9d77b
ZW		 2518 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2519 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2520 I915_WRITE(reg, temp);
2521
2522 POSTING_READ(reg);
8db9d77b
ZW		 2523 udelay(500);
2524
fa37d39e
SP		 2525 for (retry = 0; retry < 5; retry++) {
2526 reg = FDI_RX_IIR(pipe);
2527 temp = I915_READ(reg);
2528 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2529 if (temp & FDI_RX_BIT_LOCK) {
2530 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2531 DRM_DEBUG_KMS("FDI train 1 done.\n");
2532 break;
2533 }
2534 udelay(50);
8db9d77b 2535 }
fa37d39e
SP		 2536 if (retry < 5)
2537 break;
8db9d77b
ZW		 2538 }
2539 if (i == 4)
5eddb70b 2540 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2541
2542 /* Train 2 */
5eddb70b
CW		 2543 reg = FDI_TX_CTL(pipe);
2544 temp = I915_READ(reg);
8db9d77b
ZW		 2545 temp &= ~FDI_LINK_TRAIN_NONE;
2546 temp |= FDI_LINK_TRAIN_PATTERN_2;
2547 if (IS_GEN6(dev)) {
2548 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2549 /* SNB-B */
2550 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2551 }
5eddb70b 2552 I915_WRITE(reg, temp);
8db9d77b 2553
5eddb70b
CW		 2554 reg = FDI_RX_CTL(pipe);
2555 temp = I915_READ(reg);
8db9d77b
ZW		 2556 if (HAS_PCH_CPT(dev)) {
2557 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2558 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2559 } else {
2560 temp &= ~FDI_LINK_TRAIN_NONE;
2561 temp |= FDI_LINK_TRAIN_PATTERN_2;
2562 }
5eddb70b
CW		 2563 I915_WRITE(reg, temp);
2564
2565 POSTING_READ(reg);
8db9d77b
ZW		 2566 udelay(150);
2567
0206e353 2568 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2569 reg = FDI_TX_CTL(pipe);
2570 temp = I915_READ(reg);
8db9d77b
ZW		 2571 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2572 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2573 I915_WRITE(reg, temp);
2574
2575 POSTING_READ(reg);
8db9d77b
ZW		 2576 udelay(500);
2577
fa37d39e
SP		 2578 for (retry = 0; retry < 5; retry++) {
2579 reg = FDI_RX_IIR(pipe);
2580 temp = I915_READ(reg);
2581 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2582 if (temp & FDI_RX_SYMBOL_LOCK) {
2583 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2584 DRM_DEBUG_KMS("FDI train 2 done.\n");
2585 break;
2586 }
2587 udelay(50);
8db9d77b 2588 }
fa37d39e
SP		 2589 if (retry < 5)
2590 break;
8db9d77b
ZW		 2591 }
2592 if (i == 4)
5eddb70b 2593 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2594
2595 DRM_DEBUG_KMS("FDI train done.\n");
2596}
2597
357555c0
JB		 2598/* Manual link training for Ivy Bridge A0 parts */
2599static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2600{
2601 struct drm_device *dev = crtc->dev;
2602 struct drm_i915_private *dev_priv = dev->dev_private;
2603 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2604 int pipe = intel_crtc->pipe;
139ccd3f 2605 u32 reg, temp, i, j;
357555c0
JB		 2606
2607 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2608 for train result */
2609 reg = FDI_RX_IMR(pipe);
2610 temp = I915_READ(reg);
2611 temp &= ~FDI_RX_SYMBOL_LOCK;
2612 temp &= ~FDI_RX_BIT_LOCK;
2613 I915_WRITE(reg, temp);
2614
2615 POSTING_READ(reg);
2616 udelay(150);
2617
01a415fd
DV		 2618 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
2619 I915_READ(FDI_RX_IIR(pipe)));
2620
139ccd3f
JB		 2621 /* Try each vswing and preemphasis setting twice before moving on */
2622 for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {
2623 /* disable first in case we need to retry */
2624 reg = FDI_TX_CTL(pipe);
2625 temp = I915_READ(reg);
2626 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2627 temp &= ~FDI_TX_ENABLE;
2628 I915_WRITE(reg, temp);
357555c0 2629
139ccd3f
JB		 2630 reg = FDI_RX_CTL(pipe);
2631 temp = I915_READ(reg);
2632 temp &= ~FDI_LINK_TRAIN_AUTO;
2633 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2634 temp &= ~FDI_RX_ENABLE;
2635 I915_WRITE(reg, temp);
357555c0 2636
139ccd3f 2637 /* enable CPU FDI TX and PCH FDI RX */
357555c0
JB		 2638 reg = FDI_TX_CTL(pipe);
2639 temp = I915_READ(reg);
139ccd3f
JB		 2640 temp &= ~FDI_DP_PORT_WIDTH_MASK;
2641 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
2642 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
357555c0 2643 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
139ccd3f
JB		 2644 temp |= snb_b_fdi_train_param[j/2];
2645 temp |= FDI_COMPOSITE_SYNC;
2646 I915_WRITE(reg, temp | FDI_TX_ENABLE);
357555c0 2647
139ccd3f
JB		 2648 I915_WRITE(FDI_RX_MISC(pipe),
2649 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
357555c0 2650
139ccd3f 2651 reg = FDI_RX_CTL(pipe);
357555c0 2652 temp = I915_READ(reg);
139ccd3f
JB		 2653 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2654 temp |= FDI_COMPOSITE_SYNC;
2655 I915_WRITE(reg, temp | FDI_RX_ENABLE);
357555c0 2656
139ccd3f
JB		 2657 POSTING_READ(reg);
2658 udelay(1); /* should be 0.5us */
357555c0 2659
139ccd3f
JB		 2660 for (i = 0; i < 4; i++) {
2661 reg = FDI_RX_IIR(pipe);
2662 temp = I915_READ(reg);
2663 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
357555c0 2664
139ccd3f
JB		 2665 if (temp & FDI_RX_BIT_LOCK ||
2666 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2667 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2668 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
2669 i);
2670 break;
2671 }
2672 udelay(1); /* should be 0.5us */
2673 }
2674 if (i == 4) {
2675 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2);
2676 continue;
2677 }
357555c0 2678
139ccd3f 2679 /* Train 2 */
357555c0
JB		 2680 reg = FDI_TX_CTL(pipe);
2681 temp = I915_READ(reg);
139ccd3f
JB		 2682 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2683 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2684 I915_WRITE(reg, temp);
2685
2686 reg = FDI_RX_CTL(pipe);
2687 temp = I915_READ(reg);
2688 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2689 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
357555c0
JB		 2690 I915_WRITE(reg, temp);
2691
2692 POSTING_READ(reg);
139ccd3f 2693 udelay(2); /* should be 1.5us */
357555c0 2694
139ccd3f
JB		 2695 for (i = 0; i < 4; i++) {
2696 reg = FDI_RX_IIR(pipe);
2697 temp = I915_READ(reg);
2698 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
357555c0 2699
139ccd3f
JB		 2700 if (temp & FDI_RX_SYMBOL_LOCK ||
2701 (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) {
2702 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2703 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
2704 i);
2705 goto train_done;
2706 }
2707 udelay(2); /* should be 1.5us */
357555c0 2708 }
139ccd3f
JB		 2709 if (i == 4)
2710 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2);
357555c0 2711 }
357555c0 2712
139ccd3f 2713train_done:
357555c0
JB		 2714 DRM_DEBUG_KMS("FDI train done.\n");
2715}
2716
88cefb6c 2717static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2718{
88cefb6c 2719 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2720 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2721 int pipe = intel_crtc->pipe;
5eddb70b 2722 u32 reg, temp;
79e53945 2723
c64e311e 2724
c98e9dcf 2725 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2726 reg = FDI_RX_CTL(pipe);
2727 temp = I915_READ(reg);
627eb5a3
DV		 2728 temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16));
2729 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes);
dfd07d72 2730 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
5eddb70b
CW		 2731 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2732
2733 POSTING_READ(reg);
c98e9dcf
JB		 2734 udelay(200);
2735
2736 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2737 temp = I915_READ(reg);
2738 I915_WRITE(reg, temp | FDI_PCDCLK);
2739
2740 POSTING_READ(reg);
c98e9dcf
JB		 2741 udelay(200);
2742
20749730
PZ		 2743 /* Enable CPU FDI TX PLL, always on for Ironlake */
2744 reg = FDI_TX_CTL(pipe);
2745 temp = I915_READ(reg);
2746 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2747 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2748
20749730
PZ		 2749 POSTING_READ(reg);
2750 udelay(100);
6be4a607 2751 }
0e23b99d
JB		 2752}
2753
88cefb6c
DV		 2754static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2755{
2756 struct drm_device *dev = intel_crtc->base.dev;
2757 struct drm_i915_private *dev_priv = dev->dev_private;
2758 int pipe = intel_crtc->pipe;
2759 u32 reg, temp;
2760
2761 /* Switch from PCDclk to Rawclk */
2762 reg = FDI_RX_CTL(pipe);
2763 temp = I915_READ(reg);
2764 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2765
2766 /* Disable CPU FDI TX PLL */
2767 reg = FDI_TX_CTL(pipe);
2768 temp = I915_READ(reg);
2769 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2770
2771 POSTING_READ(reg);
2772 udelay(100);
2773
2774 reg = FDI_RX_CTL(pipe);
2775 temp = I915_READ(reg);
2776 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2777
2778 /* Wait for the clocks to turn off. */
2779 POSTING_READ(reg);
2780 udelay(100);
2781}
2782
0fc932b8
JB		 2783static void ironlake_fdi_disable(struct drm_crtc *crtc)
2784{
2785 struct drm_device *dev = crtc->dev;
2786 struct drm_i915_private *dev_priv = dev->dev_private;
2787 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2788 int pipe = intel_crtc->pipe;
2789 u32 reg, temp;
2790
2791 /* disable CPU FDI tx and PCH FDI rx */
2792 reg = FDI_TX_CTL(pipe);
2793 temp = I915_READ(reg);
2794 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2795 POSTING_READ(reg);
2796
2797 reg = FDI_RX_CTL(pipe);
2798 temp = I915_READ(reg);
2799 temp &= ~(0x7 << 16);
dfd07d72 2800 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 2801 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2802
2803 POSTING_READ(reg);
2804 udelay(100);
2805
2806 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2807 if (HAS_PCH_IBX(dev)) {
2808 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
6f06ce18 2809 }
0fc932b8
JB		 2810
2811 /* still set train pattern 1 */
2812 reg = FDI_TX_CTL(pipe);
2813 temp = I915_READ(reg);
2814 temp &= ~FDI_LINK_TRAIN_NONE;
2815 temp |= FDI_LINK_TRAIN_PATTERN_1;
2816 I915_WRITE(reg, temp);
2817
2818 reg = FDI_RX_CTL(pipe);
2819 temp = I915_READ(reg);
2820 if (HAS_PCH_CPT(dev)) {
2821 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2822 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2823 } else {
2824 temp &= ~FDI_LINK_TRAIN_NONE;
2825 temp |= FDI_LINK_TRAIN_PATTERN_1;
2826 }
2827 /* BPC in FDI rx is consistent with that in PIPECONF */
2828 temp &= ~(0x07 << 16);
dfd07d72 2829 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 2830 I915_WRITE(reg, temp);
2831
2832 POSTING_READ(reg);
2833 udelay(100);
2834}
2835
5bb61643
CW		 2836static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2837{
2838 struct drm_device *dev = crtc->dev;
2839 struct drm_i915_private *dev_priv = dev->dev_private;
10d83730 2840 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5bb61643
CW		 2841 unsigned long flags;
2842 bool pending;
2843
10d83730
VS		 2844 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
2845 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
5bb61643
CW		 2846 return false;
2847
2848 spin_lock_irqsave(&dev->event_lock, flags);
2849 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2850 spin_unlock_irqrestore(&dev->event_lock, flags);
2851
2852 return pending;
2853}
2854
e6c3a2a6
CW		 2855static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2856{
0f91128d 2857 struct drm_device *dev = crtc->dev;
5bb61643 2858 struct drm_i915_private *dev_priv = dev->dev_private;
e6c3a2a6
CW		 2859
2860 if (crtc->fb == NULL)
2861 return;
2862
2c10d571
DV		 2863 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
2864
5bb61643
CW		 2865 wait_event(dev_priv->pending_flip_queue,
2866 !intel_crtc_has_pending_flip(crtc));
2867
0f91128d
CW		 2868 mutex_lock(&dev->struct_mutex);
2869 intel_finish_fb(crtc->fb);
2870 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2871}
2872
e615efe4
ED		 2873/* Program iCLKIP clock to the desired frequency */
2874static void lpt_program_iclkip(struct drm_crtc *crtc)
2875{
2876 struct drm_device *dev = crtc->dev;
2877 struct drm_i915_private *dev_priv = dev->dev_private;
2878 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2879 u32 temp;
2880
09153000
DV		 2881 mutex_lock(&dev_priv->dpio_lock);
2882
e615efe4
ED		 2883 /* It is necessary to ungate the pixclk gate prior to programming
2884 * the divisors, and gate it back when it is done.
2885 */
2886 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2887
2888 /* Disable SSCCTL */
2889 intel_sbi_write(dev_priv, SBI_SSCCTL6,
988d6ee8
PZ		 2890 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
2891 SBI_SSCCTL_DISABLE,
2892 SBI_ICLK);
e615efe4
ED		 2893
2894 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2895 if (crtc->mode.clock == 20000) {
2896 auxdiv = 1;
2897 divsel = 0x41;
2898 phaseinc = 0x20;
2899 } else {
2900 /* The iCLK virtual clock root frequency is in MHz,
2901 * but the crtc->mode.clock in in KHz. To get the divisors,
2902 * it is necessary to divide one by another, so we
2903 * convert the virtual clock precision to KHz here for higher
2904 * precision.
2905 */
2906 u32 iclk_virtual_root_freq = 172800 * 1000;
2907 u32 iclk_pi_range = 64;
2908 u32 desired_divisor, msb_divisor_value, pi_value;
2909
2910 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2911 msb_divisor_value = desired_divisor / iclk_pi_range;
2912 pi_value = desired_divisor % iclk_pi_range;
2913
2914 auxdiv = 0;
2915 divsel = msb_divisor_value - 2;
2916 phaseinc = pi_value;
2917 }
2918
2919 /* This should not happen with any sane values */
2920 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2921 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2922 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2923 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2924
2925 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2926 crtc->mode.clock,
2927 auxdiv,
2928 divsel,
2929 phasedir,
2930 phaseinc);
2931
2932 /* Program SSCDIVINTPHASE6 */
988d6ee8 2933 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
e615efe4
ED		 2934 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
2935 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
2936 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
2937 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
2938 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
2939 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
988d6ee8 2940 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
e615efe4
ED		 2941
2942 /* Program SSCAUXDIV */
988d6ee8 2943 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
e615efe4
ED		 2944 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2945 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
988d6ee8 2946 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
e615efe4
ED		 2947
2948 /* Enable modulator and associated divider */
988d6ee8 2949 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
e615efe4 2950 temp &= ~SBI_SSCCTL_DISABLE;
988d6ee8 2951 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
e615efe4
ED		 2952
2953 /* Wait for initialization time */
2954 udelay(24);
2955
2956 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
09153000
DV		 2957
2958 mutex_unlock(&dev_priv->dpio_lock);
e615efe4
ED		 2959}
2960
275f01b2
DV		 2961static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,
2962 enum pipe pch_transcoder)
2963{
2964 struct drm_device *dev = crtc->base.dev;
2965 struct drm_i915_private *dev_priv = dev->dev_private;
2966 enum transcoder cpu_transcoder = crtc->config.cpu_transcoder;
2967
2968 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),
2969 I915_READ(HTOTAL(cpu_transcoder)));
2970 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),
2971 I915_READ(HBLANK(cpu_transcoder)));
2972 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),
2973 I915_READ(HSYNC(cpu_transcoder)));
2974
2975 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),
2976 I915_READ(VTOTAL(cpu_transcoder)));
2977 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),
2978 I915_READ(VBLANK(cpu_transcoder)));
2979 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),
2980 I915_READ(VSYNC(cpu_transcoder)));
2981 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),
2982 I915_READ(VSYNCSHIFT(cpu_transcoder)));
2983}
2984
f67a559d
JB		 2985/*
2986 * Enable PCH resources required for PCH ports:
2987 * - PCH PLLs
2988 * - FDI training & RX/TX
2989 * - update transcoder timings
2990 * - DP transcoding bits
2991 * - transcoder
2992 */
2993static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 2994{
2995 struct drm_device *dev = crtc->dev;
2996 struct drm_i915_private *dev_priv = dev->dev_private;
2997 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2998 int pipe = intel_crtc->pipe;
ee7b9f93 2999 u32 reg, temp;
2c07245f 3000
ab9412ba 3001 assert_pch_transcoder_disabled(dev_priv, pipe);
e7e164db 3002
cd986abb
DV		 3003 /* Write the TU size bits before fdi link training, so that error
3004 * detection works. */
3005 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3006 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3007
c98e9dcf 3008 /* For PCH output, training FDI link */
674cf967 3009 dev_priv->display.fdi_link_train(crtc);
2c07245f 3010
3ad8a208
DV		 3011 /* We need to program the right clock selection before writing the pixel
3012 * mutliplier into the DPLL. */
303b81e0 3013 if (HAS_PCH_CPT(dev)) {
ee7b9f93 3014 u32 sel;
4b645f14 3015
c98e9dcf 3016 temp = I915_READ(PCH_DPLL_SEL);
11887397
DV		 3017 temp |= TRANS_DPLL_ENABLE(pipe);
3018 sel = TRANS_DPLLB_SEL(pipe);
a43f6e0f 3019 if (intel_crtc->config.shared_dpll == DPLL_ID_PCH_PLL_B)
ee7b9f93
JB		 3020 temp |= sel;
3021 else
3022 temp &= ~sel;
c98e9dcf 3023 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3024 }
5eddb70b 3025
3ad8a208
DV		 3026 /* XXX: pch pll's can be enabled any time before we enable the PCH
3027 * transcoder, and we actually should do this to not upset any PCH
3028 * transcoder that already use the clock when we share it.
3029 *
3030 * Note that enable_shared_dpll tries to do the right thing, but
3031 * get_shared_dpll unconditionally resets the pll - we need that to have
3032 * the right LVDS enable sequence. */
3033 ironlake_enable_shared_dpll(intel_crtc);
3034
d9b6cb56
JB		 3035 /* set transcoder timing, panel must allow it */
3036 assert_panel_unlocked(dev_priv, pipe);
275f01b2 3037 ironlake_pch_transcoder_set_timings(intel_crtc, pipe);
8db9d77b 3038
303b81e0 3039 intel_fdi_normal_train(crtc);
5e84e1a4 3040
c98e9dcf
JB		 3041 /* For PCH DP, enable TRANS_DP_CTL */
3042 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3043 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3044 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
dfd07d72 3045 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
5eddb70b
CW		 3046 reg = TRANS_DP_CTL(pipe);
3047 temp = I915_READ(reg);
3048 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3049 TRANS_DP_SYNC_MASK |
3050 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3051 temp |= (TRANS_DP_OUTPUT_ENABLE |
3052 TRANS_DP_ENH_FRAMING);
9325c9f0 3053 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3054
3055 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3056 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3057 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3058 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3059
3060 switch (intel_trans_dp_port_sel(crtc)) {
3061 case PCH_DP_B:
5eddb70b 3062 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3063 break;
3064 case PCH_DP_C:
5eddb70b 3065 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3066 break;
3067 case PCH_DP_D:
5eddb70b 3068 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3069 break;
3070 default:
e95d41e1 3071 BUG();
32f9d658 3072 }
2c07245f 3073
5eddb70b 3074 I915_WRITE(reg, temp);
6be4a607 3075 }
b52eb4dc 3076
b8a4f404 3077 ironlake_enable_pch_transcoder(dev_priv, pipe);
f67a559d
JB		 3078}
3079
1507e5bd
PZ		 3080static void lpt_pch_enable(struct drm_crtc *crtc)
3081{
3082 struct drm_device *dev = crtc->dev;
3083 struct drm_i915_private *dev_priv = dev->dev_private;
3084 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3b117c8f 3085 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
1507e5bd 3086
ab9412ba 3087 assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);
1507e5bd 3088
8c52b5e8 3089 lpt_program_iclkip(crtc);
1507e5bd 3090
0540e488 3091 /* Set transcoder timing. */
275f01b2 3092 ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);
1507e5bd 3093
937bb610 3094 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
f67a559d
JB		 3095}
3096
e2b78267 3097static void intel_put_shared_dpll(struct intel_crtc *crtc)
ee7b9f93 3098{
e2b78267 3099 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
ee7b9f93
JB		 3100
3101 if (pll == NULL)
3102 return;
3103
3104 if (pll->refcount == 0) {
46edb027 3105 WARN(1, "bad %s refcount\n", pll->name);
ee7b9f93
JB		 3106 return;
3107 }
3108
f4a091c7
DV		 3109 if (--pll->refcount == 0) {
3110 WARN_ON(pll->on);
3111 WARN_ON(pll->active);
3112 }
3113
a43f6e0f 3114 crtc->config.shared_dpll = DPLL_ID_PRIVATE;
ee7b9f93
JB		 3115}
3116
b89a1d39 3117static struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc)
ee7b9f93 3118{
e2b78267
DV		 3119 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
3120 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
3121 enum intel_dpll_id i;
ee7b9f93 3122
ee7b9f93 3123 if (pll) {
46edb027
DV		 3124 DRM_DEBUG_KMS("CRTC:%d dropping existing %s\n",
3125 crtc->base.base.id, pll->name);
e2b78267 3126 intel_put_shared_dpll(crtc);
ee7b9f93
JB		 3127 }
3128
98b6bd99
DV		 3129 if (HAS_PCH_IBX(dev_priv->dev)) {
3130 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
d94ab068 3131 i = (enum intel_dpll_id) crtc->pipe;
e72f9fbf 3132 pll = &dev_priv->shared_dplls[i];
98b6bd99 3133
46edb027
DV		 3134 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
3135 crtc->base.base.id, pll->name);
98b6bd99
DV		 3136
3137 goto found;
3138 }
3139
e72f9fbf
DV		 3140 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3141 pll = &dev_priv->shared_dplls[i];
ee7b9f93
JB		 3142
3143 /* Only want to check enabled timings first */
3144 if (pll->refcount == 0)
3145 continue;
3146
b89a1d39
DV		 3147 if (memcmp(&crtc->config.dpll_hw_state, &pll->hw_state,
3148 sizeof(pll->hw_state)) == 0) {
46edb027 3149 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (refcount %d, ative %d)\n",
e2b78267 3150 crtc->base.base.id,
46edb027 3151 pll->name, pll->refcount, pll->active);
ee7b9f93
JB		 3152
3153 goto found;
3154 }
3155 }
3156
3157 /* Ok no matching timings, maybe there's a free one? */
e72f9fbf
DV		 3158 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
3159 pll = &dev_priv->shared_dplls[i];
ee7b9f93 3160 if (pll->refcount == 0) {
46edb027
DV		 3161 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
3162 crtc->base.base.id, pll->name);
ee7b9f93
JB		 3163 goto found;
3164 }
3165 }
3166
3167 return NULL;
3168
3169found:
a43f6e0f 3170 crtc->config.shared_dpll = i;
46edb027
DV		 3171 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
3172 pipe_name(crtc->pipe));
ee7b9f93 3173
cdbd2316 3174 if (pll->active == 0) {
66e985c0
DV		 3175 memcpy(&pll->hw_state, &crtc->config.dpll_hw_state,
3176 sizeof(pll->hw_state));
3177
46edb027 3178 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
cdbd2316 3179 WARN_ON(pll->on);
e9d6944e 3180 assert_shared_dpll_disabled(dev_priv, pll);
ee7b9f93 3181
15bdd4cf 3182 pll->mode_set(dev_priv, pll);
cdbd2316
DV		 3183 }
3184 pll->refcount++;
e04c7350 3185
ee7b9f93
JB		 3186 return pll;
3187}
3188
a1520318 3189static void cpt_verify_modeset(struct drm_device *dev, int pipe)
d4270e57
JB		 3190{
3191 struct drm_i915_private *dev_priv = dev->dev_private;
23670b32 3192 int dslreg = PIPEDSL(pipe);
d4270e57
JB		 3193 u32 temp;
3194
3195 temp = I915_READ(dslreg);
3196 udelay(500);
3197 if (wait_for(I915_READ(dslreg) != temp, 5)) {
d4270e57 3198 if (wait_for(I915_READ(dslreg) != temp, 5))
84f44ce7 3199 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe));
d4270e57
JB		 3200 }
3201}
3202
b074cec8
JB		 3203static void ironlake_pfit_enable(struct intel_crtc *crtc)
3204{
3205 struct drm_device *dev = crtc->base.dev;
3206 struct drm_i915_private *dev_priv = dev->dev_private;
3207 int pipe = crtc->pipe;
3208
0ef37f3f 3209 if (crtc->config.pch_pfit.size) {
b074cec8
JB		 3210 /* Force use of hard-coded filter coefficients
3211 * as some pre-programmed values are broken,
3212 * e.g. x201.
3213 */
3214 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
3215 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3216 PF_PIPE_SEL_IVB(pipe));
3217 else
3218 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3219 I915_WRITE(PF_WIN_POS(pipe), crtc->config.pch_pfit.pos);
3220 I915_WRITE(PF_WIN_SZ(pipe), crtc->config.pch_pfit.size);
d4270e57
JB		 3221 }
3222}
3223
bb53d4ae
VS		 3224static void intel_enable_planes(struct drm_crtc *crtc)
3225{
3226 struct drm_device *dev = crtc->dev;
3227 enum pipe pipe = to_intel_crtc(crtc)->pipe;
3228 struct intel_plane *intel_plane;
3229
3230 list_for_each_entry(intel_plane, &dev->mode_config.plane_list, base.head)
3231 if (intel_plane->pipe == pipe)
3232 intel_plane_restore(&intel_plane->base);
3233}
3234
3235static void intel_disable_planes(struct drm_crtc *crtc)
3236{
3237 struct drm_device *dev = crtc->dev;
3238 enum pipe pipe = to_intel_crtc(crtc)->pipe;
3239 struct intel_plane *intel_plane;
3240
3241 list_for_each_entry(intel_plane, &dev->mode_config.plane_list, base.head)
3242 if (intel_plane->pipe == pipe)
3243 intel_plane_disable(&intel_plane->base);
3244}
3245
f67a559d
JB		 3246static void ironlake_crtc_enable(struct drm_crtc *crtc)
3247{
3248 struct drm_device *dev = crtc->dev;
3249 struct drm_i915_private *dev_priv = dev->dev_private;
3250 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3251 struct intel_encoder *encoder;
f67a559d
JB		 3252 int pipe = intel_crtc->pipe;
3253 int plane = intel_crtc->plane;
f67a559d 3254
08a48469
DV		 3255 WARN_ON(!crtc->enabled);
3256
f67a559d
JB		 3257 if (intel_crtc->active)
3258 return;
3259
3260 intel_crtc->active = true;
8664281b
PZ		 3261
3262 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
3263 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
3264
f6736a1a 3265 for_each_encoder_on_crtc(dev, crtc, encoder)
952735ee
DV		 3266 if (encoder->pre_enable)
3267 encoder->pre_enable(encoder);
f67a559d 3268
5bfe2ac0 3269 if (intel_crtc->config.has_pch_encoder) {
fff367c7
DV		 3270 /* Note: FDI PLL enabling _must_ be done before we enable the
3271 * cpu pipes, hence this is separate from all the other fdi/pch
3272 * enabling. */
88cefb6c 3273 ironlake_fdi_pll_enable(intel_crtc);
46b6f814
DV		 3274 } else {
3275 assert_fdi_tx_disabled(dev_priv, pipe);
3276 assert_fdi_rx_disabled(dev_priv, pipe);
3277 }
f67a559d 3278
b074cec8 3279 ironlake_pfit_enable(intel_crtc);
f67a559d 3280
9c54c0dd
JB		 3281 /*
3282 * On ILK+ LUT must be loaded before the pipe is running but with
3283 * clocks enabled
3284 */
3285 intel_crtc_load_lut(crtc);
3286
f37fcc2a 3287 intel_update_watermarks(crtc);
5bfe2ac0 3288 intel_enable_pipe(dev_priv, pipe,
23538ef1 3289 intel_crtc->config.has_pch_encoder, false);
f67a559d 3290 intel_enable_plane(dev_priv, plane, pipe);
bb53d4ae 3291 intel_enable_planes(crtc);
5c38d48c 3292 intel_crtc_update_cursor(crtc, true);
f67a559d 3293
5bfe2ac0 3294 if (intel_crtc->config.has_pch_encoder)
f67a559d 3295 ironlake_pch_enable(crtc);
c98e9dcf 3296
d1ebd816 3297 mutex_lock(&dev->struct_mutex);
bed4a673 3298 intel_update_fbc(dev);
d1ebd816
BW		 3299 mutex_unlock(&dev->struct_mutex);
3300
fa5c73b1
DV		 3301 for_each_encoder_on_crtc(dev, crtc, encoder)
3302 encoder->enable(encoder);
61b77ddd
DV		 3303
3304 if (HAS_PCH_CPT(dev))
a1520318 3305 cpt_verify_modeset(dev, intel_crtc->pipe);
6ce94100
DV		 3306
3307 /*
3308 * There seems to be a race in PCH platform hw (at least on some
3309 * outputs) where an enabled pipe still completes any pageflip right
3310 * away (as if the pipe is off) instead of waiting for vblank. As soon
3311 * as the first vblank happend, everything works as expected. Hence just
3312 * wait for one vblank before returning to avoid strange things
3313 * happening.
3314 */
3315 intel_wait_for_vblank(dev, intel_crtc->pipe);
6be4a607
JB		 3316}
3317
42db64ef
PZ		 3318/* IPS only exists on ULT machines and is tied to pipe A. */
3319static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
3320{
f5adf94e 3321 return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A;
42db64ef
PZ		 3322}
3323
3324static void hsw_enable_ips(struct intel_crtc *crtc)
3325{
3326 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
3327
3328 if (!crtc->config.ips_enabled)
3329 return;
3330
3331 /* We can only enable IPS after we enable a plane and wait for a vblank.
3332 * We guarantee that the plane is enabled by calling intel_enable_ips
3333 * only after intel_enable_plane. And intel_enable_plane already waits
3334 * for a vblank, so all we need to do here is to enable the IPS bit. */
3335 assert_plane_enabled(dev_priv, crtc->plane);
3336 I915_WRITE(IPS_CTL, IPS_ENABLE);
3337}
3338
3339static void hsw_disable_ips(struct intel_crtc *crtc)
3340{
3341 struct drm_device *dev = crtc->base.dev;
3342 struct drm_i915_private *dev_priv = dev->dev_private;
3343
3344 if (!crtc->config.ips_enabled)
3345 return;
3346
3347 assert_plane_enabled(dev_priv, crtc->plane);
3348 I915_WRITE(IPS_CTL, 0);
3349
3350 /* We need to wait for a vblank before we can disable the plane. */
3351 intel_wait_for_vblank(dev, crtc->pipe);
3352}
3353
4f771f10
PZ		 3354static void haswell_crtc_enable(struct drm_crtc *crtc)
3355{
3356 struct drm_device *dev = crtc->dev;
3357 struct drm_i915_private *dev_priv = dev->dev_private;
3358 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3359 struct intel_encoder *encoder;
3360 int pipe = intel_crtc->pipe;
3361 int plane = intel_crtc->plane;
4f771f10
PZ		 3362
3363 WARN_ON(!crtc->enabled);
3364
3365 if (intel_crtc->active)
3366 return;
3367
3368 intel_crtc->active = true;
8664281b
PZ		 3369
3370 intel_set_cpu_fifo_underrun_reporting(dev, pipe, true);
3371 if (intel_crtc->config.has_pch_encoder)
3372 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
3373
5bfe2ac0 3374 if (intel_crtc->config.has_pch_encoder)
04945641 3375 dev_priv->display.fdi_link_train(crtc);
4f771f10
PZ		 3376
3377 for_each_encoder_on_crtc(dev, crtc, encoder)
3378 if (encoder->pre_enable)
3379 encoder->pre_enable(encoder);
3380
1f544388 3381 intel_ddi_enable_pipe_clock(intel_crtc);
4f771f10 3382
b074cec8 3383 ironlake_pfit_enable(intel_crtc);
4f771f10
PZ		 3384
3385 /*
3386 * On ILK+ LUT must be loaded before the pipe is running but with
3387 * clocks enabled
3388 */
3389 intel_crtc_load_lut(crtc);
3390
1f544388 3391 intel_ddi_set_pipe_settings(crtc);
8228c251 3392 intel_ddi_enable_transcoder_func(crtc);
4f771f10 3393
f37fcc2a 3394 intel_update_watermarks(crtc);
5bfe2ac0 3395 intel_enable_pipe(dev_priv, pipe,
23538ef1 3396 intel_crtc->config.has_pch_encoder, false);
4f771f10 3397 intel_enable_plane(dev_priv, plane, pipe);
bb53d4ae 3398 intel_enable_planes(crtc);
5c38d48c 3399 intel_crtc_update_cursor(crtc, true);
4f771f10 3400
42db64ef
PZ		 3401 hsw_enable_ips(intel_crtc);
3402
5bfe2ac0 3403 if (intel_crtc->config.has_pch_encoder)
1507e5bd 3404 lpt_pch_enable(crtc);
4f771f10
PZ		 3405
3406 mutex_lock(&dev->struct_mutex);
3407 intel_update_fbc(dev);
3408 mutex_unlock(&dev->struct_mutex);
3409
8807e55b 3410 for_each_encoder_on_crtc(dev, crtc, encoder) {
4f771f10 3411 encoder->enable(encoder);
8807e55b
JN		 3412 intel_opregion_notify_encoder(encoder, true);
3413 }
4f771f10 3414
4f771f10
PZ		 3415 /*
3416 * There seems to be a race in PCH platform hw (at least on some
3417 * outputs) where an enabled pipe still completes any pageflip right
3418 * away (as if the pipe is off) instead of waiting for vblank. As soon
3419 * as the first vblank happend, everything works as expected. Hence just
3420 * wait for one vblank before returning to avoid strange things
3421 * happening.
3422 */
3423 intel_wait_for_vblank(dev, intel_crtc->pipe);
3424}
3425
3f8dce3a
DV		 3426static void ironlake_pfit_disable(struct intel_crtc *crtc)
3427{
3428 struct drm_device *dev = crtc->base.dev;
3429 struct drm_i915_private *dev_priv = dev->dev_private;
3430 int pipe = crtc->pipe;
3431
3432 /* To avoid upsetting the power well on haswell only disable the pfit if
3433 * it's in use. The hw state code will make sure we get this right. */
3434 if (crtc->config.pch_pfit.size) {
3435 I915_WRITE(PF_CTL(pipe), 0);
3436 I915_WRITE(PF_WIN_POS(pipe), 0);
3437 I915_WRITE(PF_WIN_SZ(pipe), 0);
3438 }
3439}
3440
6be4a607
JB		 3441static void ironlake_crtc_disable(struct drm_crtc *crtc)
3442{
3443 struct drm_device *dev = crtc->dev;
3444 struct drm_i915_private *dev_priv = dev->dev_private;
3445 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3446 struct intel_encoder *encoder;
6be4a607
JB		 3447 int pipe = intel_crtc->pipe;
3448 int plane = intel_crtc->plane;
5eddb70b 3449 u32 reg, temp;
b52eb4dc 3450
ef9c3aee 3451
f7abfe8b
CW		 3452 if (!intel_crtc->active)
3453 return;
3454
ea9d758d
DV		 3455 for_each_encoder_on_crtc(dev, crtc, encoder)
3456 encoder->disable(encoder);
3457
e6c3a2a6 3458 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3459 drm_vblank_off(dev, pipe);
913d8d11 3460
5c3fe8b0 3461 if (dev_priv->fbc.plane == plane)
973d04f9 3462 intel_disable_fbc(dev);
2c07245f 3463
0d5b8c61 3464 intel_crtc_update_cursor(crtc, false);
bb53d4ae 3465 intel_disable_planes(crtc);
0d5b8c61
VS		 3466 intel_disable_plane(dev_priv, plane, pipe);
3467
d925c59a
DV		 3468 if (intel_crtc->config.has_pch_encoder)
3469 intel_set_pch_fifo_underrun_reporting(dev, pipe, false);
3470
b24e7179 3471 intel_disable_pipe(dev_priv, pipe);
32f9d658 3472
3f8dce3a 3473 ironlake_pfit_disable(intel_crtc);
2c07245f 3474
bf49ec8c
DV		 3475 for_each_encoder_on_crtc(dev, crtc, encoder)
3476 if (encoder->post_disable)
3477 encoder->post_disable(encoder);
2c07245f 3478
d925c59a
DV		 3479 if (intel_crtc->config.has_pch_encoder) {
3480 ironlake_fdi_disable(crtc);
913d8d11 3481
d925c59a
DV		 3482 ironlake_disable_pch_transcoder(dev_priv, pipe);
3483 intel_set_pch_fifo_underrun_reporting(dev, pipe, true);
6be4a607 3484
d925c59a
DV		 3485 if (HAS_PCH_CPT(dev)) {
3486 /* disable TRANS_DP_CTL */
3487 reg = TRANS_DP_CTL(pipe);
3488 temp = I915_READ(reg);
3489 temp &= ~(TRANS_DP_OUTPUT_ENABLE |
3490 TRANS_DP_PORT_SEL_MASK);
3491 temp |= TRANS_DP_PORT_SEL_NONE;
3492 I915_WRITE(reg, temp);
3493
3494 /* disable DPLL_SEL */
3495 temp = I915_READ(PCH_DPLL_SEL);
11887397 3496 temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));
d925c59a 3497 I915_WRITE(PCH_DPLL_SEL, temp);
9db4a9c7 3498 }
e3421a18 3499
d925c59a 3500 /* disable PCH DPLL */
e72f9fbf 3501 intel_disable_shared_dpll(intel_crtc);
8db9d77b 3502
d925c59a
DV		 3503 ironlake_fdi_pll_disable(intel_crtc);
3504 }
6b383a7f 3505
f7abfe8b 3506 intel_crtc->active = false;
46ba614c 3507 intel_update_watermarks(crtc);
d1ebd816
BW		 3508
3509 mutex_lock(&dev->struct_mutex);
6b383a7f 3510 intel_update_fbc(dev);
d1ebd816 3511 mutex_unlock(&dev->struct_mutex);
6be4a607 3512}
1b3c7a47 3513
4f771f10 3514static void haswell_crtc_disable(struct drm_crtc *crtc)
ee7b9f93 3515{
4f771f10
PZ		 3516 struct drm_device *dev = crtc->dev;
3517 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93 3518 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4f771f10
PZ		 3519 struct intel_encoder *encoder;
3520 int pipe = intel_crtc->pipe;
3521 int plane = intel_crtc->plane;
3b117c8f 3522 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
ee7b9f93 3523
4f771f10
PZ		 3524 if (!intel_crtc->active)
3525 return;
3526
8807e55b
JN		 3527 for_each_encoder_on_crtc(dev, crtc, encoder) {
3528 intel_opregion_notify_encoder(encoder, false);
4f771f10 3529 encoder->disable(encoder);
8807e55b 3530 }
4f771f10
PZ		 3531
3532 intel_crtc_wait_for_pending_flips(crtc);
3533 drm_vblank_off(dev, pipe);
4f771f10 3534
891348b2 3535 /* FBC must be disabled before disabling the plane on HSW. */
5c3fe8b0 3536 if (dev_priv->fbc.plane == plane)
4f771f10
PZ		 3537 intel_disable_fbc(dev);
3538
42db64ef
PZ		 3539 hsw_disable_ips(intel_crtc);
3540
0d5b8c61 3541 intel_crtc_update_cursor(crtc, false);
bb53d4ae 3542 intel_disable_planes(crtc);
891348b2
RV		 3543 intel_disable_plane(dev_priv, plane, pipe);
3544
8664281b
PZ		 3545 if (intel_crtc->config.has_pch_encoder)
3546 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, false);
4f771f10
PZ		 3547 intel_disable_pipe(dev_priv, pipe);
3548
ad80a810 3549 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4f771f10 3550
3f8dce3a 3551 ironlake_pfit_disable(intel_crtc);
4f771f10 3552
1f544388 3553 intel_ddi_disable_pipe_clock(intel_crtc);
4f771f10
PZ		 3554
3555 for_each_encoder_on_crtc(dev, crtc, encoder)
3556 if (encoder->post_disable)
3557 encoder->post_disable(encoder);
3558
88adfff1 3559 if (intel_crtc->config.has_pch_encoder) {
ab4d966c 3560 lpt_disable_pch_transcoder(dev_priv);
8664281b 3561 intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true);
1ad960f2 3562 intel_ddi_fdi_disable(crtc);
83616634 3563 }
4f771f10
PZ		 3564
3565 intel_crtc->active = false;
46ba614c 3566 intel_update_watermarks(crtc);
4f771f10
PZ		 3567
3568 mutex_lock(&dev->struct_mutex);
3569 intel_update_fbc(dev);
3570 mutex_unlock(&dev->struct_mutex);
3571}
3572
ee7b9f93
JB		 3573static void ironlake_crtc_off(struct drm_crtc *crtc)
3574{
3575 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
e72f9fbf 3576 intel_put_shared_dpll(intel_crtc);
ee7b9f93
JB		 3577}
3578
6441ab5f
PZ		 3579static void haswell_crtc_off(struct drm_crtc *crtc)
3580{
3581 intel_ddi_put_crtc_pll(crtc);
3582}
3583
02e792fb
DV		 3584static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3585{
02e792fb 3586 if (!enable && intel_crtc->overlay) {
23f09ce3 3587 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3588 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3589
23f09ce3 3590 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3591 dev_priv->mm.interruptible = false;
3592 (void) intel_overlay_switch_off(intel_crtc->overlay);
3593 dev_priv->mm.interruptible = true;
23f09ce3 3594 mutex_unlock(&dev->struct_mutex);
02e792fb 3595 }
02e792fb 3596
5dcdbcb0
CW		 3597 /* Let userspace switch the overlay on again. In most cases userspace
3598 * has to recompute where to put it anyway.
3599 */
02e792fb
DV		 3600}
3601
61bc95c1
EE		 3602/**
3603 * i9xx_fixup_plane - ugly workaround for G45 to fire up the hardware
3604 * cursor plane briefly if not already running after enabling the display
3605 * plane.
3606 * This workaround avoids occasional blank screens when self refresh is
3607 * enabled.
3608 */
3609static void
3610g4x_fixup_plane(struct drm_i915_private *dev_priv, enum pipe pipe)
3611{
3612 u32 cntl = I915_READ(CURCNTR(pipe));
3613
3614 if ((cntl & CURSOR_MODE) == 0) {
3615 u32 fw_bcl_self = I915_READ(FW_BLC_SELF);
3616
3617 I915_WRITE(FW_BLC_SELF, fw_bcl_self & ~FW_BLC_SELF_EN);
3618 I915_WRITE(CURCNTR(pipe), CURSOR_MODE_64_ARGB_AX);
3619 intel_wait_for_vblank(dev_priv->dev, pipe);
3620 I915_WRITE(CURCNTR(pipe), cntl);
3621 I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe)));
3622 I915_WRITE(FW_BLC_SELF, fw_bcl_self);
3623 }
3624}
3625
2dd24552
JB		 3626static void i9xx_pfit_enable(struct intel_crtc *crtc)
3627{
3628 struct drm_device *dev = crtc->base.dev;
3629 struct drm_i915_private *dev_priv = dev->dev_private;
3630 struct intel_crtc_config *pipe_config = &crtc->config;
3631
328d8e82 3632 if (!crtc->config.gmch_pfit.control)
2dd24552
JB		 3633 return;
3634
2dd24552 3635 /*
c0b03411
DV		 3636 * The panel fitter should only be adjusted whilst the pipe is disabled,
3637 * according to register description and PRM.
2dd24552 3638 */
c0b03411
DV		 3639 WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE);
3640 assert_pipe_disabled(dev_priv, crtc->pipe);
2dd24552 3641
b074cec8
JB		 3642 I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios);
3643 I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control);
5a80c45c
DV		 3644
3645 /* Border color in case we don't scale up to the full screen. Black by
3646 * default, change to something else for debugging. */
3647 I915_WRITE(BCLRPAT(crtc->pipe), 0);
2dd24552
JB		 3648}
3649
89b667f8
JB		 3650static void valleyview_crtc_enable(struct drm_crtc *crtc)
3651{
3652 struct drm_device *dev = crtc->dev;
3653 struct drm_i915_private *dev_priv = dev->dev_private;
3654 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3655 struct intel_encoder *encoder;
3656 int pipe = intel_crtc->pipe;
3657 int plane = intel_crtc->plane;
23538ef1 3658 bool is_dsi;
89b667f8
JB		 3659
3660 WARN_ON(!crtc->enabled);
3661
3662 if (intel_crtc->active)
3663 return;
3664
3665 intel_crtc->active = true;
89b667f8 3666
89b667f8
JB		 3667 for_each_encoder_on_crtc(dev, crtc, encoder)
3668 if (encoder->pre_pll_enable)
3669 encoder->pre_pll_enable(encoder);
3670
23538ef1
JN		 3671 is_dsi = intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI);
3672
e9fd1c02
JN		 3673 if (!is_dsi)
3674 vlv_enable_pll(intel_crtc);
89b667f8
JB		 3675
3676 for_each_encoder_on_crtc(dev, crtc, encoder)
3677 if (encoder->pre_enable)
3678 encoder->pre_enable(encoder);
3679
2dd24552
JB		 3680 i9xx_pfit_enable(intel_crtc);
3681
63cbb074
VS		 3682 intel_crtc_load_lut(crtc);
3683
f37fcc2a 3684 intel_update_watermarks(crtc);
23538ef1 3685 intel_enable_pipe(dev_priv, pipe, false, is_dsi);
89b667f8 3686 intel_enable_plane(dev_priv, plane, pipe);
bb53d4ae 3687 intel_enable_planes(crtc);
5c38d48c 3688 intel_crtc_update_cursor(crtc, true);
89b667f8 3689
89b667f8 3690 intel_update_fbc(dev);
5004945f
JN		 3691
3692 for_each_encoder_on_crtc(dev, crtc, encoder)
3693 encoder->enable(encoder);
89b667f8
JB		 3694}
3695
0b8765c6 3696static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3697{
3698 struct drm_device *dev = crtc->dev;
79e53945
JB		 3699 struct drm_i915_private *dev_priv = dev->dev_private;
3700 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3701 struct intel_encoder *encoder;
79e53945 3702 int pipe = intel_crtc->pipe;
80824003 3703 int plane = intel_crtc->plane;
79e53945 3704
08a48469
DV		 3705 WARN_ON(!crtc->enabled);
3706
f7abfe8b
CW		 3707 if (intel_crtc->active)
3708 return;
3709
3710 intel_crtc->active = true;
6b383a7f 3711
9d6d9f19
MK		 3712 for_each_encoder_on_crtc(dev, crtc, encoder)
3713 if (encoder->pre_enable)
3714 encoder->pre_enable(encoder);
3715
f6736a1a
DV		 3716 i9xx_enable_pll(intel_crtc);
3717
2dd24552
JB		 3718 i9xx_pfit_enable(intel_crtc);
3719
63cbb074
VS		 3720 intel_crtc_load_lut(crtc);
3721
f37fcc2a 3722 intel_update_watermarks(crtc);
23538ef1 3723 intel_enable_pipe(dev_priv, pipe, false, false);
b24e7179 3724 intel_enable_plane(dev_priv, plane, pipe);
bb53d4ae 3725 intel_enable_planes(crtc);
22e407d7 3726 /* The fixup needs to happen before cursor is enabled */
61bc95c1
EE		 3727 if (IS_G4X(dev))
3728 g4x_fixup_plane(dev_priv, pipe);
22e407d7 3729 intel_crtc_update_cursor(crtc, true);
79e53945 3730
0b8765c6
JB		 3731 /* Give the overlay scaler a chance to enable if it's on this pipe */
3732 intel_crtc_dpms_overlay(intel_crtc, true);
ef9c3aee 3733
f440eb13 3734 intel_update_fbc(dev);
ef9c3aee 3735
fa5c73b1
DV		 3736 for_each_encoder_on_crtc(dev, crtc, encoder)
3737 encoder->enable(encoder);
0b8765c6 3738}
79e53945 3739
87476d63
DV		 3740static void i9xx_pfit_disable(struct intel_crtc *crtc)
3741{
3742 struct drm_device *dev = crtc->base.dev;
3743 struct drm_i915_private *dev_priv = dev->dev_private;
87476d63 3744
328d8e82
DV		 3745 if (!crtc->config.gmch_pfit.control)
3746 return;
87476d63 3747
328d8e82 3748 assert_pipe_disabled(dev_priv, crtc->pipe);
87476d63 3749
328d8e82
DV		 3750 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
3751 I915_READ(PFIT_CONTROL));
3752 I915_WRITE(PFIT_CONTROL, 0);
87476d63
DV		 3753}
3754
0b8765c6
JB		 3755static void i9xx_crtc_disable(struct drm_crtc *crtc)
3756{
3757 struct drm_device *dev = crtc->dev;
3758 struct drm_i915_private *dev_priv = dev->dev_private;
3759 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3760 struct intel_encoder *encoder;
0b8765c6
JB		 3761 int pipe = intel_crtc->pipe;
3762 int plane = intel_crtc->plane;
ef9c3aee 3763
f7abfe8b
CW		 3764 if (!intel_crtc->active)
3765 return;
3766
ea9d758d
DV		 3767 for_each_encoder_on_crtc(dev, crtc, encoder)
3768 encoder->disable(encoder);
3769
0b8765c6 3770 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3771 intel_crtc_wait_for_pending_flips(crtc);
3772 drm_vblank_off(dev, pipe);
0b8765c6 3773
5c3fe8b0 3774 if (dev_priv->fbc.plane == plane)
973d04f9 3775 intel_disable_fbc(dev);
79e53945 3776
0d5b8c61
VS		 3777 intel_crtc_dpms_overlay(intel_crtc, false);
3778 intel_crtc_update_cursor(crtc, false);
bb53d4ae 3779 intel_disable_planes(crtc);
b24e7179 3780 intel_disable_plane(dev_priv, plane, pipe);
0d5b8c61 3781
b24e7179 3782 intel_disable_pipe(dev_priv, pipe);
24a1f16d 3783
87476d63 3784 i9xx_pfit_disable(intel_crtc);
24a1f16d 3785
89b667f8
JB		 3786 for_each_encoder_on_crtc(dev, crtc, encoder)
3787 if (encoder->post_disable)
3788 encoder->post_disable(encoder);
3789
e9fd1c02
JN		 3790 if (!intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
3791 i9xx_disable_pll(dev_priv, pipe);
0b8765c6 3792
f7abfe8b 3793 intel_crtc->active = false;
46ba614c 3794 intel_update_watermarks(crtc);
f37fcc2a
VS		 3795
3796 intel_update_fbc(dev);
0b8765c6
JB		 3797}
3798
ee7b9f93
JB		 3799static void i9xx_crtc_off(struct drm_crtc *crtc)
3800{
3801}
3802
976f8a20
DV		 3803static void intel_crtc_update_sarea(struct drm_crtc *crtc,
3804 bool enabled)
2c07245f
ZW		 3805{
3806 struct drm_device *dev = crtc->dev;
3807 struct drm_i915_master_private *master_priv;
3808 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3809 int pipe = intel_crtc->pipe;
79e53945
JB		 3810
3811 if (!dev->primary->master)
3812 return;
3813
3814 master_priv = dev->primary->master->driver_priv;
3815 if (!master_priv->sarea_priv)
3816 return;
3817
79e53945
JB		 3818 switch (pipe) {
3819 case 0:
3820 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3821 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3822 break;
3823 case 1:
3824 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3825 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3826 break;
3827 default:
9db4a9c7 3828 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3829 break;
3830 }
79e53945
JB		 3831}
3832
976f8a20
DV		 3833/**
3834 * Sets the power management mode of the pipe and plane.
3835 */
3836void intel_crtc_update_dpms(struct drm_crtc *crtc)
3837{
3838 struct drm_device *dev = crtc->dev;
3839 struct drm_i915_private *dev_priv = dev->dev_private;
3840 struct intel_encoder *intel_encoder;
3841 bool enable = false;
3842
3843 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
3844 enable |= intel_encoder->connectors_active;
3845
3846 if (enable)
3847 dev_priv->display.crtc_enable(crtc);
3848 else
3849 dev_priv->display.crtc_disable(crtc);
3850
3851 intel_crtc_update_sarea(crtc, enable);
3852}
3853
cdd59983
CW		 3854static void intel_crtc_disable(struct drm_crtc *crtc)
3855{
cdd59983 3856 struct drm_device *dev = crtc->dev;
976f8a20 3857 struct drm_connector *connector;
ee7b9f93 3858 struct drm_i915_private *dev_priv = dev->dev_private;
7b9f35a6 3859 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
cdd59983 3860
976f8a20
DV		 3861 /* crtc should still be enabled when we disable it. */
3862 WARN_ON(!crtc->enabled);
3863
3864 dev_priv->display.crtc_disable(crtc);
c77bf565 3865 intel_crtc->eld_vld = false;
976f8a20 3866 intel_crtc_update_sarea(crtc, false);
ee7b9f93
JB		 3867 dev_priv->display.off(crtc);
3868
931872fc
CW		 3869 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3870 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3871
3872 if (crtc->fb) {
3873 mutex_lock(&dev->struct_mutex);
1690e1eb 3874 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983 3875 mutex_unlock(&dev->struct_mutex);
976f8a20
DV		 3876 crtc->fb = NULL;
3877 }
3878
3879 /* Update computed state. */
3880 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
3881 if (!connector->encoder || !connector->encoder->crtc)
3882 continue;
3883
3884 if (connector->encoder->crtc != crtc)
3885 continue;
3886
3887 connector->dpms = DRM_MODE_DPMS_OFF;
3888 to_intel_encoder(connector->encoder)->connectors_active = false;
cdd59983
CW		 3889 }
3890}
3891
ea5b213a 3892void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 3893{
4ef69c7a 3894 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3895
ea5b213a
CW		 3896 drm_encoder_cleanup(encoder);
3897 kfree(intel_encoder);
7e7d76c3
JB		 3898}
3899
9237329d 3900/* Simple dpms helper for encoders with just one connector, no cloning and only
5ab432ef
DV		 3901 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3902 * state of the entire output pipe. */
9237329d 3903static void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
7e7d76c3 3904{
5ab432ef
DV		 3905 if (mode == DRM_MODE_DPMS_ON) {
3906 encoder->connectors_active = true;
3907
b2cabb0e 3908 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef
DV		 3909 } else {
3910 encoder->connectors_active = false;
3911
b2cabb0e 3912 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef 3913 }
79e53945
JB		 3914}
3915
0a91ca29
DV		 3916/* Cross check the actual hw state with our own modeset state tracking (and it's
3917 * internal consistency). */
b980514c 3918static void intel_connector_check_state(struct intel_connector *connector)
79e53945 3919{
0a91ca29
DV		 3920 if (connector->get_hw_state(connector)) {
3921 struct intel_encoder *encoder = connector->encoder;
3922 struct drm_crtc *crtc;
3923 bool encoder_enabled;
3924 enum pipe pipe;
3925
3926 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3927 connector->base.base.id,
3928 drm_get_connector_name(&connector->base));
3929
3930 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
3931 "wrong connector dpms state\n");
3932 WARN(connector->base.encoder != &encoder->base,
3933 "active connector not linked to encoder\n");
3934 WARN(!encoder->connectors_active,
3935 "encoder->connectors_active not set\n");
3936
3937 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
3938 WARN(!encoder_enabled, "encoder not enabled\n");
3939 if (WARN_ON(!encoder->base.crtc))
3940 return;
3941
3942 crtc = encoder->base.crtc;
3943
3944 WARN(!crtc->enabled, "crtc not enabled\n");
3945 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
3946 WARN(pipe != to_intel_crtc(crtc)->pipe,
3947 "encoder active on the wrong pipe\n");
3948 }
79e53945
JB		 3949}
3950
5ab432ef
DV		 3951/* Even simpler default implementation, if there's really no special case to
3952 * consider. */
3953void intel_connector_dpms(struct drm_connector *connector, int mode)
79e53945 3954{
5ab432ef 3955 struct intel_encoder *encoder = intel_attached_encoder(connector);
d4270e57 3956
5ab432ef
DV		 3957 /* All the simple cases only support two dpms states. */
3958 if (mode != DRM_MODE_DPMS_ON)
3959 mode = DRM_MODE_DPMS_OFF;
d4270e57 3960
5ab432ef
DV		 3961 if (mode == connector->dpms)
3962 return;
3963
3964 connector->dpms = mode;
3965
3966 /* Only need to change hw state when actually enabled */
3967 if (encoder->base.crtc)
3968 intel_encoder_dpms(encoder, mode);
3969 else
8af6cf88 3970 WARN_ON(encoder->connectors_active != false);
0a91ca29 3971
b980514c 3972 intel_modeset_check_state(connector->dev);
79e53945
JB		 3973}
3974
f0947c37
DV		 3975/* Simple connector->get_hw_state implementation for encoders that support only
3976 * one connector and no cloning and hence the encoder state determines the state
3977 * of the connector. */
3978bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 3979{
24929352 3980 enum pipe pipe = 0;
f0947c37 3981 struct intel_encoder *encoder = connector->encoder;
ea5b213a 3982
f0947c37 3983 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 3984}
3985
1857e1da
DV		 3986static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,
3987 struct intel_crtc_config *pipe_config)
3988{
3989 struct drm_i915_private *dev_priv = dev->dev_private;
3990 struct intel_crtc *pipe_B_crtc =
3991 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
3992
3993 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
3994 pipe_name(pipe), pipe_config->fdi_lanes);
3995 if (pipe_config->fdi_lanes > 4) {
3996 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
3997 pipe_name(pipe), pipe_config->fdi_lanes);
3998 return false;
3999 }
4000
4001 if (IS_HASWELL(dev)) {
4002 if (pipe_config->fdi_lanes > 2) {
4003 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
4004 pipe_config->fdi_lanes);
4005 return false;
4006 } else {
4007 return true;
4008 }
4009 }
4010
4011 if (INTEL_INFO(dev)->num_pipes == 2)
4012 return true;
4013
4014 /* Ivybridge 3 pipe is really complicated */
4015 switch (pipe) {
4016 case PIPE_A:
4017 return true;
4018 case PIPE_B:
4019 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
4020 pipe_config->fdi_lanes > 2) {
4021 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
4022 pipe_name(pipe), pipe_config->fdi_lanes);
4023 return false;
4024 }
4025 return true;
4026 case PIPE_C:
1e833f40 4027 if (!pipe_has_enabled_pch(pipe_B_crtc) ||
1857e1da
DV		 4028 pipe_B_crtc->config.fdi_lanes <= 2) {
4029 if (pipe_config->fdi_lanes > 2) {
4030 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
4031 pipe_name(pipe), pipe_config->fdi_lanes);
4032 return false;
4033 }
4034 } else {
4035 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
4036 return false;
4037 }
4038 return true;
4039 default:
4040 BUG();
4041 }
4042}
4043
e29c22c0
DV		 4044#define RETRY 1
4045static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,
4046 struct intel_crtc_config *pipe_config)
877d48d5 4047{
1857e1da 4048 struct drm_device *dev = intel_crtc->base.dev;
877d48d5 4049 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
ff9a6750 4050 int lane, link_bw, fdi_dotclock;
e29c22c0 4051 bool setup_ok, needs_recompute = false;
877d48d5 4052
e29c22c0 4053retry:
877d48d5
DV		 4054 /* FDI is a binary signal running at ~2.7GHz, encoding
4055 * each output octet as 10 bits. The actual frequency
4056 * is stored as a divider into a 100MHz clock, and the
4057 * mode pixel clock is stored in units of 1KHz.
4058 * Hence the bw of each lane in terms of the mode signal
4059 * is:
4060 */
4061 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
4062
ff9a6750 4063 fdi_dotclock = adjusted_mode->clock;
877d48d5 4064
2bd89a07 4065 lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,
877d48d5
DV		 4066 pipe_config->pipe_bpp);
4067
4068 pipe_config->fdi_lanes = lane;
4069
2bd89a07 4070 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock,
877d48d5 4071 link_bw, &pipe_config->fdi_m_n);
1857e1da 4072
e29c22c0
DV		 4073 setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev,
4074 intel_crtc->pipe, pipe_config);
4075 if (!setup_ok && pipe_config->pipe_bpp > 6*3) {
4076 pipe_config->pipe_bpp -= 2*3;
4077 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
4078 pipe_config->pipe_bpp);
4079 needs_recompute = true;
4080 pipe_config->bw_constrained = true;
4081
4082 goto retry;
4083 }
4084
4085 if (needs_recompute)
4086 return RETRY;
4087
4088 return setup_ok ? 0 : -EINVAL;
877d48d5
DV		 4089}
4090
42db64ef
PZ		 4091static void hsw_compute_ips_config(struct intel_crtc *crtc,
4092 struct intel_crtc_config *pipe_config)
4093{
3c4ca58c
PZ		 4094 pipe_config->ips_enabled = i915_enable_ips &&
4095 hsw_crtc_supports_ips(crtc) &&
b6dfdc9b 4096 pipe_config->pipe_bpp <= 24;
42db64ef
PZ		 4097}
4098
a43f6e0f 4099static int intel_crtc_compute_config(struct intel_crtc *crtc,
e29c22c0 4100 struct intel_crtc_config *pipe_config)
79e53945 4101{
a43f6e0f 4102 struct drm_device *dev = crtc->base.dev;
b8cecdf5 4103 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
89749350 4104
8693a824
DL		 4105 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
4106 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
44f46b42
CW		 4107 */
4108 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
4109 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
e29c22c0 4110 return -EINVAL;
44f46b42 4111
bd080ee5 4112 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) {
5d2d38dd 4113 pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */
bd080ee5 4114 } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) {
5d2d38dd
DV		 4115 /* only a 8bpc pipe, with 6bpc dither through the panel fitter
4116 * for lvds. */
4117 pipe_config->pipe_bpp = 8*3;
4118 }
4119
f5adf94e 4120 if (HAS_IPS(dev))
a43f6e0f
DV		 4121 hsw_compute_ips_config(crtc, pipe_config);
4122
4123 /* XXX: PCH clock sharing is done in ->mode_set, so make sure the old
4124 * clock survives for now. */
4125 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
4126 pipe_config->shared_dpll = crtc->config.shared_dpll;
42db64ef 4127
877d48d5 4128 if (pipe_config->has_pch_encoder)
a43f6e0f 4129 return ironlake_fdi_compute_config(crtc, pipe_config);
877d48d5 4130
e29c22c0 4131 return 0;
79e53945
JB		 4132}
4133
25eb05fc
JB		 4134static int valleyview_get_display_clock_speed(struct drm_device *dev)
4135{
4136 return 400000; /* FIXME */
4137}
4138
e70236a8
JB		 4139static int i945_get_display_clock_speed(struct drm_device *dev)
4140{
4141 return 400000;
4142}
79e53945 4143
e70236a8 4144static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 4145{
e70236a8
JB		 4146 return 333000;
4147}
79e53945 4148
e70236a8
JB		 4149static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
4150{
4151 return 200000;
4152}
79e53945 4153
257a7ffc
DV		 4154static int pnv_get_display_clock_speed(struct drm_device *dev)
4155{
4156 u16 gcfgc = 0;
4157
4158 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
4159
4160 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
4161 case GC_DISPLAY_CLOCK_267_MHZ_PNV:
4162 return 267000;
4163 case GC_DISPLAY_CLOCK_333_MHZ_PNV:
4164 return 333000;
4165 case GC_DISPLAY_CLOCK_444_MHZ_PNV:
4166 return 444000;
4167 case GC_DISPLAY_CLOCK_200_MHZ_PNV:
4168 return 200000;
4169 default:
4170 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc);
4171 case GC_DISPLAY_CLOCK_133_MHZ_PNV:
4172 return 133000;
4173 case GC_DISPLAY_CLOCK_167_MHZ_PNV:
4174 return 167000;
4175 }
4176}
4177
e70236a8
JB		 4178static int i915gm_get_display_clock_speed(struct drm_device *dev)
4179{
4180 u16 gcfgc = 0;
79e53945 4181
e70236a8
JB		 4182 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
4183
4184 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
4185 return 133000;
4186 else {
4187 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
4188 case GC_DISPLAY_CLOCK_333_MHZ:
4189 return 333000;
4190 default:
4191 case GC_DISPLAY_CLOCK_190_200_MHZ:
4192 return 190000;
79e53945 4193 }
e70236a8
JB		 4194 }
4195}
4196
4197static int i865_get_display_clock_speed(struct drm_device *dev)
4198{
4199 return 266000;
4200}
4201
4202static int i855_get_display_clock_speed(struct drm_device *dev)
4203{
4204 u16 hpllcc = 0;
4205 /* Assume that the hardware is in the high speed state. This
4206 * should be the default.
4207 */
4208 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
4209 case GC_CLOCK_133_200:
4210 case GC_CLOCK_100_200:
4211 return 200000;
4212 case GC_CLOCK_166_250:
4213 return 250000;
4214 case GC_CLOCK_100_133:
79e53945 4215 return 133000;
e70236a8 4216 }
79e53945 4217
e70236a8
JB		 4218 /* Shouldn't happen */
4219 return 0;
4220}
79e53945 4221
e70236a8
JB		 4222static int i830_get_display_clock_speed(struct drm_device *dev)
4223{
4224 return 133000;
79e53945
JB		 4225}
4226
2c07245f 4227static void
a65851af 4228intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)
2c07245f 4229{
a65851af
VS		 4230 while (*num > DATA_LINK_M_N_MASK ||
4231 *den > DATA_LINK_M_N_MASK) {
2c07245f
ZW		 4232 *num >>= 1;
4233 *den >>= 1;
4234 }
4235}
4236
a65851af
VS		 4237static void compute_m_n(unsigned int m, unsigned int n,
4238 uint32_t *ret_m, uint32_t *ret_n)
4239{
4240 *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);
4241 *ret_m = div_u64((uint64_t) m * *ret_n, n);
4242 intel_reduce_m_n_ratio(ret_m, ret_n);
4243}
4244
e69d0bc1
DV		 4245void
4246intel_link_compute_m_n(int bits_per_pixel, int nlanes,
4247 int pixel_clock, int link_clock,
4248 struct intel_link_m_n *m_n)
2c07245f 4249{
e69d0bc1 4250 m_n->tu = 64;
a65851af
VS		 4251
4252 compute_m_n(bits_per_pixel * pixel_clock,
4253 link_clock * nlanes * 8,
4254 &m_n->gmch_m, &m_n->gmch_n);
4255
4256 compute_m_n(pixel_clock, link_clock,
4257 &m_n->link_m, &m_n->link_n);
2c07245f
ZW		 4258}
4259
a7615030
CW		 4260static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
4261{
72bbe58c
KP		 4262 if (i915_panel_use_ssc >= 0)
4263 return i915_panel_use_ssc != 0;
41aa3448 4264 return dev_priv->vbt.lvds_use_ssc
435793df 4265 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 4266}
4267
a0c4da24
JB		 4268static int vlv_get_refclk(struct drm_crtc *crtc)
4269{
4270 struct drm_device *dev = crtc->dev;
4271 struct drm_i915_private *dev_priv = dev->dev_private;
4272 int refclk = 27000; /* for DP & HDMI */
4273
4274 return 100000; /* only one validated so far */
4275
4276 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
4277 refclk = 96000;
4278 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4279 if (intel_panel_use_ssc(dev_priv))
4280 refclk = 100000;
4281 else
4282 refclk = 96000;
4283 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4284 refclk = 100000;
4285 }
4286
4287 return refclk;
4288}
4289
c65d77d8
JB		 4290static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
4291{
4292 struct drm_device *dev = crtc->dev;
4293 struct drm_i915_private *dev_priv = dev->dev_private;
4294 int refclk;
4295
a0c4da24
JB		 4296 if (IS_VALLEYVIEW(dev)) {
4297 refclk = vlv_get_refclk(crtc);
4298 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8 4299 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
41aa3448 4300 refclk = dev_priv->vbt.lvds_ssc_freq * 1000;
c65d77d8
JB		 4301 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4302 refclk / 1000);
4303 } else if (!IS_GEN2(dev)) {
4304 refclk = 96000;
4305 } else {
4306 refclk = 48000;
4307 }
4308
4309 return refclk;
4310}
4311
7429e9d4 4312static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
c65d77d8 4313{
7df00d7a 4314 return (1 << dpll->n) << 16 | dpll->m2;
7429e9d4 4315}
f47709a9 4316
7429e9d4
DV		 4317static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
4318{
4319 return dpll->n << 16 | dpll->m1 << 8 | dpll->m2;
c65d77d8
JB		 4320}
4321
f47709a9 4322static void i9xx_update_pll_dividers(struct intel_crtc *crtc,
a7516a05
JB		 4323 intel_clock_t *reduced_clock)
4324{
f47709a9 4325 struct drm_device *dev = crtc->base.dev;
a7516a05 4326 struct drm_i915_private *dev_priv = dev->dev_private;
f47709a9 4327 int pipe = crtc->pipe;
a7516a05
JB		 4328 u32 fp, fp2 = 0;
4329
4330 if (IS_PINEVIEW(dev)) {
7429e9d4 4331 fp = pnv_dpll_compute_fp(&crtc->config.dpll);
a7516a05 4332 if (reduced_clock)
7429e9d4 4333 fp2 = pnv_dpll_compute_fp(reduced_clock);
a7516a05 4334 } else {
7429e9d4 4335 fp = i9xx_dpll_compute_fp(&crtc->config.dpll);
a7516a05 4336 if (reduced_clock)
7429e9d4 4337 fp2 = i9xx_dpll_compute_fp(reduced_clock);
a7516a05
JB		 4338 }
4339
4340 I915_WRITE(FP0(pipe), fp);
8bcc2795 4341 crtc->config.dpll_hw_state.fp0 = fp;
a7516a05 4342
f47709a9
DV		 4343 crtc->lowfreq_avail = false;
4344 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
a7516a05
JB		 4345 reduced_clock && i915_powersave) {
4346 I915_WRITE(FP1(pipe), fp2);
8bcc2795 4347 crtc->config.dpll_hw_state.fp1 = fp2;
f47709a9 4348 crtc->lowfreq_avail = true;
a7516a05
JB		 4349 } else {
4350 I915_WRITE(FP1(pipe), fp);
8bcc2795 4351 crtc->config.dpll_hw_state.fp1 = fp;
a7516a05
JB		 4352 }
4353}
4354
5e69f97f
CML		 4355static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe
4356 pipe)
89b667f8
JB		 4357{
4358 u32 reg_val;
4359
4360 /*
4361 * PLLB opamp always calibrates to max value of 0x3f, force enable it
4362 * and set it to a reasonable value instead.
4363 */
5e69f97f 4364 reg_val = vlv_dpio_read(dev_priv, pipe, DPIO_IREF(1));
89b667f8
JB		 4365 reg_val &= 0xffffff00;
4366 reg_val |= 0x00000030;
5e69f97f 4367 vlv_dpio_write(dev_priv, pipe, DPIO_IREF(1), reg_val);
89b667f8 4368
5e69f97f 4369 reg_val = vlv_dpio_read(dev_priv, pipe, DPIO_CALIBRATION);
89b667f8
JB		 4370 reg_val &= 0x8cffffff;
4371 reg_val = 0x8c000000;
5e69f97f 4372 vlv_dpio_write(dev_priv, pipe, DPIO_CALIBRATION, reg_val);
89b667f8 4373
5e69f97f 4374 reg_val = vlv_dpio_read(dev_priv, pipe, DPIO_IREF(1));
89b667f8 4375 reg_val &= 0xffffff00;
5e69f97f 4376 vlv_dpio_write(dev_priv, pipe, DPIO_IREF(1), reg_val);
89b667f8 4377
5e69f97f 4378 reg_val = vlv_dpio_read(dev_priv, pipe, DPIO_CALIBRATION);
89b667f8
JB		 4379 reg_val &= 0x00ffffff;
4380 reg_val |= 0xb0000000;
5e69f97f 4381 vlv_dpio_write(dev_priv, pipe, DPIO_CALIBRATION, reg_val);
89b667f8
JB		 4382}
4383
b551842d
DV		 4384static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,
4385 struct intel_link_m_n *m_n)
4386{
4387 struct drm_device *dev = crtc->base.dev;
4388 struct drm_i915_private *dev_priv = dev->dev_private;
4389 int pipe = crtc->pipe;
4390
e3b95f1e
DV		 4391 I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
4392 I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n);
4393 I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m);
4394 I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n);
b551842d
DV		 4395}
4396
4397static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
4398 struct intel_link_m_n *m_n)
4399{
4400 struct drm_device *dev = crtc->base.dev;
4401 struct drm_i915_private *dev_priv = dev->dev_private;
4402 int pipe = crtc->pipe;
4403 enum transcoder transcoder = crtc->config.cpu_transcoder;
4404
4405 if (INTEL_INFO(dev)->gen >= 5) {
4406 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m);
4407 I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n);
4408 I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m);
4409 I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n);
4410 } else {
e3b95f1e
DV		 4411 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
4412 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n);
4413 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m);
4414 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n);
b551842d
DV		 4415 }
4416}
4417
03afc4a2
DV		 4418static void intel_dp_set_m_n(struct intel_crtc *crtc)
4419{
4420 if (crtc->config.has_pch_encoder)
4421 intel_pch_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
4422 else
4423 intel_cpu_transcoder_set_m_n(crtc, &crtc->config.dp_m_n);
4424}
4425
f47709a9 4426static void vlv_update_pll(struct intel_crtc *crtc)
a0c4da24 4427{
f47709a9 4428 struct drm_device *dev = crtc->base.dev;
a0c4da24 4429 struct drm_i915_private *dev_priv = dev->dev_private;
f47709a9 4430 int pipe = crtc->pipe;
89b667f8 4431 u32 dpll, mdiv;
a0c4da24 4432 u32 bestn, bestm1, bestm2, bestp1, bestp2;
198a037f 4433 u32 coreclk, reg_val, dpll_md;
a0c4da24 4434
09153000
DV		 4435 mutex_lock(&dev_priv->dpio_lock);
4436
f47709a9
DV		 4437 bestn = crtc->config.dpll.n;
4438 bestm1 = crtc->config.dpll.m1;
4439 bestm2 = crtc->config.dpll.m2;
4440 bestp1 = crtc->config.dpll.p1;
4441 bestp2 = crtc->config.dpll.p2;
a0c4da24 4442
89b667f8
JB		 4443 /* See eDP HDMI DPIO driver vbios notes doc */
4444
4445 /* PLL B needs special handling */
4446 if (pipe)
5e69f97f 4447 vlv_pllb_recal_opamp(dev_priv, pipe);
89b667f8
JB		 4448
4449 /* Set up Tx target for periodic Rcomp update */
5e69f97f 4450 vlv_dpio_write(dev_priv, pipe, DPIO_IREF_BCAST, 0x0100000f);
89b667f8
JB		 4451
4452 /* Disable target IRef on PLL */
5e69f97f 4453 reg_val = vlv_dpio_read(dev_priv, pipe, DPIO_IREF_CTL(pipe));
89b667f8 4454 reg_val &= 0x00ffffff;
5e69f97f 4455 vlv_dpio_write(dev_priv, pipe, DPIO_IREF_CTL(pipe), reg_val);
89b667f8
JB		 4456
4457 /* Disable fast lock */
5e69f97f 4458 vlv_dpio_write(dev_priv, pipe, DPIO_FASTCLK_DISABLE, 0x610);
89b667f8
JB		 4459
4460 /* Set idtafcrecal before PLL is enabled */
a0c4da24
JB		 4461 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
4462 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
4463 mdiv |= ((bestn << DPIO_N_SHIFT));
a0c4da24 4464 mdiv |= (1 << DPIO_K_SHIFT);
7df5080b
JB		 4465
4466 /*
4467 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
4468 * but we don't support that).
4469 * Note: don't use the DAC post divider as it seems unstable.
4470 */
4471 mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT);
5e69f97f 4472 vlv_dpio_write(dev_priv, pipe, DPIO_DIV(pipe), mdiv);
a0c4da24 4473
a0c4da24 4474 mdiv |= DPIO_ENABLE_CALIBRATION;
5e69f97f 4475 vlv_dpio_write(dev_priv, pipe, DPIO_DIV(pipe), mdiv);
a0c4da24 4476
89b667f8 4477 /* Set HBR and RBR LPF coefficients */
ff9a6750 4478 if (crtc->config.port_clock == 162000 ||
99750bd4 4479 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_ANALOG) ||
89b667f8 4480 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI))
5e69f97f 4481 vlv_dpio_write(dev_priv, pipe, DPIO_LPF_COEFF(pipe),
885b0120 4482 0x009f0003);
89b667f8 4483 else
5e69f97f 4484 vlv_dpio_write(dev_priv, pipe, DPIO_LPF_COEFF(pipe),
89b667f8
JB		 4485 0x00d0000f);
4486
4487 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP) ||
4488 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) {
4489 /* Use SSC source */
4490 if (!pipe)
5e69f97f 4491 vlv_dpio_write(dev_priv, pipe, DPIO_REFSFR(pipe),
89b667f8
JB		 4492 0x0df40000);
4493 else
5e69f97f 4494 vlv_dpio_write(dev_priv, pipe, DPIO_REFSFR(pipe),
89b667f8
JB		 4495 0x0df70000);
4496 } else { /* HDMI or VGA */
4497 /* Use bend source */
4498 if (!pipe)
5e69f97f 4499 vlv_dpio_write(dev_priv, pipe, DPIO_REFSFR(pipe),
89b667f8
JB		 4500 0x0df70000);
4501 else
5e69f97f 4502 vlv_dpio_write(dev_priv, pipe, DPIO_REFSFR(pipe),
89b667f8
JB		 4503 0x0df40000);
4504 }
a0c4da24 4505
5e69f97f 4506 coreclk = vlv_dpio_read(dev_priv, pipe, DPIO_CORE_CLK(pipe));
89b667f8
JB		 4507 coreclk = (coreclk & 0x0000ff00) | 0x01c00000;
4508 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT) ||
4509 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP))
4510 coreclk |= 0x01000000;
5e69f97f 4511 vlv_dpio_write(dev_priv, pipe, DPIO_CORE_CLK(pipe), coreclk);
a0c4da24 4512
5e69f97f 4513 vlv_dpio_write(dev_priv, pipe, DPIO_PLL_CML(pipe), 0x87871000);
a0c4da24 4514
89b667f8
JB		 4515 /* Enable DPIO clock input */
4516 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
4517 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
4518 if (pipe)
4519 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
a0c4da24
JB		 4520
4521 dpll |= DPLL_VCO_ENABLE;
8bcc2795
DV		 4522 crtc->config.dpll_hw_state.dpll = dpll;
4523
ef1b460d
DV		 4524 dpll_md = (crtc->config.pixel_multiplier - 1)
4525 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
8bcc2795
DV		 4526 crtc->config.dpll_hw_state.dpll_md = dpll_md;
4527
89b667f8
JB		 4528 if (crtc->config.has_dp_encoder)
4529 intel_dp_set_m_n(crtc);
09153000
DV		 4530
4531 mutex_unlock(&dev_priv->dpio_lock);
a0c4da24
JB		 4532}
4533
f47709a9
DV		 4534static void i9xx_update_pll(struct intel_crtc *crtc,
4535 intel_clock_t *reduced_clock,
eb1cbe48
DV		 4536 int num_connectors)
4537{
f47709a9 4538 struct drm_device *dev = crtc->base.dev;
eb1cbe48 4539 struct drm_i915_private *dev_priv = dev->dev_private;
eb1cbe48
DV		 4540 u32 dpll;
4541 bool is_sdvo;
f47709a9 4542 struct dpll *clock = &crtc->config.dpll;
eb1cbe48 4543
f47709a9 4544 i9xx_update_pll_dividers(crtc, reduced_clock);
2a8f64ca 4545
f47709a9
DV		 4546 is_sdvo = intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_SDVO) ||
4547 intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI);
eb1cbe48
DV		 4548
4549 dpll = DPLL_VGA_MODE_DIS;
4550
f47709a9 4551 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS))
eb1cbe48
DV		 4552 dpll |= DPLLB_MODE_LVDS;
4553 else
4554 dpll |= DPLLB_MODE_DAC_SERIAL;
6cc5f341 4555
ef1b460d 4556 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
198a037f
DV		 4557 dpll |= (crtc->config.pixel_multiplier - 1)
4558 << SDVO_MULTIPLIER_SHIFT_HIRES;
eb1cbe48 4559 }
198a037f
DV		 4560
4561 if (is_sdvo)
4a33e48d 4562 dpll |= DPLL_SDVO_HIGH_SPEED;
198a037f 4563
f47709a9 4564 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT))
4a33e48d 4565 dpll |= DPLL_SDVO_HIGH_SPEED;
eb1cbe48
DV		 4566
4567 /* compute bitmask from p1 value */
4568 if (IS_PINEVIEW(dev))
4569 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4570 else {
4571 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4572 if (IS_G4X(dev) && reduced_clock)
4573 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4574 }
4575 switch (clock->p2) {
4576 case 5:
4577 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4578 break;
4579 case 7:
4580 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4581 break;
4582 case 10:
4583 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4584 break;
4585 case 14:
4586 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4587 break;
4588 }
4589 if (INTEL_INFO(dev)->gen >= 4)
4590 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4591
09ede541 4592 if (crtc->config.sdvo_tv_clock)
eb1cbe48 4593 dpll |= PLL_REF_INPUT_TVCLKINBC;
f47709a9 4594 else if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
eb1cbe48
DV		 4595 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4596 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4597 else
4598 dpll |= PLL_REF_INPUT_DREFCLK;
4599
4600 dpll |= DPLL_VCO_ENABLE;
8bcc2795
DV		 4601 crtc->config.dpll_hw_state.dpll = dpll;
4602
eb1cbe48 4603 if (INTEL_INFO(dev)->gen >= 4) {
ef1b460d
DV		 4604 u32 dpll_md = (crtc->config.pixel_multiplier - 1)
4605 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
8bcc2795 4606 crtc->config.dpll_hw_state.dpll_md = dpll_md;
eb1cbe48 4607 }
66e3d5c0
DV		 4608
4609 if (crtc->config.has_dp_encoder)
4610 intel_dp_set_m_n(crtc);
eb1cbe48
DV		 4611}
4612
f47709a9 4613static void i8xx_update_pll(struct intel_crtc *crtc,
f47709a9 4614 intel_clock_t *reduced_clock,
eb1cbe48
DV		 4615 int num_connectors)
4616{
f47709a9 4617 struct drm_device *dev = crtc->base.dev;
eb1cbe48 4618 struct drm_i915_private *dev_priv = dev->dev_private;
eb1cbe48 4619 u32 dpll;
f47709a9 4620 struct dpll *clock = &crtc->config.dpll;
eb1cbe48 4621
f47709a9 4622 i9xx_update_pll_dividers(crtc, reduced_clock);
2a8f64ca 4623
eb1cbe48
DV		 4624 dpll = DPLL_VGA_MODE_DIS;
4625
f47709a9 4626 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) {
eb1cbe48
DV		 4627 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4628 } else {
4629 if (clock->p1 == 2)
4630 dpll |= PLL_P1_DIVIDE_BY_TWO;
4631 else
4632 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4633 if (clock->p2 == 4)
4634 dpll |= PLL_P2_DIVIDE_BY_4;
4635 }
4636
4a33e48d
DV		 4637 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DVO))
4638 dpll |= DPLL_DVO_2X_MODE;
4639
f47709a9 4640 if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) &&
eb1cbe48
DV		 4641 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4642 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4643 else
4644 dpll |= PLL_REF_INPUT_DREFCLK;
4645
4646 dpll |= DPLL_VCO_ENABLE;
8bcc2795 4647 crtc->config.dpll_hw_state.dpll = dpll;
eb1cbe48
DV		 4648}
4649
8a654f3b 4650static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)
b0e77b9c
PZ		 4651{
4652 struct drm_device *dev = intel_crtc->base.dev;
4653 struct drm_i915_private *dev_priv = dev->dev_private;
4654 enum pipe pipe = intel_crtc->pipe;
3b117c8f 4655 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
8a654f3b
DV		 4656 struct drm_display_mode *adjusted_mode =
4657 &intel_crtc->config.adjusted_mode;
4658 struct drm_display_mode *mode = &intel_crtc->config.requested_mode;
4d8a62ea
DV		 4659 uint32_t vsyncshift, crtc_vtotal, crtc_vblank_end;
4660
4661 /* We need to be careful not to changed the adjusted mode, for otherwise
4662 * the hw state checker will get angry at the mismatch. */
4663 crtc_vtotal = adjusted_mode->crtc_vtotal;
4664 crtc_vblank_end = adjusted_mode->crtc_vblank_end;
b0e77b9c
PZ		 4665
4666 if (!IS_GEN2(dev) && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
4667 /* the chip adds 2 halflines automatically */
4d8a62ea
DV		 4668 crtc_vtotal -= 1;
4669 crtc_vblank_end -= 1;
b0e77b9c
PZ		 4670 vsyncshift = adjusted_mode->crtc_hsync_start
4671 - adjusted_mode->crtc_htotal / 2;
4672 } else {
4673 vsyncshift = 0;
4674 }
4675
4676 if (INTEL_INFO(dev)->gen > 3)
fe2b8f9d 4677 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
b0e77b9c 4678
fe2b8f9d 4679 I915_WRITE(HTOTAL(cpu_transcoder),
b0e77b9c
PZ		 4680 (adjusted_mode->crtc_hdisplay - 1) |
4681 ((adjusted_mode->crtc_htotal - 1) << 16));
fe2b8f9d 4682 I915_WRITE(HBLANK(cpu_transcoder),
b0e77b9c
PZ		 4683 (adjusted_mode->crtc_hblank_start - 1) |
4684 ((adjusted_mode->crtc_hblank_end - 1) << 16));
fe2b8f9d 4685 I915_WRITE(HSYNC(cpu_transcoder),
b0e77b9c
PZ		 4686 (adjusted_mode->crtc_hsync_start - 1) |
4687 ((adjusted_mode->crtc_hsync_end - 1) << 16));
4688
fe2b8f9d 4689 I915_WRITE(VTOTAL(cpu_transcoder),
b0e77b9c 4690 (adjusted_mode->crtc_vdisplay - 1) |
4d8a62ea 4691 ((crtc_vtotal - 1) << 16));
fe2b8f9d 4692 I915_WRITE(VBLANK(cpu_transcoder),
b0e77b9c 4693 (adjusted_mode->crtc_vblank_start - 1) |
4d8a62ea 4694 ((crtc_vblank_end - 1) << 16));
fe2b8f9d 4695 I915_WRITE(VSYNC(cpu_transcoder),
b0e77b9c
PZ		 4696 (adjusted_mode->crtc_vsync_start - 1) |
4697 ((adjusted_mode->crtc_vsync_end - 1) << 16));
4698
b5e508d4
PZ		 4699 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
4700 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
4701 * documented on the DDI_FUNC_CTL register description, EDP Input Select
4702 * bits. */
4703 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
4704 (pipe == PIPE_B || pipe == PIPE_C))
4705 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
4706
b0e77b9c
PZ		 4707 /* pipesrc controls the size that is scaled from, which should
4708 * always be the user's requested size.
4709 */
4710 I915_WRITE(PIPESRC(pipe),
4711 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
4712}
4713
1bd1bd80
DV		 4714static void intel_get_pipe_timings(struct intel_crtc *crtc,
4715 struct intel_crtc_config *pipe_config)
4716{
4717 struct drm_device *dev = crtc->base.dev;
4718 struct drm_i915_private *dev_priv = dev->dev_private;
4719 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
4720 uint32_t tmp;
4721
4722 tmp = I915_READ(HTOTAL(cpu_transcoder));
4723 pipe_config->adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1;
4724 pipe_config->adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1;
4725 tmp = I915_READ(HBLANK(cpu_transcoder));
4726 pipe_config->adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1;
4727 pipe_config->adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1;
4728 tmp = I915_READ(HSYNC(cpu_transcoder));
4729 pipe_config->adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1;
4730 pipe_config->adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1;
4731
4732 tmp = I915_READ(VTOTAL(cpu_transcoder));
4733 pipe_config->adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1;
4734 pipe_config->adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1;
4735 tmp = I915_READ(VBLANK(cpu_transcoder));
4736 pipe_config->adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1;
4737 pipe_config->adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1;
4738 tmp = I915_READ(VSYNC(cpu_transcoder));
4739 pipe_config->adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1;
4740 pipe_config->adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1;
4741
4742 if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) {
4743 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;
4744 pipe_config->adjusted_mode.crtc_vtotal += 1;
4745 pipe_config->adjusted_mode.crtc_vblank_end += 1;
4746 }
4747
4748 tmp = I915_READ(PIPESRC(crtc->pipe));
4749 pipe_config->requested_mode.vdisplay = (tmp & 0xffff) + 1;
4750 pipe_config->requested_mode.hdisplay = ((tmp >> 16) & 0xffff) + 1;
4751}
4752
babea61d
JB		 4753static void intel_crtc_mode_from_pipe_config(struct intel_crtc *intel_crtc,
4754 struct intel_crtc_config *pipe_config)
4755{
4756 struct drm_crtc *crtc = &intel_crtc->base;
4757
4758 crtc->mode.hdisplay = pipe_config->adjusted_mode.crtc_hdisplay;
4759 crtc->mode.htotal = pipe_config->adjusted_mode.crtc_htotal;
4760 crtc->mode.hsync_start = pipe_config->adjusted_mode.crtc_hsync_start;
4761 crtc->mode.hsync_end = pipe_config->adjusted_mode.crtc_hsync_end;
4762
4763 crtc->mode.vdisplay = pipe_config->adjusted_mode.crtc_vdisplay;
4764 crtc->mode.vtotal = pipe_config->adjusted_mode.crtc_vtotal;
4765 crtc->mode.vsync_start = pipe_config->adjusted_mode.crtc_vsync_start;
4766 crtc->mode.vsync_end = pipe_config->adjusted_mode.crtc_vsync_end;
4767
4768 crtc->mode.flags = pipe_config->adjusted_mode.flags;
4769
4770 crtc->mode.clock = pipe_config->adjusted_mode.clock;
4771 crtc->mode.flags |= pipe_config->adjusted_mode.flags;
4772}
4773
84b046f3
DV		 4774static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
4775{
4776 struct drm_device *dev = intel_crtc->base.dev;
4777 struct drm_i915_private *dev_priv = dev->dev_private;
4778 uint32_t pipeconf;
4779
9f11a9e4 4780 pipeconf = 0;
84b046f3
DV		 4781
4782 if (intel_crtc->pipe == 0 && INTEL_INFO(dev)->gen < 4) {
4783 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4784 * core speed.
4785 *
4786 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4787 * pipe == 0 check?
4788 */
4789 if (intel_crtc->config.requested_mode.clock >
4790 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
4791 pipeconf |= PIPECONF_DOUBLE_WIDE;
84b046f3
DV		 4792 }
4793
ff9ce46e
DV		 4794 /* only g4x and later have fancy bpc/dither controls */
4795 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
ff9ce46e
DV		 4796 /* Bspec claims that we can't use dithering for 30bpp pipes. */
4797 if (intel_crtc->config.dither && intel_crtc->config.pipe_bpp != 30)
4798 pipeconf |= PIPECONF_DITHER_EN |
84b046f3 4799 PIPECONF_DITHER_TYPE_SP;
84b046f3 4800
ff9ce46e
DV		 4801 switch (intel_crtc->config.pipe_bpp) {
4802 case 18:
4803 pipeconf |= PIPECONF_6BPC;
4804 break;
4805 case 24:
4806 pipeconf |= PIPECONF_8BPC;
4807 break;
4808 case 30:
4809 pipeconf |= PIPECONF_10BPC;
4810 break;
4811 default:
4812 /* Case prevented by intel_choose_pipe_bpp_dither. */
4813 BUG();
84b046f3
DV		 4814 }
4815 }
4816
4817 if (HAS_PIPE_CXSR(dev)) {
4818 if (intel_crtc->lowfreq_avail) {
4819 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
4820 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
4821 } else {
4822 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
84b046f3
DV		 4823 }
4824 }
4825
84b046f3
DV		 4826 if (!IS_GEN2(dev) &&
4827 intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
4828 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
4829 else
4830 pipeconf |= PIPECONF_PROGRESSIVE;
4831
9f11a9e4
DV		 4832 if (IS_VALLEYVIEW(dev) && intel_crtc->config.limited_color_range)
4833 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;
9c8e09b7 4834
84b046f3
DV		 4835 I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf);
4836 POSTING_READ(PIPECONF(intel_crtc->pipe));
4837}
4838
f564048e 4839static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
f564048e 4840 int x, int y,
94352cf9 4841 struct drm_framebuffer *fb)
79e53945
JB		 4842{
4843 struct drm_device *dev = crtc->dev;
4844 struct drm_i915_private *dev_priv = dev->dev_private;
4845 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
b8cecdf5 4846 struct drm_display_mode *mode = &intel_crtc->config.requested_mode;
79e53945 4847 int pipe = intel_crtc->pipe;
80824003 4848 int plane = intel_crtc->plane;
c751ce4f 4849 int refclk, num_connectors = 0;
652c393a 4850 intel_clock_t clock, reduced_clock;
84b046f3 4851 u32 dspcntr;
a16af721 4852 bool ok, has_reduced_clock = false;
e9fd1c02 4853 bool is_lvds = false, is_dsi = false;
5eddb70b 4854 struct intel_encoder *encoder;
d4906093 4855 const intel_limit_t *limit;
5c3b82e2 4856 int ret;
79e53945 4857
6c2b7c12 4858 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4859 switch (encoder->type) {
79e53945
JB		 4860 case INTEL_OUTPUT_LVDS:
4861 is_lvds = true;
4862 break;
e9fd1c02
JN		 4863 case INTEL_OUTPUT_DSI:
4864 is_dsi = true;
4865 break;
79e53945 4866 }
43565a06 4867
c751ce4f 4868 num_connectors++;
79e53945
JB		 4869 }
4870
c65d77d8 4871 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4872
65ce4bf5 4873 if (!is_dsi && !intel_crtc->config.clock_set) {
e9fd1c02
JN		 4874 /*
4875 * Returns a set of divisors for the desired target clock with
4876 * the given refclk, or FALSE. The returned values represent
4877 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
4878 * 2) / p1 / p2.
4879 */
4880 limit = intel_limit(crtc, refclk);
4881 ok = dev_priv->display.find_dpll(limit, crtc,
4882 intel_crtc->config.port_clock,
4883 refclk, NULL, &clock);
4884 if (!ok && !intel_crtc->config.clock_set) {
4885 DRM_ERROR("Couldn't find PLL settings for mode!\n");
4886 return -EINVAL;
4887 }
79e53945
JB		 4888 }
4889
cda4b7d3 4890 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4891 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4892
e9fd1c02 4893 if (!is_dsi && is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4894 /*
4895 * Ensure we match the reduced clock's P to the target clock.
4896 * If the clocks don't match, we can't switch the display clock
4897 * by using the FP0/FP1. In such case we will disable the LVDS
4898 * downclock feature.
4899 */
65ce4bf5 4900 limit = intel_limit(crtc, refclk);
ee9300bb
DV		 4901 has_reduced_clock =
4902 dev_priv->display.find_dpll(limit, crtc,
5eddb70b 4903 dev_priv->lvds_downclock,
ee9300bb 4904 refclk, &clock,
5eddb70b 4905 &reduced_clock);
7026d4ac 4906 }
f47709a9
DV		 4907 /* Compat-code for transition, will disappear. */
4908 if (!intel_crtc->config.clock_set) {
4909 intel_crtc->config.dpll.n = clock.n;
4910 intel_crtc->config.dpll.m1 = clock.m1;
4911 intel_crtc->config.dpll.m2 = clock.m2;
4912 intel_crtc->config.dpll.p1 = clock.p1;
4913 intel_crtc->config.dpll.p2 = clock.p2;
4914 }
7026d4ac 4915
e9fd1c02 4916 if (IS_GEN2(dev)) {
8a654f3b 4917 i8xx_update_pll(intel_crtc,
2a8f64ca
VP		 4918 has_reduced_clock ? &reduced_clock : NULL,
4919 num_connectors);
e9fd1c02
JN		 4920 } else if (IS_VALLEYVIEW(dev)) {
4921 if (!is_dsi)
4922 vlv_update_pll(intel_crtc);
4923 } else {
f47709a9 4924 i9xx_update_pll(intel_crtc,
eb1cbe48 4925 has_reduced_clock ? &reduced_clock : NULL,
89b667f8 4926 num_connectors);
e9fd1c02 4927 }
79e53945 4928
79e53945
JB		 4929 /* Set up the display plane register */
4930 dspcntr = DISPPLANE_GAMMA_ENABLE;
4931
da6ecc5d
JB		 4932 if (!IS_VALLEYVIEW(dev)) {
4933 if (pipe == 0)
4934 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4935 else
4936 dspcntr |= DISPPLANE_SEL_PIPE_B;
4937 }
79e53945 4938
8a654f3b 4939 intel_set_pipe_timings(intel_crtc);
5eddb70b
CW		 4940
4941 /* pipesrc and dspsize control the size that is scaled from,
4942 * which should always be the user's requested size.
79e53945 4943 */
929c77fb
EA		 4944 I915_WRITE(DSPSIZE(plane),
4945 ((mode->vdisplay - 1) << 16) |
4946 (mode->hdisplay - 1));
4947 I915_WRITE(DSPPOS(plane), 0);
2c07245f 4948
84b046f3
DV		 4949 i9xx_set_pipeconf(intel_crtc);
4950
f564048e
EA		 4951 I915_WRITE(DSPCNTR(plane), dspcntr);
4952 POSTING_READ(DSPCNTR(plane));
4953
94352cf9 4954 ret = intel_pipe_set_base(crtc, x, y, fb);
f564048e 4955
f564048e
EA		 4956 return ret;
4957}
4958
2fa2fe9a
DV		 4959static void i9xx_get_pfit_config(struct intel_crtc *crtc,
4960 struct intel_crtc_config *pipe_config)
4961{
4962 struct drm_device *dev = crtc->base.dev;
4963 struct drm_i915_private *dev_priv = dev->dev_private;
4964 uint32_t tmp;
4965
4966 tmp = I915_READ(PFIT_CONTROL);
06922821
DV		 4967 if (!(tmp & PFIT_ENABLE))
4968 return;
2fa2fe9a 4969
06922821 4970 /* Check whether the pfit is attached to our pipe. */
2fa2fe9a
DV		 4971 if (INTEL_INFO(dev)->gen < 4) {
4972 if (crtc->pipe != PIPE_B)
4973 return;
2fa2fe9a
DV		 4974 } else {
4975 if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT))
4976 return;
4977 }
4978
06922821 4979 pipe_config->gmch_pfit.control = tmp;
2fa2fe9a
DV		 4980 pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);
4981 if (INTEL_INFO(dev)->gen < 5)
4982 pipe_config->gmch_pfit.lvds_border_bits =
4983 I915_READ(LVDS) & LVDS_BORDER_ENABLE;
4984}
4985
0e8ffe1b
DV		 4986static bool i9xx_get_pipe_config(struct intel_crtc *crtc,
4987 struct intel_crtc_config *pipe_config)
4988{
4989 struct drm_device *dev = crtc->base.dev;
4990 struct drm_i915_private *dev_priv = dev->dev_private;
4991 uint32_t tmp;
4992
e143a21c 4993 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62 4994 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
eccb140b 4995
0e8ffe1b
DV		 4996 tmp = I915_READ(PIPECONF(crtc->pipe));
4997 if (!(tmp & PIPECONF_ENABLE))
4998 return false;
4999
42571aef
VS		 5000 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
5001 switch (tmp & PIPECONF_BPC_MASK) {
5002 case PIPECONF_6BPC:
5003 pipe_config->pipe_bpp = 18;
5004 break;
5005 case PIPECONF_8BPC:
5006 pipe_config->pipe_bpp = 24;
5007 break;
5008 case PIPECONF_10BPC:
5009 pipe_config->pipe_bpp = 30;
5010 break;
5011 default:
5012 break;
5013 }
5014 }
5015
1bd1bd80
DV		 5016 intel_get_pipe_timings(crtc, pipe_config);
5017
2fa2fe9a
DV		 5018 i9xx_get_pfit_config(crtc, pipe_config);
5019
6c49f241
DV		 5020 if (INTEL_INFO(dev)->gen >= 4) {
5021 tmp = I915_READ(DPLL_MD(crtc->pipe));
5022 pipe_config->pixel_multiplier =
5023 ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK)
5024 >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;
8bcc2795 5025 pipe_config->dpll_hw_state.dpll_md = tmp;
6c49f241
DV		 5026 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
5027 tmp = I915_READ(DPLL(crtc->pipe));
5028 pipe_config->pixel_multiplier =
5029 ((tmp & SDVO_MULTIPLIER_MASK)
5030 >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1;
5031 } else {
5032 /* Note that on i915G/GM the pixel multiplier is in the sdvo
5033 * port and will be fixed up in the encoder->get_config
5034 * function. */
5035 pipe_config->pixel_multiplier = 1;
5036 }
8bcc2795
DV		 5037 pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe));
5038 if (!IS_VALLEYVIEW(dev)) {
5039 pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe));
5040 pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe));
165e901c
VS		 5041 } else {
5042 /* Mask out read-only status bits. */
5043 pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV |
5044 DPLL_PORTC_READY_MASK |
5045 DPLL_PORTB_READY_MASK);
8bcc2795 5046 }
6c49f241 5047
0e8ffe1b
DV		 5048 return true;
5049}
5050
dde86e2d 5051static void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 5052{
5053 struct drm_i915_private *dev_priv = dev->dev_private;
5054 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 5055 struct intel_encoder *encoder;
74cfd7ac 5056 u32 val, final;
13d83a67 5057 bool has_lvds = false;
199e5d79 5058 bool has_cpu_edp = false;
199e5d79 5059 bool has_panel = false;
99eb6a01
KP		 5060 bool has_ck505 = false;
5061 bool can_ssc = false;
13d83a67
JB		 5062
5063 /* We need to take the global config into account */
199e5d79
KP		 5064 list_for_each_entry(encoder, &mode_config->encoder_list,
5065 base.head) {
5066 switch (encoder->type) {
5067 case INTEL_OUTPUT_LVDS:
5068 has_panel = true;
5069 has_lvds = true;
5070 break;
5071 case INTEL_OUTPUT_EDP:
5072 has_panel = true;
2de6905f 5073 if (enc_to_dig_port(&encoder->base)->port == PORT_A)
199e5d79
KP		 5074 has_cpu_edp = true;
5075 break;
13d83a67
JB		 5076 }
5077 }
5078
99eb6a01 5079 if (HAS_PCH_IBX(dev)) {
41aa3448 5080 has_ck505 = dev_priv->vbt.display_clock_mode;
99eb6a01
KP		 5081 can_ssc = has_ck505;
5082 } else {
5083 has_ck505 = false;
5084 can_ssc = true;
5085 }
5086
2de6905f
ID		 5087 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
5088 has_panel, has_lvds, has_ck505);
13d83a67
JB		 5089
5090 /* Ironlake: try to setup display ref clock before DPLL
5091 * enabling. This is only under driver's control after
5092 * PCH B stepping, previous chipset stepping should be
5093 * ignoring this setting.
5094 */
74cfd7ac
CW		 5095 val = I915_READ(PCH_DREF_CONTROL);
5096
5097 /* As we must carefully and slowly disable/enable each source in turn,
5098 * compute the final state we want first and check if we need to
5099 * make any changes at all.
5100 */
5101 final = val;
5102 final &= ~DREF_NONSPREAD_SOURCE_MASK;
5103 if (has_ck505)
5104 final |= DREF_NONSPREAD_CK505_ENABLE;
5105 else
5106 final |= DREF_NONSPREAD_SOURCE_ENABLE;
5107
5108 final &= ~DREF_SSC_SOURCE_MASK;
5109 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
5110 final &= ~DREF_SSC1_ENABLE;
5111
5112 if (has_panel) {
5113 final |= DREF_SSC_SOURCE_ENABLE;
5114
5115 if (intel_panel_use_ssc(dev_priv) && can_ssc)
5116 final |= DREF_SSC1_ENABLE;
5117
5118 if (has_cpu_edp) {
5119 if (intel_panel_use_ssc(dev_priv) && can_ssc)
5120 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
5121 else
5122 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
5123 } else
5124 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5125 } else {
5126 final |= DREF_SSC_SOURCE_DISABLE;
5127 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5128 }
5129
5130 if (final == val)
5131 return;
5132
13d83a67 5133 /* Always enable nonspread source */
74cfd7ac 5134 val &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 5135
99eb6a01 5136 if (has_ck505)
74cfd7ac 5137 val |= DREF_NONSPREAD_CK505_ENABLE;
99eb6a01 5138 else
74cfd7ac 5139 val |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 5140
199e5d79 5141 if (has_panel) {
74cfd7ac
CW		 5142 val &= ~DREF_SSC_SOURCE_MASK;
5143 val |= DREF_SSC_SOURCE_ENABLE;
13d83a67 5144
199e5d79 5145 /* SSC must be turned on before enabling the CPU output */
99eb6a01 5146 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 5147 DRM_DEBUG_KMS("Using SSC on panel\n");
74cfd7ac 5148 val |= DREF_SSC1_ENABLE;
e77166b5 5149 } else
74cfd7ac 5150 val &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 5151
5152 /* Get SSC going before enabling the outputs */
74cfd7ac 5153 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 5154 POSTING_READ(PCH_DREF_CONTROL);
5155 udelay(200);
5156
74cfd7ac 5157 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
13d83a67
JB		 5158
5159 /* Enable CPU source on CPU attached eDP */
199e5d79 5160 if (has_cpu_edp) {
99eb6a01 5161 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 5162 DRM_DEBUG_KMS("Using SSC on eDP\n");
74cfd7ac 5163 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 5164 }
13d83a67 5165 else
74cfd7ac 5166 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79 5167 } else
74cfd7ac 5168 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
199e5d79 5169
74cfd7ac 5170 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 5171 POSTING_READ(PCH_DREF_CONTROL);
5172 udelay(200);
5173 } else {
5174 DRM_DEBUG_KMS("Disabling SSC entirely\n");
5175
74cfd7ac 5176 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
199e5d79
KP		 5177
5178 /* Turn off CPU output */
74cfd7ac 5179 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
199e5d79 5180
74cfd7ac 5181 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 5182 POSTING_READ(PCH_DREF_CONTROL);
5183 udelay(200);
5184
5185 /* Turn off the SSC source */
74cfd7ac
CW		 5186 val &= ~DREF_SSC_SOURCE_MASK;
5187 val |= DREF_SSC_SOURCE_DISABLE;
199e5d79
KP		 5188
5189 /* Turn off SSC1 */
74cfd7ac 5190 val &= ~DREF_SSC1_ENABLE;
199e5d79 5191
74cfd7ac 5192 I915_WRITE(PCH_DREF_CONTROL, val);
13d83a67
JB		 5193 POSTING_READ(PCH_DREF_CONTROL);
5194 udelay(200);
5195 }
74cfd7ac
CW		 5196
5197 BUG_ON(val != final);
13d83a67
JB		 5198}
5199
f31f2d55 5200static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)
dde86e2d 5201{
f31f2d55 5202 uint32_t tmp;
dde86e2d 5203
0ff066a9
PZ		 5204 tmp = I915_READ(SOUTH_CHICKEN2);
5205 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
5206 I915_WRITE(SOUTH_CHICKEN2, tmp);
dde86e2d 5207
0ff066a9
PZ		 5208 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
5209 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
5210 DRM_ERROR("FDI mPHY reset assert timeout\n");
dde86e2d 5211
0ff066a9
PZ		 5212 tmp = I915_READ(SOUTH_CHICKEN2);
5213 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
5214 I915_WRITE(SOUTH_CHICKEN2, tmp);
dde86e2d 5215
0ff066a9
PZ		 5216 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
5217 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
5218 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
f31f2d55
PZ		 5219}
5220
5221/* WaMPhyProgramming:hsw */
5222static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)
5223{
5224 uint32_t tmp;
dde86e2d
PZ		 5225
5226 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
5227 tmp &= ~(0xFF << 24);
5228 tmp |= (0x12 << 24);
5229 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
5230
dde86e2d
PZ		 5231 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
5232 tmp |= (1 << 11);
5233 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
5234
5235 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
5236 tmp |= (1 << 11);
5237 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
5238
dde86e2d
PZ		 5239 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
5240 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
5241 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
5242
5243 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
5244 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
5245 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
5246
0ff066a9
PZ		 5247 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
5248 tmp &= ~(7 << 13);
5249 tmp |= (5 << 13);
5250 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
dde86e2d 5251
0ff066a9
PZ		 5252 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
5253 tmp &= ~(7 << 13);
5254 tmp |= (5 << 13);
5255 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
dde86e2d
PZ		 5256
5257 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
5258 tmp &= ~0xFF;
5259 tmp |= 0x1C;
5260 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
5261
5262 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
5263 tmp &= ~0xFF;
5264 tmp |= 0x1C;
5265 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
5266
5267 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
5268 tmp &= ~(0xFF << 16);
5269 tmp |= (0x1C << 16);
5270 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
5271
5272 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
5273 tmp &= ~(0xFF << 16);
5274 tmp |= (0x1C << 16);
5275 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
5276
0ff066a9
PZ		 5277 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
5278 tmp |= (1 << 27);
5279 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
dde86e2d 5280
0ff066a9
PZ		 5281 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
5282 tmp |= (1 << 27);
5283 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
dde86e2d 5284
0ff066a9
PZ		 5285 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
5286 tmp &= ~(0xF << 28);
5287 tmp |= (4 << 28);
5288 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
dde86e2d 5289
0ff066a9
PZ		 5290 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
5291 tmp &= ~(0xF << 28);
5292 tmp |= (4 << 28);
5293 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
f31f2d55
PZ		 5294}
5295
2fa86a1f
PZ		 5296/* Implements 3 different sequences from BSpec chapter "Display iCLK
5297 * Programming" based on the parameters passed:
5298 * - Sequence to enable CLKOUT_DP
5299 * - Sequence to enable CLKOUT_DP without spread
5300 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
5301 */
5302static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,
5303 bool with_fdi)
f31f2d55
PZ		 5304{
5305 struct drm_i915_private *dev_priv = dev->dev_private;
2fa86a1f
PZ		 5306 uint32_t reg, tmp;
5307
5308 if (WARN(with_fdi && !with_spread, "FDI requires downspread\n"))
5309 with_spread = true;
5310 if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE &&
5311 with_fdi, "LP PCH doesn't have FDI\n"))
5312 with_fdi = false;
f31f2d55
PZ		 5313
5314 mutex_lock(&dev_priv->dpio_lock);
5315
5316 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
5317 tmp &= ~SBI_SSCCTL_DISABLE;
5318 tmp |= SBI_SSCCTL_PATHALT;
5319 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
5320
5321 udelay(24);
5322
2fa86a1f
PZ		 5323 if (with_spread) {
5324 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
5325 tmp &= ~SBI_SSCCTL_PATHALT;
5326 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
f31f2d55 5327
2fa86a1f
PZ		 5328 if (with_fdi) {
5329 lpt_reset_fdi_mphy(dev_priv);
5330 lpt_program_fdi_mphy(dev_priv);
5331 }
5332 }
dde86e2d 5333
2fa86a1f
PZ		 5334 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
5335 SBI_GEN0 : SBI_DBUFF0;
5336 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
5337 tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;
5338 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
c00db246
DV		 5339
5340 mutex_unlock(&dev_priv->dpio_lock);
dde86e2d
PZ		 5341}
5342
47701c3b
PZ		 5343/* Sequence to disable CLKOUT_DP */
5344static void lpt_disable_clkout_dp(struct drm_device *dev)
5345{
5346 struct drm_i915_private *dev_priv = dev->dev_private;
5347 uint32_t reg, tmp;
5348
5349 mutex_lock(&dev_priv->dpio_lock);
5350
5351 reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ?
5352 SBI_GEN0 : SBI_DBUFF0;
5353 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
5354 tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;
5355 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
5356
5357 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
5358 if (!(tmp & SBI_SSCCTL_DISABLE)) {
5359 if (!(tmp & SBI_SSCCTL_PATHALT)) {
5360 tmp |= SBI_SSCCTL_PATHALT;
5361 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
5362 udelay(32);
5363 }
5364 tmp |= SBI_SSCCTL_DISABLE;
5365 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
5366 }
5367
5368 mutex_unlock(&dev_priv->dpio_lock);
5369}
5370
bf8fa3d3
PZ		 5371static void lpt_init_pch_refclk(struct drm_device *dev)
5372{
5373 struct drm_mode_config *mode_config = &dev->mode_config;
5374 struct intel_encoder *encoder;
5375 bool has_vga = false;
5376
5377 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
5378 switch (encoder->type) {
5379 case INTEL_OUTPUT_ANALOG:
5380 has_vga = true;
5381 break;
5382 }
5383 }
5384
47701c3b
PZ		 5385 if (has_vga)
5386 lpt_enable_clkout_dp(dev, true, true);
5387 else
5388 lpt_disable_clkout_dp(dev);
bf8fa3d3
PZ		 5389}
5390
dde86e2d
PZ		 5391/*
5392 * Initialize reference clocks when the driver loads
5393 */
5394void intel_init_pch_refclk(struct drm_device *dev)
5395{
5396 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
5397 ironlake_init_pch_refclk(dev);
5398 else if (HAS_PCH_LPT(dev))
5399 lpt_init_pch_refclk(dev);
5400}
5401
d9d444cb
JB		 5402static int ironlake_get_refclk(struct drm_crtc *crtc)
5403{
5404 struct drm_device *dev = crtc->dev;
5405 struct drm_i915_private *dev_priv = dev->dev_private;
5406 struct intel_encoder *encoder;
d9d444cb
JB		 5407 int num_connectors = 0;
5408 bool is_lvds = false;
5409
6c2b7c12 5410 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 5411 switch (encoder->type) {
5412 case INTEL_OUTPUT_LVDS:
5413 is_lvds = true;
5414 break;
d9d444cb
JB		 5415 }
5416 num_connectors++;
5417 }
5418
5419 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
5420 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
41aa3448
RV		 5421 dev_priv->vbt.lvds_ssc_freq);
5422 return dev_priv->vbt.lvds_ssc_freq * 1000;
d9d444cb
JB		 5423 }
5424
5425 return 120000;
5426}
5427
6ff93609 5428static void ironlake_set_pipeconf(struct drm_crtc *crtc)
79e53945 5429{
c8203565 5430 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
79e53945
JB		 5431 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5432 int pipe = intel_crtc->pipe;
c8203565
PZ		 5433 uint32_t val;
5434
78114071 5435 val = 0;
c8203565 5436
965e0c48 5437 switch (intel_crtc->config.pipe_bpp) {
c8203565 5438 case 18:
dfd07d72 5439 val |= PIPECONF_6BPC;
c8203565
PZ		 5440 break;
5441 case 24:
dfd07d72 5442 val |= PIPECONF_8BPC;
c8203565
PZ		 5443 break;
5444 case 30:
dfd07d72 5445 val |= PIPECONF_10BPC;
c8203565
PZ		 5446 break;
5447 case 36:
dfd07d72 5448 val |= PIPECONF_12BPC;
c8203565
PZ		 5449 break;
5450 default:
cc769b62
PZ		 5451 /* Case prevented by intel_choose_pipe_bpp_dither. */
5452 BUG();
c8203565
PZ		 5453 }
5454
d8b32247 5455 if (intel_crtc->config.dither)
c8203565
PZ		 5456 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
5457
6ff93609 5458 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
c8203565
PZ		 5459 val |= PIPECONF_INTERLACED_ILK;
5460 else
5461 val |= PIPECONF_PROGRESSIVE;
5462
50f3b016 5463 if (intel_crtc->config.limited_color_range)
3685a8f3 5464 val |= PIPECONF_COLOR_RANGE_SELECT;
3685a8f3 5465
c8203565
PZ		 5466 I915_WRITE(PIPECONF(pipe), val);
5467 POSTING_READ(PIPECONF(pipe));
5468}
5469
86d3efce
VS		 5470/*
5471 * Set up the pipe CSC unit.
5472 *
5473 * Currently only full range RGB to limited range RGB conversion
5474 * is supported, but eventually this should handle various
5475 * RGB<->YCbCr scenarios as well.
5476 */
50f3b016 5477static void intel_set_pipe_csc(struct drm_crtc *crtc)
86d3efce
VS		 5478{
5479 struct drm_device *dev = crtc->dev;
5480 struct drm_i915_private *dev_priv = dev->dev_private;
5481 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5482 int pipe = intel_crtc->pipe;
5483 uint16_t coeff = 0x7800; /* 1.0 */
5484
5485 /*
5486 * TODO: Check what kind of values actually come out of the pipe
5487 * with these coeff/postoff values and adjust to get the best
5488 * accuracy. Perhaps we even need to take the bpc value into
5489 * consideration.
5490 */
5491
50f3b016 5492 if (intel_crtc->config.limited_color_range)
86d3efce
VS		 5493 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
5494
5495 /*
5496 * GY/GU and RY/RU should be the other way around according
5497 * to BSpec, but reality doesn't agree. Just set them up in
5498 * a way that results in the correct picture.
5499 */
5500 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
5501 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
5502
5503 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
5504 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
5505
5506 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
5507 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
5508
5509 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
5510 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
5511 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
5512
5513 if (INTEL_INFO(dev)->gen > 6) {
5514 uint16_t postoff = 0;
5515
50f3b016 5516 if (intel_crtc->config.limited_color_range)
86d3efce
VS		 5517 postoff = (16 * (1 << 13) / 255) & 0x1fff;
5518
5519 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
5520 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
5521 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
5522
5523 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
5524 } else {
5525 uint32_t mode = CSC_MODE_YUV_TO_RGB;
5526
50f3b016 5527 if (intel_crtc->config.limited_color_range)
86d3efce
VS		 5528 mode |= CSC_BLACK_SCREEN_OFFSET;
5529
5530 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
5531 }
5532}
5533
6ff93609 5534static void haswell_set_pipeconf(struct drm_crtc *crtc)
ee2b0b38
PZ		 5535{
5536 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
5537 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3b117c8f 5538 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
ee2b0b38
PZ		 5539 uint32_t val;
5540
3eff4faa 5541 val = 0;
ee2b0b38 5542
d8b32247 5543 if (intel_crtc->config.dither)
ee2b0b38
PZ		 5544 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
5545
6ff93609 5546 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
ee2b0b38
PZ		 5547 val |= PIPECONF_INTERLACED_ILK;
5548 else
5549 val |= PIPECONF_PROGRESSIVE;
5550
702e7a56
PZ		 5551 I915_WRITE(PIPECONF(cpu_transcoder), val);
5552 POSTING_READ(PIPECONF(cpu_transcoder));
3eff4faa
DV		 5553
5554 I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
5555 POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
ee2b0b38
PZ		 5556}
5557
6591c6e4 5558static bool ironlake_compute_clocks(struct drm_crtc *crtc,
6591c6e4
PZ		 5559 intel_clock_t *clock,
5560 bool *has_reduced_clock,
5561 intel_clock_t *reduced_clock)
5562{
5563 struct drm_device *dev = crtc->dev;
5564 struct drm_i915_private *dev_priv = dev->dev_private;
5565 struct intel_encoder *intel_encoder;
5566 int refclk;
d4906093 5567 const intel_limit_t *limit;
a16af721 5568 bool ret, is_lvds = false;
79e53945 5569
6591c6e4
PZ		 5570 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5571 switch (intel_encoder->type) {
79e53945
JB		 5572 case INTEL_OUTPUT_LVDS:
5573 is_lvds = true;
5574 break;
79e53945
JB		 5575 }
5576 }
5577
d9d444cb 5578 refclk = ironlake_get_refclk(crtc);
79e53945 5579
d4906093
ML		 5580 /*
5581 * Returns a set of divisors for the desired target clock with the given
5582 * refclk, or FALSE. The returned values represent the clock equation:
5583 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
5584 */
1b894b59 5585 limit = intel_limit(crtc, refclk);
ff9a6750
DV		 5586 ret = dev_priv->display.find_dpll(limit, crtc,
5587 to_intel_crtc(crtc)->config.port_clock,
ee9300bb 5588 refclk, NULL, clock);
6591c6e4
PZ		 5589 if (!ret)
5590 return false;
cda4b7d3 5591
ddc9003c 5592 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 5593 /*
5594 * Ensure we match the reduced clock's P to the target clock.
5595 * If the clocks don't match, we can't switch the display clock
5596 * by using the FP0/FP1. In such case we will disable the LVDS
5597 * downclock feature.
5598 */
ee9300bb
DV		 5599 *has_reduced_clock =
5600 dev_priv->display.find_dpll(limit, crtc,
5601 dev_priv->lvds_downclock,
5602 refclk, clock,
5603 reduced_clock);
652c393a 5604 }
61e9653f 5605
6591c6e4
PZ		 5606 return true;
5607}
5608
01a415fd
DV		 5609static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
5610{
5611 struct drm_i915_private *dev_priv = dev->dev_private;
5612 uint32_t temp;
5613
5614 temp = I915_READ(SOUTH_CHICKEN1);
5615 if (temp & FDI_BC_BIFURCATION_SELECT)
5616 return;
5617
5618 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
5619 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
5620
5621 temp |= FDI_BC_BIFURCATION_SELECT;
5622 DRM_DEBUG_KMS("enabling fdi C rx\n");
5623 I915_WRITE(SOUTH_CHICKEN1, temp);
5624 POSTING_READ(SOUTH_CHICKEN1);
5625}
5626
ebfd86fd 5627static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)
01a415fd
DV		 5628{
5629 struct drm_device *dev = intel_crtc->base.dev;
5630 struct drm_i915_private *dev_priv = dev->dev_private;
01a415fd
DV		 5631
5632 switch (intel_crtc->pipe) {
5633 case PIPE_A:
ebfd86fd 5634 break;
01a415fd 5635 case PIPE_B:
ebfd86fd 5636 if (intel_crtc->config.fdi_lanes > 2)
01a415fd
DV		 5637 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
5638 else
5639 cpt_enable_fdi_bc_bifurcation(dev);
5640
ebfd86fd 5641 break;
01a415fd 5642 case PIPE_C:
01a415fd
DV		 5643 cpt_enable_fdi_bc_bifurcation(dev);
5644
ebfd86fd 5645 break;
01a415fd
DV		 5646 default:
5647 BUG();
5648 }
5649}
5650
d4b1931c
PZ		 5651int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
5652{
5653 /*
5654 * Account for spread spectrum to avoid
5655 * oversubscribing the link. Max center spread
5656 * is 2.5%; use 5% for safety's sake.
5657 */
5658 u32 bps = target_clock * bpp * 21 / 20;
5659 return bps / (link_bw * 8) + 1;
5660}
5661
7429e9d4 5662static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
6cf86a5e 5663{
7429e9d4 5664 return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
f48d8f23
PZ		 5665}
5666
de13a2e3 5667static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
7429e9d4 5668 u32 *fp,
9a7c7890 5669 intel_clock_t *reduced_clock, u32 *fp2)
79e53945 5670{
de13a2e3 5671 struct drm_crtc *crtc = &intel_crtc->base;
79e53945
JB		 5672 struct drm_device *dev = crtc->dev;
5673 struct drm_i915_private *dev_priv = dev->dev_private;
de13a2e3
PZ		 5674 struct intel_encoder *intel_encoder;
5675 uint32_t dpll;
6cc5f341 5676 int factor, num_connectors = 0;
09ede541 5677 bool is_lvds = false, is_sdvo = false;
79e53945 5678
de13a2e3
PZ		 5679 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5680 switch (intel_encoder->type) {
79e53945
JB		 5681 case INTEL_OUTPUT_LVDS:
5682 is_lvds = true;
5683 break;
5684 case INTEL_OUTPUT_SDVO:
7d57382e 5685 case INTEL_OUTPUT_HDMI:
79e53945 5686 is_sdvo = true;
79e53945 5687 break;
79e53945 5688 }
43565a06 5689
c751ce4f 5690 num_connectors++;
79e53945 5691 }
79e53945 5692
c1858123 5693 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 5694 factor = 21;
5695 if (is_lvds) {
5696 if ((intel_panel_use_ssc(dev_priv) &&
41aa3448 5697 dev_priv->vbt.lvds_ssc_freq == 100) ||
f0b44056 5698 (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev)))
8febb297 5699 factor = 25;
09ede541 5700 } else if (intel_crtc->config.sdvo_tv_clock)
8febb297 5701 factor = 20;
c1858123 5702
7429e9d4 5703 if (ironlake_needs_fb_cb_tune(&intel_crtc->config.dpll, factor))
7d0ac5b7 5704 *fp |= FP_CB_TUNE;
2c07245f 5705
9a7c7890
DV		 5706 if (fp2 && (reduced_clock->m < factor * reduced_clock->n))
5707 *fp2 |= FP_CB_TUNE;
5708
5eddb70b 5709 dpll = 0;
2c07245f 5710
a07d6787
EA		 5711 if (is_lvds)
5712 dpll |= DPLLB_MODE_LVDS;
5713 else
5714 dpll |= DPLLB_MODE_DAC_SERIAL;
198a037f 5715
ef1b460d
DV		 5716 dpll |= (intel_crtc->config.pixel_multiplier - 1)
5717 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
198a037f
DV		 5718
5719 if (is_sdvo)
4a33e48d 5720 dpll |= DPLL_SDVO_HIGH_SPEED;
9566e9af 5721 if (intel_crtc->config.has_dp_encoder)
4a33e48d 5722 dpll |= DPLL_SDVO_HIGH_SPEED;
79e53945 5723
a07d6787 5724 /* compute bitmask from p1 value */
7429e9d4 5725 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
a07d6787 5726 /* also FPA1 */
7429e9d4 5727 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
a07d6787 5728
7429e9d4 5729 switch (intel_crtc->config.dpll.p2) {
a07d6787
EA		 5730 case 5:
5731 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5732 break;
5733 case 7:
5734 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5735 break;
5736 case 10:
5737 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5738 break;
5739 case 14:
5740 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5741 break;
79e53945
JB		 5742 }
5743
b4c09f3b 5744 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 5745 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 5746 else
5747 dpll |= PLL_REF_INPUT_DREFCLK;
5748
959e16d6 5749 return dpll | DPLL_VCO_ENABLE;
de13a2e3
PZ		 5750}
5751
5752static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
de13a2e3
PZ		 5753 int x, int y,
5754 struct drm_framebuffer *fb)
5755{
5756 struct drm_device *dev = crtc->dev;
5757 struct drm_i915_private *dev_priv = dev->dev_private;
5758 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5759 int pipe = intel_crtc->pipe;
5760 int plane = intel_crtc->plane;
5761 int num_connectors = 0;
5762 intel_clock_t clock, reduced_clock;
cbbab5bd 5763 u32 dpll = 0, fp = 0, fp2 = 0;
e2f12b07 5764 bool ok, has_reduced_clock = false;
8b47047b 5765 bool is_lvds = false;
de13a2e3 5766 struct intel_encoder *encoder;
e2b78267 5767 struct intel_shared_dpll *pll;
de13a2e3 5768 int ret;
de13a2e3
PZ		 5769
5770 for_each_encoder_on_crtc(dev, crtc, encoder) {
5771 switch (encoder->type) {
5772 case INTEL_OUTPUT_LVDS:
5773 is_lvds = true;
5774 break;
de13a2e3
PZ		 5775 }
5776
5777 num_connectors++;
a07d6787 5778 }
79e53945 5779
5dc5298b
PZ		 5780 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
5781 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
a07d6787 5782
ff9a6750 5783 ok = ironlake_compute_clocks(crtc, &clock,
de13a2e3 5784 &has_reduced_clock, &reduced_clock);
ee9300bb 5785 if (!ok && !intel_crtc->config.clock_set) {
de13a2e3
PZ		 5786 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5787 return -EINVAL;
79e53945 5788 }
f47709a9
DV		 5789 /* Compat-code for transition, will disappear. */
5790 if (!intel_crtc->config.clock_set) {
5791 intel_crtc->config.dpll.n = clock.n;
5792 intel_crtc->config.dpll.m1 = clock.m1;
5793 intel_crtc->config.dpll.m2 = clock.m2;
5794 intel_crtc->config.dpll.p1 = clock.p1;
5795 intel_crtc->config.dpll.p2 = clock.p2;
5796 }
79e53945 5797
de13a2e3
PZ		 5798 /* Ensure that the cursor is valid for the new mode before changing... */
5799 intel_crtc_update_cursor(crtc, true);
5800
5dc5298b 5801 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
8b47047b 5802 if (intel_crtc->config.has_pch_encoder) {
7429e9d4 5803 fp = i9xx_dpll_compute_fp(&intel_crtc->config.dpll);
cbbab5bd 5804 if (has_reduced_clock)
7429e9d4 5805 fp2 = i9xx_dpll_compute_fp(&reduced_clock);
cbbab5bd 5806
7429e9d4 5807 dpll = ironlake_compute_dpll(intel_crtc,
cbbab5bd
DV		 5808 &fp, &reduced_clock,
5809 has_reduced_clock ? &fp2 : NULL);
5810
959e16d6 5811 intel_crtc->config.dpll_hw_state.dpll = dpll;
66e985c0
DV		 5812 intel_crtc->config.dpll_hw_state.fp0 = fp;
5813 if (has_reduced_clock)
5814 intel_crtc->config.dpll_hw_state.fp1 = fp2;
5815 else
5816 intel_crtc->config.dpll_hw_state.fp1 = fp;
5817
b89a1d39 5818 pll = intel_get_shared_dpll(intel_crtc);
ee7b9f93 5819 if (pll == NULL) {
84f44ce7
VS		 5820 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
5821 pipe_name(pipe));
4b645f14
JB		 5822 return -EINVAL;
5823 }
ee7b9f93 5824 } else
e72f9fbf 5825 intel_put_shared_dpll(intel_crtc);
79e53945 5826
03afc4a2
DV		 5827 if (intel_crtc->config.has_dp_encoder)
5828 intel_dp_set_m_n(intel_crtc);
79e53945 5829
bcd644e0
DV		 5830 if (is_lvds && has_reduced_clock && i915_powersave)
5831 intel_crtc->lowfreq_avail = true;
5832 else
5833 intel_crtc->lowfreq_avail = false;
e2b78267
DV		 5834
5835 if (intel_crtc->config.has_pch_encoder) {
5836 pll = intel_crtc_to_shared_dpll(intel_crtc);
5837
652c393a
JB		 5838 }
5839
8a654f3b 5840 intel_set_pipe_timings(intel_crtc);
5eddb70b 5841
ca3a0ff8 5842 if (intel_crtc->config.has_pch_encoder) {
ca3a0ff8
DV		 5843 intel_cpu_transcoder_set_m_n(intel_crtc,
5844 &intel_crtc->config.fdi_m_n);
5845 }
2c07245f 5846
ebfd86fd
DV		 5847 if (IS_IVYBRIDGE(dev))
5848 ivybridge_update_fdi_bc_bifurcation(intel_crtc);
79e53945 5849
6ff93609 5850 ironlake_set_pipeconf(crtc);
79e53945 5851
a1f9e77e
PZ		 5852 /* Set up the display plane register */
5853 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
b24e7179 5854 POSTING_READ(DSPCNTR(plane));
79e53945 5855
94352cf9 5856 ret = intel_pipe_set_base(crtc, x, y, fb);
7662c8bd 5857
1857e1da 5858 return ret;
79e53945
JB		 5859}
5860
72419203
DV		 5861static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,
5862 struct intel_crtc_config *pipe_config)
5863{
5864 struct drm_device *dev = crtc->base.dev;
5865 struct drm_i915_private *dev_priv = dev->dev_private;
5866 enum transcoder transcoder = pipe_config->cpu_transcoder;
5867
5868 pipe_config->fdi_m_n.link_m = I915_READ(PIPE_LINK_M1(transcoder));
5869 pipe_config->fdi_m_n.link_n = I915_READ(PIPE_LINK_N1(transcoder));
5870 pipe_config->fdi_m_n.gmch_m = I915_READ(PIPE_DATA_M1(transcoder))
5871 & ~TU_SIZE_MASK;
5872 pipe_config->fdi_m_n.gmch_n = I915_READ(PIPE_DATA_N1(transcoder));
5873 pipe_config->fdi_m_n.tu = ((I915_READ(PIPE_DATA_M1(transcoder))
5874 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
5875}
5876
2fa2fe9a
DV		 5877static void ironlake_get_pfit_config(struct intel_crtc *crtc,
5878 struct intel_crtc_config *pipe_config)
5879{
5880 struct drm_device *dev = crtc->base.dev;
5881 struct drm_i915_private *dev_priv = dev->dev_private;
5882 uint32_t tmp;
5883
5884 tmp = I915_READ(PF_CTL(crtc->pipe));
5885
5886 if (tmp & PF_ENABLE) {
5887 pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe));
5888 pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe));
cb8b2a30
DV		 5889
5890 /* We currently do not free assignements of panel fitters on
5891 * ivb/hsw (since we don't use the higher upscaling modes which
5892 * differentiates them) so just WARN about this case for now. */
5893 if (IS_GEN7(dev)) {
5894 WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) !=
5895 PF_PIPE_SEL_IVB(crtc->pipe));
5896 }
2fa2fe9a 5897 }
79e53945
JB		 5898}
5899
0e8ffe1b
DV		 5900static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
5901 struct intel_crtc_config *pipe_config)
5902{
5903 struct drm_device *dev = crtc->base.dev;
5904 struct drm_i915_private *dev_priv = dev->dev_private;
5905 uint32_t tmp;
5906
e143a21c 5907 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62 5908 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
eccb140b 5909
0e8ffe1b
DV		 5910 tmp = I915_READ(PIPECONF(crtc->pipe));
5911 if (!(tmp & PIPECONF_ENABLE))
5912 return false;
5913
42571aef
VS		 5914 switch (tmp & PIPECONF_BPC_MASK) {
5915 case PIPECONF_6BPC:
5916 pipe_config->pipe_bpp = 18;
5917 break;
5918 case PIPECONF_8BPC:
5919 pipe_config->pipe_bpp = 24;
5920 break;
5921 case PIPECONF_10BPC:
5922 pipe_config->pipe_bpp = 30;
5923 break;
5924 case PIPECONF_12BPC:
5925 pipe_config->pipe_bpp = 36;
5926 break;
5927 default:
5928 break;
5929 }
5930
ab9412ba 5931 if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) {
66e985c0
DV		 5932 struct intel_shared_dpll *pll;
5933
88adfff1
DV		 5934 pipe_config->has_pch_encoder = true;
5935
627eb5a3
DV		 5936 tmp = I915_READ(FDI_RX_CTL(crtc->pipe));
5937 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
5938 FDI_DP_PORT_WIDTH_SHIFT) + 1;
72419203
DV		 5939
5940 ironlake_get_fdi_m_n_config(crtc, pipe_config);
6c49f241 5941
c0d43d62 5942 if (HAS_PCH_IBX(dev_priv->dev)) {
d94ab068
DV		 5943 pipe_config->shared_dpll =
5944 (enum intel_dpll_id) crtc->pipe;
c0d43d62
DV		 5945 } else {
5946 tmp = I915_READ(PCH_DPLL_SEL);
5947 if (tmp & TRANS_DPLLB_SEL(crtc->pipe))
5948 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B;
5949 else
5950 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A;
5951 }
66e985c0
DV		 5952
5953 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
5954
5955 WARN_ON(!pll->get_hw_state(dev_priv, pll,
5956 &pipe_config->dpll_hw_state));
c93f54cf
DV		 5957
5958 tmp = pipe_config->dpll_hw_state.dpll;
5959 pipe_config->pixel_multiplier =
5960 ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)
5961 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;
6c49f241
DV		 5962 } else {
5963 pipe_config->pixel_multiplier = 1;
627eb5a3
DV		 5964 }
5965
1bd1bd80
DV		 5966 intel_get_pipe_timings(crtc, pipe_config);
5967
2fa2fe9a
DV		 5968 ironlake_get_pfit_config(crtc, pipe_config);
5969
0e8ffe1b
DV		 5970 return true;
5971}
5972
be256dc7
PZ		 5973static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)
5974{
5975 struct drm_device *dev = dev_priv->dev;
5976 struct intel_ddi_plls *plls = &dev_priv->ddi_plls;
5977 struct intel_crtc *crtc;
5978 unsigned long irqflags;
bd633a7c 5979 uint32_t val;
be256dc7
PZ		 5980
5981 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head)
5982 WARN(crtc->base.enabled, "CRTC for pipe %c enabled\n",
5983 pipe_name(crtc->pipe));
5984
5985 WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n");
5986 WARN(plls->spll_refcount, "SPLL enabled\n");
5987 WARN(plls->wrpll1_refcount, "WRPLL1 enabled\n");
5988 WARN(plls->wrpll2_refcount, "WRPLL2 enabled\n");
5989 WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n");
5990 WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE,
5991 "CPU PWM1 enabled\n");
5992 WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE,
5993 "CPU PWM2 enabled\n");
5994 WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE,
5995 "PCH PWM1 enabled\n");
5996 WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE,
5997 "Utility pin enabled\n");
5998 WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n");
5999
6000 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
6001 val = I915_READ(DEIMR);
6002 WARN((val & ~DE_PCH_EVENT_IVB) != val,
6003 "Unexpected DEIMR bits enabled: 0x%x\n", val);
6004 val = I915_READ(SDEIMR);
bd633a7c 6005 WARN((val | SDE_HOTPLUG_MASK_CPT) != 0xffffffff,
be256dc7
PZ		 6006 "Unexpected SDEIMR bits enabled: 0x%x\n", val);
6007 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
6008}
6009
6010/*
6011 * This function implements pieces of two sequences from BSpec:
6012 * - Sequence for display software to disable LCPLL
6013 * - Sequence for display software to allow package C8+
6014 * The steps implemented here are just the steps that actually touch the LCPLL
6015 * register. Callers should take care of disabling all the display engine
6016 * functions, doing the mode unset, fixing interrupts, etc.
6017 */
6018void hsw_disable_lcpll(struct drm_i915_private *dev_priv,
6019 bool switch_to_fclk, bool allow_power_down)
6020{
6021 uint32_t val;
6022
6023 assert_can_disable_lcpll(dev_priv);
6024
6025 val = I915_READ(LCPLL_CTL);
6026
6027 if (switch_to_fclk) {
6028 val |= LCPLL_CD_SOURCE_FCLK;
6029 I915_WRITE(LCPLL_CTL, val);
6030
6031 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
6032 LCPLL_CD_SOURCE_FCLK_DONE, 1))
6033 DRM_ERROR("Switching to FCLK failed\n");
6034
6035 val = I915_READ(LCPLL_CTL);
6036 }
6037
6038 val |= LCPLL_PLL_DISABLE;
6039 I915_WRITE(LCPLL_CTL, val);
6040 POSTING_READ(LCPLL_CTL);
6041
6042 if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1))
6043 DRM_ERROR("LCPLL still locked\n");
6044
6045 val = I915_READ(D_COMP);
6046 val |= D_COMP_COMP_DISABLE;
6047 I915_WRITE(D_COMP, val);
6048 POSTING_READ(D_COMP);
6049 ndelay(100);
6050
6051 if (wait_for((I915_READ(D_COMP) & D_COMP_RCOMP_IN_PROGRESS) == 0, 1))
6052 DRM_ERROR("D_COMP RCOMP still in progress\n");
6053
6054 if (allow_power_down) {
6055 val = I915_READ(LCPLL_CTL);
6056 val |= LCPLL_POWER_DOWN_ALLOW;
6057 I915_WRITE(LCPLL_CTL, val);
6058 POSTING_READ(LCPLL_CTL);
6059 }
6060}
6061
6062/*
6063 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
6064 * source.
6065 */
6066void hsw_restore_lcpll(struct drm_i915_private *dev_priv)
6067{
6068 uint32_t val;
6069
6070 val = I915_READ(LCPLL_CTL);
6071
6072 if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |
6073 LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)
6074 return;
6075
215733fa
PZ		 6076 /* Make sure we're not on PC8 state before disabling PC8, otherwise
6077 * we'll hang the machine! */
6078 dev_priv->uncore.funcs.force_wake_get(dev_priv);
6079
be256dc7
PZ		 6080 if (val & LCPLL_POWER_DOWN_ALLOW) {
6081 val &= ~LCPLL_POWER_DOWN_ALLOW;
6082 I915_WRITE(LCPLL_CTL, val);
35d8f2eb 6083 POSTING_READ(LCPLL_CTL);
be256dc7
PZ		 6084 }
6085
6086 val = I915_READ(D_COMP);
6087 val |= D_COMP_COMP_FORCE;
6088 val &= ~D_COMP_COMP_DISABLE;
6089 I915_WRITE(D_COMP, val);
35d8f2eb 6090 POSTING_READ(D_COMP);
be256dc7
PZ		 6091
6092 val = I915_READ(LCPLL_CTL);
6093 val &= ~LCPLL_PLL_DISABLE;
6094 I915_WRITE(LCPLL_CTL, val);
6095
6096 if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5))
6097 DRM_ERROR("LCPLL not locked yet\n");
6098
6099 if (val & LCPLL_CD_SOURCE_FCLK) {
6100 val = I915_READ(LCPLL_CTL);
6101 val &= ~LCPLL_CD_SOURCE_FCLK;
6102 I915_WRITE(LCPLL_CTL, val);
6103
6104 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
6105 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
6106 DRM_ERROR("Switching back to LCPLL failed\n");
6107 }
215733fa
PZ		 6108
6109 dev_priv->uncore.funcs.force_wake_put(dev_priv);
be256dc7
PZ		 6110}
6111
c67a470b
PZ		 6112void hsw_enable_pc8_work(struct work_struct *__work)
6113{
6114 struct drm_i915_private *dev_priv =
6115 container_of(to_delayed_work(__work), struct drm_i915_private,
6116 pc8.enable_work);
6117 struct drm_device *dev = dev_priv->dev;
6118 uint32_t val;
6119
6120 if (dev_priv->pc8.enabled)
6121 return;
6122
6123 DRM_DEBUG_KMS("Enabling package C8+\n");
6124
6125 dev_priv->pc8.enabled = true;
6126
6127 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
6128 val = I915_READ(SOUTH_DSPCLK_GATE_D);
6129 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
6130 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
6131 }
6132
6133 lpt_disable_clkout_dp(dev);
6134 hsw_pc8_disable_interrupts(dev);
6135 hsw_disable_lcpll(dev_priv, true, true);
6136}
6137
6138static void __hsw_enable_package_c8(struct drm_i915_private *dev_priv)
6139{
6140 WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock));
6141 WARN(dev_priv->pc8.disable_count < 1,
6142 "pc8.disable_count: %d\n", dev_priv->pc8.disable_count);
6143
6144 dev_priv->pc8.disable_count--;
6145 if (dev_priv->pc8.disable_count != 0)
6146 return;
6147
6148 schedule_delayed_work(&dev_priv->pc8.enable_work,
90058745 6149 msecs_to_jiffies(i915_pc8_timeout));
c67a470b
PZ		 6150}
6151
6152static void __hsw_disable_package_c8(struct drm_i915_private *dev_priv)
6153{
6154 struct drm_device *dev = dev_priv->dev;
6155 uint32_t val;
6156
6157 WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock));
6158 WARN(dev_priv->pc8.disable_count < 0,
6159 "pc8.disable_count: %d\n", dev_priv->pc8.disable_count);
6160
6161 dev_priv->pc8.disable_count++;
6162 if (dev_priv->pc8.disable_count != 1)
6163 return;
6164
6165 cancel_delayed_work_sync(&dev_priv->pc8.enable_work);
6166 if (!dev_priv->pc8.enabled)
6167 return;
6168
6169 DRM_DEBUG_KMS("Disabling package C8+\n");
6170
6171 hsw_restore_lcpll(dev_priv);
6172 hsw_pc8_restore_interrupts(dev);
6173 lpt_init_pch_refclk(dev);
6174
6175 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
6176 val = I915_READ(SOUTH_DSPCLK_GATE_D);
6177 val |= PCH_LP_PARTITION_LEVEL_DISABLE;
6178 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
6179 }
6180
6181 intel_prepare_ddi(dev);
6182 i915_gem_init_swizzling(dev);
6183 mutex_lock(&dev_priv->rps.hw_lock);
6184 gen6_update_ring_freq(dev);
6185 mutex_unlock(&dev_priv->rps.hw_lock);
6186 dev_priv->pc8.enabled = false;
6187}
6188
6189void hsw_enable_package_c8(struct drm_i915_private *dev_priv)
6190{
6191 mutex_lock(&dev_priv->pc8.lock);
6192 __hsw_enable_package_c8(dev_priv);
6193 mutex_unlock(&dev_priv->pc8.lock);
6194}
6195
6196void hsw_disable_package_c8(struct drm_i915_private *dev_priv)
6197{
6198 mutex_lock(&dev_priv->pc8.lock);
6199 __hsw_disable_package_c8(dev_priv);
6200 mutex_unlock(&dev_priv->pc8.lock);
6201}
6202
6203static bool hsw_can_enable_package_c8(struct drm_i915_private *dev_priv)
6204{
6205 struct drm_device *dev = dev_priv->dev;
6206 struct intel_crtc *crtc;
6207 uint32_t val;
6208
6209 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head)
6210 if (crtc->base.enabled)
6211 return false;
6212
6213 /* This case is still possible since we have the i915.disable_power_well
6214 * parameter and also the KVMr or something else might be requesting the
6215 * power well. */
6216 val = I915_READ(HSW_PWR_WELL_DRIVER);
6217 if (val != 0) {
6218 DRM_DEBUG_KMS("Not enabling PC8: power well on\n");
6219 return false;
6220 }
6221
6222 return true;
6223}
6224
6225/* Since we're called from modeset_global_resources there's no way to
6226 * symmetrically increase and decrease the refcount, so we use
6227 * dev_priv->pc8.requirements_met to track whether we already have the refcount
6228 * or not.
6229 */
6230static void hsw_update_package_c8(struct drm_device *dev)
6231{
6232 struct drm_i915_private *dev_priv = dev->dev_private;
6233 bool allow;
6234
6235 if (!i915_enable_pc8)
6236 return;
6237
6238 mutex_lock(&dev_priv->pc8.lock);
6239
6240 allow = hsw_can_enable_package_c8(dev_priv);
6241
6242 if (allow == dev_priv->pc8.requirements_met)
6243 goto done;
6244
6245 dev_priv->pc8.requirements_met = allow;
6246
6247 if (allow)
6248 __hsw_enable_package_c8(dev_priv);
6249 else
6250 __hsw_disable_package_c8(dev_priv);
6251
6252done:
6253 mutex_unlock(&dev_priv->pc8.lock);
6254}
6255
6256static void hsw_package_c8_gpu_idle(struct drm_i915_private *dev_priv)
6257{
6258 if (!dev_priv->pc8.gpu_idle) {
6259 dev_priv->pc8.gpu_idle = true;
6260 hsw_enable_package_c8(dev_priv);
6261 }
6262}
6263
6264static void hsw_package_c8_gpu_busy(struct drm_i915_private *dev_priv)
6265{
6266 if (dev_priv->pc8.gpu_idle) {
6267 dev_priv->pc8.gpu_idle = false;
6268 hsw_disable_package_c8(dev_priv);
6269 }
be256dc7
PZ		 6270}
6271
d6dd9eb1
DV		 6272static void haswell_modeset_global_resources(struct drm_device *dev)
6273{
d6dd9eb1
DV		 6274 bool enable = false;
6275 struct intel_crtc *crtc;
d6dd9eb1
DV		 6276
6277 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
e7a639c4
DV		 6278 if (!crtc->base.enabled)
6279 continue;
d6dd9eb1 6280
e7a639c4
DV		 6281 if (crtc->pipe != PIPE_A || crtc->config.pch_pfit.size ||
6282 crtc->config.cpu_transcoder != TRANSCODER_EDP)
d6dd9eb1
DV		 6283 enable = true;
6284 }
6285
d6dd9eb1 6286 intel_set_power_well(dev, enable);
c67a470b
PZ		 6287
6288 hsw_update_package_c8(dev);
d6dd9eb1
DV		 6289}
6290
09b4ddf9 6291static int haswell_crtc_mode_set(struct drm_crtc *crtc,
09b4ddf9
PZ		 6292 int x, int y,
6293 struct drm_framebuffer *fb)
6294{
6295 struct drm_device *dev = crtc->dev;
6296 struct drm_i915_private *dev_priv = dev->dev_private;
6297 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
09b4ddf9 6298 int plane = intel_crtc->plane;
09b4ddf9 6299 int ret;
09b4ddf9 6300
ff9a6750 6301 if (!intel_ddi_pll_mode_set(crtc))
6441ab5f
PZ		 6302 return -EINVAL;
6303
09b4ddf9
PZ		 6304 /* Ensure that the cursor is valid for the new mode before changing... */
6305 intel_crtc_update_cursor(crtc, true);
6306
03afc4a2
DV		 6307 if (intel_crtc->config.has_dp_encoder)
6308 intel_dp_set_m_n(intel_crtc);
09b4ddf9
PZ		 6309
6310 intel_crtc->lowfreq_avail = false;
09b4ddf9 6311
8a654f3b 6312 intel_set_pipe_timings(intel_crtc);
09b4ddf9 6313
ca3a0ff8 6314 if (intel_crtc->config.has_pch_encoder) {
ca3a0ff8
DV		 6315 intel_cpu_transcoder_set_m_n(intel_crtc,
6316 &intel_crtc->config.fdi_m_n);
6317 }
09b4ddf9 6318
6ff93609 6319 haswell_set_pipeconf(crtc);
09b4ddf9 6320
50f3b016 6321 intel_set_pipe_csc(crtc);
86d3efce 6322
09b4ddf9 6323 /* Set up the display plane register */
86d3efce 6324 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE);
09b4ddf9
PZ		 6325 POSTING_READ(DSPCNTR(plane));
6326
6327 ret = intel_pipe_set_base(crtc, x, y, fb);
6328
1f803ee5 6329 return ret;
79e53945
JB		 6330}
6331
0e8ffe1b
DV		 6332static bool haswell_get_pipe_config(struct intel_crtc *crtc,
6333 struct intel_crtc_config *pipe_config)
6334{
6335 struct drm_device *dev = crtc->base.dev;
6336 struct drm_i915_private *dev_priv = dev->dev_private;
2fa2fe9a 6337 enum intel_display_power_domain pfit_domain;
0e8ffe1b
DV		 6338 uint32_t tmp;
6339
e143a21c 6340 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62
DV		 6341 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
6342
eccb140b
DV		 6343 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
6344 if (tmp & TRANS_DDI_FUNC_ENABLE) {
6345 enum pipe trans_edp_pipe;
6346 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
6347 default:
6348 WARN(1, "unknown pipe linked to edp transcoder\n");
6349 case TRANS_DDI_EDP_INPUT_A_ONOFF:
6350 case TRANS_DDI_EDP_INPUT_A_ON:
6351 trans_edp_pipe = PIPE_A;
6352 break;
6353 case TRANS_DDI_EDP_INPUT_B_ONOFF:
6354 trans_edp_pipe = PIPE_B;
6355 break;
6356 case TRANS_DDI_EDP_INPUT_C_ONOFF:
6357 trans_edp_pipe = PIPE_C;
6358 break;
6359 }
6360
6361 if (trans_edp_pipe == crtc->pipe)
6362 pipe_config->cpu_transcoder = TRANSCODER_EDP;
6363 }
6364
b97186f0 6365 if (!intel_display_power_enabled(dev,
eccb140b 6366 POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder)))
2bfce950
PZ		 6367 return false;
6368
eccb140b 6369 tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder));
0e8ffe1b
DV		 6370 if (!(tmp & PIPECONF_ENABLE))
6371 return false;
6372
88adfff1 6373 /*
f196e6be 6374 * Haswell has only FDI/PCH transcoder A. It is which is connected to
88adfff1
DV		 6375 * DDI E. So just check whether this pipe is wired to DDI E and whether
6376 * the PCH transcoder is on.
6377 */
eccb140b 6378 tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder));
88adfff1 6379 if ((tmp & TRANS_DDI_PORT_MASK) == TRANS_DDI_SELECT_PORT(PORT_E) &&
ab9412ba 6380 I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) {
88adfff1
DV		 6381 pipe_config->has_pch_encoder = true;
6382
627eb5a3
DV		 6383 tmp = I915_READ(FDI_RX_CTL(PIPE_A));
6384 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
6385 FDI_DP_PORT_WIDTH_SHIFT) + 1;
72419203
DV		 6386
6387 ironlake_get_fdi_m_n_config(crtc, pipe_config);
627eb5a3
DV		 6388 }
6389
1bd1bd80
DV		 6390 intel_get_pipe_timings(crtc, pipe_config);
6391
2fa2fe9a
DV		 6392 pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe);
6393 if (intel_display_power_enabled(dev, pfit_domain))
6394 ironlake_get_pfit_config(crtc, pipe_config);
88adfff1 6395
42db64ef
PZ		 6396 pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) &&
6397 (I915_READ(IPS_CTL) & IPS_ENABLE);
6398
6c49f241
DV		 6399 pipe_config->pixel_multiplier = 1;
6400
0e8ffe1b
DV		 6401 return true;
6402}
6403
f564048e 6404static int intel_crtc_mode_set(struct drm_crtc *crtc,
f564048e 6405 int x, int y,
94352cf9 6406 struct drm_framebuffer *fb)
f564048e
EA		 6407{
6408 struct drm_device *dev = crtc->dev;
6409 struct drm_i915_private *dev_priv = dev->dev_private;
9256aa19 6410 struct intel_encoder *encoder;
0b701d27 6411 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
b8cecdf5 6412 struct drm_display_mode *mode = &intel_crtc->config.requested_mode;
0b701d27 6413 int pipe = intel_crtc->pipe;
f564048e
EA		 6414 int ret;
6415
0b701d27 6416 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 6417
b8cecdf5
DV		 6418 ret = dev_priv->display.crtc_mode_set(crtc, x, y, fb);
6419
79e53945 6420 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 6421
9256aa19
DV		 6422 if (ret != 0)
6423 return ret;
6424
6425 for_each_encoder_on_crtc(dev, crtc, encoder) {
6426 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
6427 encoder->base.base.id,
6428 drm_get_encoder_name(&encoder->base),
6429 mode->base.id, mode->name);
36f2d1f1 6430 encoder->mode_set(encoder);
9256aa19
DV		 6431 }
6432
6433 return 0;
79e53945
JB		 6434}
6435
3a9627f4
WF		 6436static bool intel_eld_uptodate(struct drm_connector *connector,
6437 int reg_eldv, uint32_t bits_eldv,
6438 int reg_elda, uint32_t bits_elda,
6439 int reg_edid)
6440{
6441 struct drm_i915_private *dev_priv = connector->dev->dev_private;
6442 uint8_t *eld = connector->eld;
6443 uint32_t i;
6444
6445 i = I915_READ(reg_eldv);
6446 i &= bits_eldv;
6447
6448 if (!eld[0])
6449 return !i;
6450
6451 if (!i)
6452 return false;
6453
6454 i = I915_READ(reg_elda);
6455 i &= ~bits_elda;
6456 I915_WRITE(reg_elda, i);
6457
6458 for (i = 0; i < eld[2]; i++)
6459 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
6460 return false;
6461
6462 return true;
6463}
6464
e0dac65e
WF		 6465static void g4x_write_eld(struct drm_connector *connector,
6466 struct drm_crtc *crtc)
6467{
6468 struct drm_i915_private *dev_priv = connector->dev->dev_private;
6469 uint8_t *eld = connector->eld;
6470 uint32_t eldv;
6471 uint32_t len;
6472 uint32_t i;
6473
6474 i = I915_READ(G4X_AUD_VID_DID);
6475
6476 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
6477 eldv = G4X_ELDV_DEVCL_DEVBLC;
6478 else
6479 eldv = G4X_ELDV_DEVCTG;
6480
3a9627f4
WF		 6481 if (intel_eld_uptodate(connector,
6482 G4X_AUD_CNTL_ST, eldv,
6483 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
6484 G4X_HDMIW_HDMIEDID))
6485 return;
6486
e0dac65e
WF		 6487 i = I915_READ(G4X_AUD_CNTL_ST);
6488 i &= ~(eldv | G4X_ELD_ADDR);
6489 len = (i >> 9) & 0x1f; /* ELD buffer size */
6490 I915_WRITE(G4X_AUD_CNTL_ST, i);
6491
6492 if (!eld[0])
6493 return;
6494
6495 len = min_t(uint8_t, eld[2], len);
6496 DRM_DEBUG_DRIVER("ELD size %d\n", len);
6497 for (i = 0; i < len; i++)
6498 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
6499
6500 i = I915_READ(G4X_AUD_CNTL_ST);
6501 i |= eldv;
6502 I915_WRITE(G4X_AUD_CNTL_ST, i);
6503}
6504
83358c85
WX		 6505static void haswell_write_eld(struct drm_connector *connector,
6506 struct drm_crtc *crtc)
6507{
6508 struct drm_i915_private *dev_priv = connector->dev->dev_private;
6509 uint8_t *eld = connector->eld;
6510 struct drm_device *dev = crtc->dev;
7b9f35a6 6511 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
83358c85
WX		 6512 uint32_t eldv;
6513 uint32_t i;
6514 int len;
6515 int pipe = to_intel_crtc(crtc)->pipe;
6516 int tmp;
6517
6518 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
6519 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
6520 int aud_config = HSW_AUD_CFG(pipe);
6521 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
6522
6523
6524 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
6525
6526 /* Audio output enable */
6527 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
6528 tmp = I915_READ(aud_cntrl_st2);
6529 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
6530 I915_WRITE(aud_cntrl_st2, tmp);
6531
6532 /* Wait for 1 vertical blank */
6533 intel_wait_for_vblank(dev, pipe);
6534
6535 /* Set ELD valid state */
6536 tmp = I915_READ(aud_cntrl_st2);
6537 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
6538 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
6539 I915_WRITE(aud_cntrl_st2, tmp);
6540 tmp = I915_READ(aud_cntrl_st2);
6541 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
6542
6543 /* Enable HDMI mode */
6544 tmp = I915_READ(aud_config);
6545 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
6546 /* clear N_programing_enable and N_value_index */
6547 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
6548 I915_WRITE(aud_config, tmp);
6549
6550 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
6551
6552 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
7b9f35a6 6553 intel_crtc->eld_vld = true;
83358c85
WX		 6554
6555 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
6556 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
6557 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
6558 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
6559 } else
6560 I915_WRITE(aud_config, 0);
6561
6562 if (intel_eld_uptodate(connector,
6563 aud_cntrl_st2, eldv,
6564 aud_cntl_st, IBX_ELD_ADDRESS,
6565 hdmiw_hdmiedid))
6566 return;
6567
6568 i = I915_READ(aud_cntrl_st2);
6569 i &= ~eldv;
6570 I915_WRITE(aud_cntrl_st2, i);
6571
6572 if (!eld[0])
6573 return;
6574
6575 i = I915_READ(aud_cntl_st);
6576 i &= ~IBX_ELD_ADDRESS;
6577 I915_WRITE(aud_cntl_st, i);
6578 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
6579 DRM_DEBUG_DRIVER("port num:%d\n", i);
6580
6581 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
6582 DRM_DEBUG_DRIVER("ELD size %d\n", len);
6583 for (i = 0; i < len; i++)
6584 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
6585
6586 i = I915_READ(aud_cntrl_st2);
6587 i |= eldv;
6588 I915_WRITE(aud_cntrl_st2, i);
6589
6590}
6591
e0dac65e
WF		 6592static void ironlake_write_eld(struct drm_connector *connector,
6593 struct drm_crtc *crtc)
6594{
6595 struct drm_i915_private *dev_priv = connector->dev->dev_private;
6596 uint8_t *eld = connector->eld;
6597 uint32_t eldv;
6598 uint32_t i;
6599 int len;
6600 int hdmiw_hdmiedid;
b6daa025 6601 int aud_config;
e0dac65e
WF		 6602 int aud_cntl_st;
6603 int aud_cntrl_st2;
9b138a83 6604 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 6605
b3f33cbf 6606 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 6607 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
6608 aud_config = IBX_AUD_CFG(pipe);
6609 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 6610 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 6611 } else {
9b138a83
WX		 6612 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
6613 aud_config = CPT_AUD_CFG(pipe);
6614 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 6615 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 6616 }
6617
9b138a83 6618 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 6619
6620 i = I915_READ(aud_cntl_st);
9b138a83 6621 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 6622 if (!i) {
6623 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
6624 /* operate blindly on all ports */
1202b4c6
WF		 6625 eldv = IBX_ELD_VALIDB;
6626 eldv |= IBX_ELD_VALIDB << 4;
6627 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e 6628 } else {
2582a850 6629 DRM_DEBUG_DRIVER("ELD on port %c\n", port_name(i));
1202b4c6 6630 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 6631 }
6632
3a9627f4
WF		 6633 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
6634 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
6635 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 6636 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
6637 } else
6638 I915_WRITE(aud_config, 0);
e0dac65e 6639
3a9627f4
WF		 6640 if (intel_eld_uptodate(connector,
6641 aud_cntrl_st2, eldv,
6642 aud_cntl_st, IBX_ELD_ADDRESS,
6643 hdmiw_hdmiedid))
6644 return;
6645
e0dac65e
WF		 6646 i = I915_READ(aud_cntrl_st2);
6647 i &= ~eldv;
6648 I915_WRITE(aud_cntrl_st2, i);
6649
6650 if (!eld[0])
6651 return;
6652
e0dac65e 6653 i = I915_READ(aud_cntl_st);
1202b4c6 6654 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 6655 I915_WRITE(aud_cntl_st, i);
6656
6657 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
6658 DRM_DEBUG_DRIVER("ELD size %d\n", len);
6659 for (i = 0; i < len; i++)
6660 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
6661
6662 i = I915_READ(aud_cntrl_st2);
6663 i |= eldv;
6664 I915_WRITE(aud_cntrl_st2, i);
6665}
6666
6667void intel_write_eld(struct drm_encoder *encoder,
6668 struct drm_display_mode *mode)
6669{
6670 struct drm_crtc *crtc = encoder->crtc;
6671 struct drm_connector *connector;
6672 struct drm_device *dev = encoder->dev;
6673 struct drm_i915_private *dev_priv = dev->dev_private;
6674
6675 connector = drm_select_eld(encoder, mode);
6676 if (!connector)
6677 return;
6678
6679 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6680 connector->base.id,
6681 drm_get_connector_name(connector),
6682 connector->encoder->base.id,
6683 drm_get_encoder_name(connector->encoder));
6684
6685 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
6686
6687 if (dev_priv->display.write_eld)
6688 dev_priv->display.write_eld(connector, crtc);
6689}
6690
79e53945
JB		 6691/** Loads the palette/gamma unit for the CRTC with the prepared values */
6692void intel_crtc_load_lut(struct drm_crtc *crtc)
6693{
6694 struct drm_device *dev = crtc->dev;
6695 struct drm_i915_private *dev_priv = dev->dev_private;
6696 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
42db64ef
PZ		 6697 enum pipe pipe = intel_crtc->pipe;
6698 int palreg = PALETTE(pipe);
79e53945 6699 int i;
42db64ef 6700 bool reenable_ips = false;
79e53945
JB		 6701
6702 /* The clocks have to be on to load the palette. */
aed3f09d 6703 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 6704 return;
6705
23538ef1
JN		 6706 if (!HAS_PCH_SPLIT(dev_priv->dev)) {
6707 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
6708 assert_dsi_pll_enabled(dev_priv);
6709 else
6710 assert_pll_enabled(dev_priv, pipe);
6711 }
14420bd0 6712
f2b115e6 6713 /* use legacy palette for Ironlake */
bad720ff 6714 if (HAS_PCH_SPLIT(dev))
42db64ef
PZ		 6715 palreg = LGC_PALETTE(pipe);
6716
6717 /* Workaround : Do not read or write the pipe palette/gamma data while
6718 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
6719 */
6720 if (intel_crtc->config.ips_enabled &&
6721 ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) ==
6722 GAMMA_MODE_MODE_SPLIT)) {
6723 hsw_disable_ips(intel_crtc);
6724 reenable_ips = true;
6725 }
2c07245f 6726
79e53945
JB		 6727 for (i = 0; i < 256; i++) {
6728 I915_WRITE(palreg + 4 * i,
6729 (intel_crtc->lut_r[i] << 16) |
6730 (intel_crtc->lut_g[i] << 8) |
6731 intel_crtc->lut_b[i]);
6732 }
42db64ef
PZ		 6733
6734 if (reenable_ips)
6735 hsw_enable_ips(intel_crtc);
79e53945
JB		 6736}
6737
560b85bb
CW		 6738static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
6739{
6740 struct drm_device *dev = crtc->dev;
6741 struct drm_i915_private *dev_priv = dev->dev_private;
6742 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6743 bool visible = base != 0;
6744 u32 cntl;
6745
6746 if (intel_crtc->cursor_visible == visible)
6747 return;
6748
9db4a9c7 6749 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 6750 if (visible) {
6751 /* On these chipsets we can only modify the base whilst
6752 * the cursor is disabled.
6753 */
9db4a9c7 6754 I915_WRITE(_CURABASE, base);
560b85bb
CW		 6755
6756 cntl &= ~(CURSOR_FORMAT_MASK);
6757 /* XXX width must be 64, stride 256 => 0x00 << 28 */
6758 cntl |= CURSOR_ENABLE |
6759 CURSOR_GAMMA_ENABLE |
6760 CURSOR_FORMAT_ARGB;
6761 } else
6762 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 6763 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 6764
6765 intel_crtc->cursor_visible = visible;
6766}
6767
6768static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
6769{
6770 struct drm_device *dev = crtc->dev;
6771 struct drm_i915_private *dev_priv = dev->dev_private;
6772 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6773 int pipe = intel_crtc->pipe;
6774 bool visible = base != 0;
6775
6776 if (intel_crtc->cursor_visible != visible) {
548f245b 6777 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 6778 if (base) {
6779 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
6780 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6781 cntl |= pipe << 28; /* Connect to correct pipe */
6782 } else {
6783 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6784 cntl |= CURSOR_MODE_DISABLE;
6785 }
9db4a9c7 6786 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 6787
6788 intel_crtc->cursor_visible = visible;
6789 }
6790 /* and commit changes on next vblank */
9db4a9c7 6791 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 6792}
6793
65a21cd6
JB		 6794static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
6795{
6796 struct drm_device *dev = crtc->dev;
6797 struct drm_i915_private *dev_priv = dev->dev_private;
6798 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6799 int pipe = intel_crtc->pipe;
6800 bool visible = base != 0;
6801
6802 if (intel_crtc->cursor_visible != visible) {
6803 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
6804 if (base) {
6805 cntl &= ~CURSOR_MODE;
6806 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6807 } else {
6808 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6809 cntl |= CURSOR_MODE_DISABLE;
6810 }
1f5d76db 6811 if (IS_HASWELL(dev)) {
86d3efce 6812 cntl |= CURSOR_PIPE_CSC_ENABLE;
1f5d76db
PZ		 6813 cntl &= ~CURSOR_TRICKLE_FEED_DISABLE;
6814 }
65a21cd6
JB		 6815 I915_WRITE(CURCNTR_IVB(pipe), cntl);
6816
6817 intel_crtc->cursor_visible = visible;
6818 }
6819 /* and commit changes on next vblank */
6820 I915_WRITE(CURBASE_IVB(pipe), base);
6821}
6822
cda4b7d3 6823/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 6824static void intel_crtc_update_cursor(struct drm_crtc *crtc,
6825 bool on)
cda4b7d3
CW		 6826{
6827 struct drm_device *dev = crtc->dev;
6828 struct drm_i915_private *dev_priv = dev->dev_private;
6829 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6830 int pipe = intel_crtc->pipe;
6831 int x = intel_crtc->cursor_x;
6832 int y = intel_crtc->cursor_y;
560b85bb 6833 u32 base, pos;
cda4b7d3
CW		 6834 bool visible;
6835
6836 pos = 0;
6837
6b383a7f 6838 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 6839 base = intel_crtc->cursor_addr;
6840 if (x > (int) crtc->fb->width)
6841 base = 0;
6842
6843 if (y > (int) crtc->fb->height)
6844 base = 0;
6845 } else
6846 base = 0;
6847
6848 if (x < 0) {
6849 if (x + intel_crtc->cursor_width < 0)
6850 base = 0;
6851
6852 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
6853 x = -x;
6854 }
6855 pos |= x << CURSOR_X_SHIFT;
6856
6857 if (y < 0) {
6858 if (y + intel_crtc->cursor_height < 0)
6859 base = 0;
6860
6861 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
6862 y = -y;
6863 }
6864 pos |= y << CURSOR_Y_SHIFT;
6865
6866 visible = base != 0;
560b85bb 6867 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 6868 return;
6869
0cd83aa9 6870 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 6871 I915_WRITE(CURPOS_IVB(pipe), pos);
6872 ivb_update_cursor(crtc, base);
6873 } else {
6874 I915_WRITE(CURPOS(pipe), pos);
6875 if (IS_845G(dev) || IS_I865G(dev))
6876 i845_update_cursor(crtc, base);
6877 else
6878 i9xx_update_cursor(crtc, base);
6879 }
cda4b7d3
CW		 6880}
6881
79e53945 6882static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 6883 struct drm_file *file,
79e53945
JB		 6884 uint32_t handle,
6885 uint32_t width, uint32_t height)
6886{
6887 struct drm_device *dev = crtc->dev;
6888 struct drm_i915_private *dev_priv = dev->dev_private;
6889 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 6890 struct drm_i915_gem_object *obj;
cda4b7d3 6891 uint32_t addr;
3f8bc370 6892 int ret;
79e53945 6893
79e53945
JB		 6894 /* if we want to turn off the cursor ignore width and height */
6895 if (!handle) {
28c97730 6896 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 6897 addr = 0;
05394f39 6898 obj = NULL;
5004417d 6899 mutex_lock(&dev->struct_mutex);
3f8bc370 6900 goto finish;
79e53945
JB		 6901 }
6902
6903 /* Currently we only support 64x64 cursors */
6904 if (width != 64 || height != 64) {
6905 DRM_ERROR("we currently only support 64x64 cursors\n");
6906 return -EINVAL;
6907 }
6908
05394f39 6909 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 6910 if (&obj->base == NULL)
79e53945
JB		 6911 return -ENOENT;
6912
05394f39 6913 if (obj->base.size < width * height * 4) {
79e53945 6914 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 6915 ret = -ENOMEM;
6916 goto fail;
79e53945
JB		 6917 }
6918
71acb5eb 6919 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 6920 mutex_lock(&dev->struct_mutex);
b295d1b6 6921 if (!dev_priv->info->cursor_needs_physical) {
693db184
CW		 6922 unsigned alignment;
6923
d9e86c0e
CW		 6924 if (obj->tiling_mode) {
6925 DRM_ERROR("cursor cannot be tiled\n");
6926 ret = -EINVAL;
6927 goto fail_locked;
6928 }
6929
693db184
CW		 6930 /* Note that the w/a also requires 2 PTE of padding following
6931 * the bo. We currently fill all unused PTE with the shadow
6932 * page and so we should always have valid PTE following the
6933 * cursor preventing the VT-d warning.
6934 */
6935 alignment = 0;
6936 if (need_vtd_wa(dev))
6937 alignment = 64*1024;
6938
6939 ret = i915_gem_object_pin_to_display_plane(obj, alignment, NULL);
e7b526bb
CW		 6940 if (ret) {
6941 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 6942 goto fail_locked;
e7b526bb
CW		 6943 }
6944
d9e86c0e
CW		 6945 ret = i915_gem_object_put_fence(obj);
6946 if (ret) {
2da3b9b9 6947 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 6948 goto fail_unpin;
6949 }
6950
f343c5f6 6951 addr = i915_gem_obj_ggtt_offset(obj);
71acb5eb 6952 } else {
6eeefaf3 6953 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 6954 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 6955 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
6956 align);
71acb5eb
DA		 6957 if (ret) {
6958 DRM_ERROR("failed to attach phys object\n");
7f9872e0 6959 goto fail_locked;
71acb5eb 6960 }
05394f39 6961 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 6962 }
6963
a6c45cf0 6964 if (IS_GEN2(dev))
14b60391
JB		 6965 I915_WRITE(CURSIZE, (height << 12) | width);
6966
3f8bc370 6967 finish:
3f8bc370 6968 if (intel_crtc->cursor_bo) {
b295d1b6 6969 if (dev_priv->info->cursor_needs_physical) {
05394f39 6970 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 6971 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
6972 } else
cc98b413 6973 i915_gem_object_unpin_from_display_plane(intel_crtc->cursor_bo);
05394f39 6974 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 6975 }
80824003 6976
7f9872e0 6977 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 6978
6979 intel_crtc->cursor_addr = addr;
05394f39 6980 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 6981 intel_crtc->cursor_width = width;
6982 intel_crtc->cursor_height = height;
6983
40ccc72b 6984 intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL);
3f8bc370 6985
79e53945 6986 return 0;
e7b526bb 6987fail_unpin:
cc98b413 6988 i915_gem_object_unpin_from_display_plane(obj);
7f9872e0 6989fail_locked:
34b8686e 6990 mutex_unlock(&dev->struct_mutex);
bc9025bd 6991fail:
05394f39 6992 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 6993 return ret;
79e53945
JB		 6994}
6995
6996static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
6997{
79e53945 6998 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6999
cda4b7d3
CW		 7000 intel_crtc->cursor_x = x;
7001 intel_crtc->cursor_y = y;
652c393a 7002
40ccc72b 7003 intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL);
79e53945
JB		 7004
7005 return 0;
7006}
7007
7008/** Sets the color ramps on behalf of RandR */
7009void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
7010 u16 blue, int regno)
7011{
7012 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7013
7014 intel_crtc->lut_r[regno] = red >> 8;
7015 intel_crtc->lut_g[regno] = green >> 8;
7016 intel_crtc->lut_b[regno] = blue >> 8;
7017}
7018
b8c00ac5
DA		 7019void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
7020 u16 *blue, int regno)
7021{
7022 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7023
7024 *red = intel_crtc->lut_r[regno] << 8;
7025 *green = intel_crtc->lut_g[regno] << 8;
7026 *blue = intel_crtc->lut_b[regno] << 8;
7027}
7028
79e53945 7029static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 7030 u16 *blue, uint32_t start, uint32_t size)
79e53945 7031{
7203425a 7032 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 7033 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 7034
7203425a 7035 for (i = start; i < end; i++) {
79e53945
JB		 7036 intel_crtc->lut_r[i] = red[i] >> 8;
7037 intel_crtc->lut_g[i] = green[i] >> 8;
7038 intel_crtc->lut_b[i] = blue[i] >> 8;
7039 }
7040
7041 intel_crtc_load_lut(crtc);
7042}
7043
79e53945
JB		 7044/* VESA 640x480x72Hz mode to set on the pipe */
7045static struct drm_display_mode load_detect_mode = {
7046 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
7047 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
7048};
7049
d2dff872
CW		 7050static struct drm_framebuffer *
7051intel_framebuffer_create(struct drm_device *dev,
308e5bcb 7052 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 7053 struct drm_i915_gem_object *obj)
7054{
7055 struct intel_framebuffer *intel_fb;
7056 int ret;
7057
7058 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
7059 if (!intel_fb) {
7060 drm_gem_object_unreference_unlocked(&obj->base);
7061 return ERR_PTR(-ENOMEM);
7062 }
7063
7064 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
7065 if (ret) {
7066 drm_gem_object_unreference_unlocked(&obj->base);
7067 kfree(intel_fb);
7068 return ERR_PTR(ret);
7069 }
7070
7071 return &intel_fb->base;
7072}
7073
7074static u32
7075intel_framebuffer_pitch_for_width(int width, int bpp)
7076{
7077 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
7078 return ALIGN(pitch, 64);
7079}
7080
7081static u32
7082intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
7083{
7084 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
7085 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
7086}
7087
7088static struct drm_framebuffer *
7089intel_framebuffer_create_for_mode(struct drm_device *dev,
7090 struct drm_display_mode *mode,
7091 int depth, int bpp)
7092{
7093 struct drm_i915_gem_object *obj;
0fed39bd 7094 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
d2dff872
CW		 7095
7096 obj = i915_gem_alloc_object(dev,
7097 intel_framebuffer_size_for_mode(mode, bpp));
7098 if (obj == NULL)
7099 return ERR_PTR(-ENOMEM);
7100
7101 mode_cmd.width = mode->hdisplay;
7102 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 7103 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
7104 bpp);
5ca0c34a 7105 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 7106
7107 return intel_framebuffer_create(dev, &mode_cmd, obj);
7108}
7109
7110static struct drm_framebuffer *
7111mode_fits_in_fbdev(struct drm_device *dev,
7112 struct drm_display_mode *mode)
7113{
7114 struct drm_i915_private *dev_priv = dev->dev_private;
7115 struct drm_i915_gem_object *obj;
7116 struct drm_framebuffer *fb;
7117
7118 if (dev_priv->fbdev == NULL)
7119 return NULL;
7120
7121 obj = dev_priv->fbdev->ifb.obj;
7122 if (obj == NULL)
7123 return NULL;
7124
7125 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 7126 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
7127 fb->bits_per_pixel))
d2dff872
CW		 7128 return NULL;
7129
01f2c773 7130 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 7131 return NULL;
7132
7133 return fb;
7134}
7135
d2434ab7 7136bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 7137 struct drm_display_mode *mode,
8261b191 7138 struct intel_load_detect_pipe *old)
79e53945
JB		 7139{
7140 struct intel_crtc *intel_crtc;
d2434ab7
DV		 7141 struct intel_encoder *intel_encoder =
7142 intel_attached_encoder(connector);
79e53945 7143 struct drm_crtc *possible_crtc;
4ef69c7a 7144 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 7145 struct drm_crtc *crtc = NULL;
7146 struct drm_device *dev = encoder->dev;
94352cf9 7147 struct drm_framebuffer *fb;
79e53945
JB		 7148 int i = -1;
7149
d2dff872
CW		 7150 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
7151 connector->base.id, drm_get_connector_name(connector),
7152 encoder->base.id, drm_get_encoder_name(encoder));
7153
79e53945
JB		 7154 /*
7155 * Algorithm gets a little messy:
7a5e4805 7156 *
79e53945
JB		 7157 * - if the connector already has an assigned crtc, use it (but make
7158 * sure it's on first)
7a5e4805 7159 *
79e53945
JB		 7160 * - try to find the first unused crtc that can drive this connector,
7161 * and use that if we find one
79e53945
JB		 7162 */
7163
7164 /* See if we already have a CRTC for this connector */
7165 if (encoder->crtc) {
7166 crtc = encoder->crtc;
8261b191 7167
7b24056b
DV		 7168 mutex_lock(&crtc->mutex);
7169
24218aac 7170 old->dpms_mode = connector->dpms;
8261b191
CW		 7171 old->load_detect_temp = false;
7172
7173 /* Make sure the crtc and connector are running */
24218aac
DV		 7174 if (connector->dpms != DRM_MODE_DPMS_ON)
7175 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 7176
7173188d 7177 return true;
79e53945
JB		 7178 }
7179
7180 /* Find an unused one (if possible) */
7181 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
7182 i++;
7183 if (!(encoder->possible_crtcs & (1 << i)))
7184 continue;
7185 if (!possible_crtc->enabled) {
7186 crtc = possible_crtc;
7187 break;
7188 }
79e53945
JB		 7189 }
7190
7191 /*
7192 * If we didn't find an unused CRTC, don't use any.
7193 */
7194 if (!crtc) {
7173188d
CW		 7195 DRM_DEBUG_KMS("no pipe available for load-detect\n");
7196 return false;
79e53945
JB		 7197 }
7198
7b24056b 7199 mutex_lock(&crtc->mutex);
fc303101
DV		 7200 intel_encoder->new_crtc = to_intel_crtc(crtc);
7201 to_intel_connector(connector)->new_encoder = intel_encoder;
79e53945
JB		 7202
7203 intel_crtc = to_intel_crtc(crtc);
24218aac 7204 old->dpms_mode = connector->dpms;
8261b191 7205 old->load_detect_temp = true;
d2dff872 7206 old->release_fb = NULL;
79e53945 7207
6492711d
CW		 7208 if (!mode)
7209 mode = &load_detect_mode;
79e53945 7210
d2dff872
CW		 7211 /* We need a framebuffer large enough to accommodate all accesses
7212 * that the plane may generate whilst we perform load detection.
7213 * We can not rely on the fbcon either being present (we get called
7214 * during its initialisation to detect all boot displays, or it may
7215 * not even exist) or that it is large enough to satisfy the
7216 * requested mode.
7217 */
94352cf9
DV		 7218 fb = mode_fits_in_fbdev(dev, mode);
7219 if (fb == NULL) {
d2dff872 7220 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 7221 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
7222 old->release_fb = fb;
d2dff872
CW		 7223 } else
7224 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 7225 if (IS_ERR(fb)) {
d2dff872 7226 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
7b24056b 7227 mutex_unlock(&crtc->mutex);
0e8b3d3e 7228 return false;
79e53945 7229 }
79e53945 7230
c0c36b94 7231 if (intel_set_mode(crtc, mode, 0, 0, fb)) {
6492711d 7232 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 7233 if (old->release_fb)
7234 old->release_fb->funcs->destroy(old->release_fb);
7b24056b 7235 mutex_unlock(&crtc->mutex);
0e8b3d3e 7236 return false;
79e53945 7237 }
7173188d 7238
79e53945 7239 /* let the connector get through one full cycle before testing */
9d0498a2 7240 intel_wait_for_vblank(dev, intel_crtc->pipe);
7173188d 7241 return true;
79e53945
JB		 7242}
7243
d2434ab7 7244void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 7245 struct intel_load_detect_pipe *old)
79e53945 7246{
d2434ab7
DV		 7247 struct intel_encoder *intel_encoder =
7248 intel_attached_encoder(connector);
4ef69c7a 7249 struct drm_encoder *encoder = &intel_encoder->base;
7b24056b 7250 struct drm_crtc *crtc = encoder->crtc;
79e53945 7251
d2dff872
CW		 7252 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
7253 connector->base.id, drm_get_connector_name(connector),
7254 encoder->base.id, drm_get_encoder_name(encoder));
7255
8261b191 7256 if (old->load_detect_temp) {
fc303101
DV		 7257 to_intel_connector(connector)->new_encoder = NULL;
7258 intel_encoder->new_crtc = NULL;
7259 intel_set_mode(crtc, NULL, 0, 0, NULL);
d2dff872 7260
36206361
DV		 7261 if (old->release_fb) {
7262 drm_framebuffer_unregister_private(old->release_fb);
7263 drm_framebuffer_unreference(old->release_fb);
7264 }
d2dff872 7265
67c96400 7266 mutex_unlock(&crtc->mutex);
0622a53c 7267 return;
79e53945
JB		 7268 }
7269
c751ce4f 7270 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 7271 if (old->dpms_mode != DRM_MODE_DPMS_ON)
7272 connector->funcs->dpms(connector, old->dpms_mode);
7b24056b
DV		 7273
7274 mutex_unlock(&crtc->mutex);
79e53945
JB		 7275}
7276
7277/* Returns the clock of the currently programmed mode of the given pipe. */
f1f644dc
JB		 7278static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
7279 struct intel_crtc_config *pipe_config)
79e53945 7280{
f1f644dc 7281 struct drm_device *dev = crtc->base.dev;
79e53945 7282 struct drm_i915_private *dev_priv = dev->dev_private;
f1f644dc 7283 int pipe = pipe_config->cpu_transcoder;
548f245b 7284 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 7285 u32 fp;
7286 intel_clock_t clock;
7287
7288 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 7289 fp = I915_READ(FP0(pipe));
79e53945 7290 else
39adb7a5 7291 fp = I915_READ(FP1(pipe));
79e53945
JB		 7292
7293 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 7294 if (IS_PINEVIEW(dev)) {
7295 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
7296 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 7297 } else {
7298 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
7299 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
7300 }
7301
a6c45cf0 7302 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 7303 if (IS_PINEVIEW(dev))
7304 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
7305 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 7306 else
7307 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 7308 DPLL_FPA01_P1_POST_DIV_SHIFT);
7309
7310 switch (dpll & DPLL_MODE_MASK) {
7311 case DPLLB_MODE_DAC_SERIAL:
7312 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
7313 5 : 10;
7314 break;
7315 case DPLLB_MODE_LVDS:
7316 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
7317 7 : 14;
7318 break;
7319 default:
28c97730 7320 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945 7321 "mode\n", (int)(dpll & DPLL_MODE_MASK));
f1f644dc
JB		 7322 pipe_config->adjusted_mode.clock = 0;
7323 return;
79e53945
JB		 7324 }
7325
ac58c3f0
DV		 7326 if (IS_PINEVIEW(dev))
7327 pineview_clock(96000, &clock);
7328 else
7329 i9xx_clock(96000, &clock);
79e53945
JB		 7330 } else {
7331 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
7332
7333 if (is_lvds) {
7334 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
7335 DPLL_FPA01_P1_POST_DIV_SHIFT);
7336 clock.p2 = 14;
7337
7338 if ((dpll & PLL_REF_INPUT_MASK) ==
7339 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
7340 /* XXX: might not be 66MHz */
ac58c3f0 7341 i9xx_clock(66000, &clock);
79e53945 7342 } else
ac58c3f0 7343 i9xx_clock(48000, &clock);
79e53945
JB		 7344 } else {
7345 if (dpll & PLL_P1_DIVIDE_BY_TWO)
7346 clock.p1 = 2;
7347 else {
7348 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
7349 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
7350 }
7351 if (dpll & PLL_P2_DIVIDE_BY_4)
7352 clock.p2 = 4;
7353 else
7354 clock.p2 = 2;
7355
ac58c3f0 7356 i9xx_clock(48000, &clock);
79e53945
JB		 7357 }
7358 }
7359
a2dc53e7 7360 pipe_config->adjusted_mode.clock = clock.dot;
f1f644dc
JB		 7361}
7362
7363static void ironlake_crtc_clock_get(struct intel_crtc *crtc,
7364 struct intel_crtc_config *pipe_config)
7365{
7366 struct drm_device *dev = crtc->base.dev;
7367 struct drm_i915_private *dev_priv = dev->dev_private;
7368 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
1041a02f 7369 int link_freq;
f1f644dc
JB		 7370 u64 clock;
7371 u32 link_m, link_n;
7372
f1f644dc
JB		 7373 /*
7374 * The calculation for the data clock is:
1041a02f 7375 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
f1f644dc 7376 * But we want to avoid losing precison if possible, so:
1041a02f 7377 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
f1f644dc
JB		 7378 *
7379 * and the link clock is simpler:
1041a02f 7380 * link_clock = (m * link_clock) / n
f1f644dc
JB		 7381 */
7382
7383 /*
7384 * We need to get the FDI or DP link clock here to derive
7385 * the M/N dividers.
7386 *
7387 * For FDI, we read it from the BIOS or use a fixed 2.7GHz.
7388 * For DP, it's either 1.62GHz or 2.7GHz.
7389 * We do our calculations in 10*MHz since we don't need much precison.
79e53945 7390 */
f1f644dc
JB		 7391 if (pipe_config->has_pch_encoder)
7392 link_freq = intel_fdi_link_freq(dev) * 10000;
7393 else
7394 link_freq = pipe_config->port_clock;
7395
7396 link_m = I915_READ(PIPE_LINK_M1(cpu_transcoder));
7397 link_n = I915_READ(PIPE_LINK_N1(cpu_transcoder));
7398
7399 if (!link_m || !link_n)
7400 return;
79e53945 7401
1041a02f 7402 clock = ((u64)link_m * (u64)link_freq);
f1f644dc
JB		 7403 do_div(clock, link_n);
7404
3c52f4eb 7405 pipe_config->adjusted_mode.clock = clock;
79e53945
JB		 7406}
7407
7408/** Returns the currently programmed mode of the given pipe. */
7409struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
7410 struct drm_crtc *crtc)
7411{
548f245b 7412 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 7413 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3b117c8f 7414 enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder;
79e53945 7415 struct drm_display_mode *mode;
f1f644dc 7416 struct intel_crtc_config pipe_config;
fe2b8f9d
PZ		 7417 int htot = I915_READ(HTOTAL(cpu_transcoder));
7418 int hsync = I915_READ(HSYNC(cpu_transcoder));
7419 int vtot = I915_READ(VTOTAL(cpu_transcoder));
7420 int vsync = I915_READ(VSYNC(cpu_transcoder));
79e53945
JB		 7421
7422 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
7423 if (!mode)
7424 return NULL;
7425
f1f644dc
JB		 7426 /*
7427 * Construct a pipe_config sufficient for getting the clock info
7428 * back out of crtc_clock_get.
7429 *
7430 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
7431 * to use a real value here instead.
7432 */
e143a21c 7433 pipe_config.cpu_transcoder = (enum transcoder) intel_crtc->pipe;
f1f644dc
JB		 7434 pipe_config.pixel_multiplier = 1;
7435 i9xx_crtc_clock_get(intel_crtc, &pipe_config);
7436
7437 mode->clock = pipe_config.adjusted_mode.clock;
79e53945
JB		 7438 mode->hdisplay = (htot & 0xffff) + 1;
7439 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
7440 mode->hsync_start = (hsync & 0xffff) + 1;
7441 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
7442 mode->vdisplay = (vtot & 0xffff) + 1;
7443 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
7444 mode->vsync_start = (vsync & 0xffff) + 1;
7445 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
7446
7447 drm_mode_set_name(mode);
79e53945
JB		 7448
7449 return mode;
7450}
7451
3dec0095 7452static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 7453{
7454 struct drm_device *dev = crtc->dev;
7455 drm_i915_private_t *dev_priv = dev->dev_private;
7456 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7457 int pipe = intel_crtc->pipe;
dbdc6479
JB		 7458 int dpll_reg = DPLL(pipe);
7459 int dpll;
652c393a 7460
bad720ff 7461 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 7462 return;
7463
7464 if (!dev_priv->lvds_downclock_avail)
7465 return;
7466
dbdc6479 7467 dpll = I915_READ(dpll_reg);
652c393a 7468 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 7469 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 7470
8ac5a6d5 7471 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 7472
7473 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
7474 I915_WRITE(dpll_reg, dpll);
9d0498a2 7475 intel_wait_for_vblank(dev, pipe);
dbdc6479 7476
652c393a
JB		 7477 dpll = I915_READ(dpll_reg);
7478 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 7479 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 7480 }
652c393a
JB		 7481}
7482
7483static void intel_decrease_pllclock(struct drm_crtc *crtc)
7484{
7485 struct drm_device *dev = crtc->dev;
7486 drm_i915_private_t *dev_priv = dev->dev_private;
7487 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 7488
bad720ff 7489 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 7490 return;
7491
7492 if (!dev_priv->lvds_downclock_avail)
7493 return;
7494
7495 /*
7496 * Since this is called by a timer, we should never get here in
7497 * the manual case.
7498 */
7499 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 7500 int pipe = intel_crtc->pipe;
7501 int dpll_reg = DPLL(pipe);
7502 int dpll;
f6e5b160 7503
44d98a61 7504 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 7505
8ac5a6d5 7506 assert_panel_unlocked(dev_priv, pipe);
652c393a 7507
dc257cf1 7508 dpll = I915_READ(dpll_reg);
652c393a
JB		 7509 dpll |= DISPLAY_RATE_SELECT_FPA1;
7510 I915_WRITE(dpll_reg, dpll);
9d0498a2 7511 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 7512 dpll = I915_READ(dpll_reg);
7513 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 7514 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 7515 }
7516
7517}
7518
f047e395
CW		 7519void intel_mark_busy(struct drm_device *dev)
7520{
c67a470b
PZ		 7521 struct drm_i915_private *dev_priv = dev->dev_private;
7522
7523 hsw_package_c8_gpu_busy(dev_priv);
7524 i915_update_gfx_val(dev_priv);
f047e395
CW		 7525}
7526
7527void intel_mark_idle(struct drm_device *dev)
652c393a 7528{
c67a470b 7529 struct drm_i915_private *dev_priv = dev->dev_private;
652c393a 7530 struct drm_crtc *crtc;
652c393a 7531
c67a470b
PZ		 7532 hsw_package_c8_gpu_idle(dev_priv);
7533
652c393a
JB		 7534 if (!i915_powersave)
7535 return;
7536
652c393a 7537 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 7538 if (!crtc->fb)
7539 continue;
7540
725a5b54 7541 intel_decrease_pllclock(crtc);
652c393a 7542 }
652c393a
JB		 7543}
7544
c65355bb
CW		 7545void intel_mark_fb_busy(struct drm_i915_gem_object *obj,
7546 struct intel_ring_buffer *ring)
652c393a 7547{
f047e395
CW		 7548 struct drm_device *dev = obj->base.dev;
7549 struct drm_crtc *crtc;
652c393a 7550
f047e395 7551 if (!i915_powersave)
acb87dfb
CW		 7552 return;
7553
652c393a
JB		 7554 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
7555 if (!crtc->fb)
7556 continue;
7557
c65355bb
CW		 7558 if (to_intel_framebuffer(crtc->fb)->obj != obj)
7559 continue;
7560
7561 intel_increase_pllclock(crtc);
7562 if (ring && intel_fbc_enabled(dev))
7563 ring->fbc_dirty = true;
652c393a
JB		 7564 }
7565}
7566
79e53945
JB		 7567static void intel_crtc_destroy(struct drm_crtc *crtc)
7568{
7569 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 7570 struct drm_device *dev = crtc->dev;
7571 struct intel_unpin_work *work;
7572 unsigned long flags;
7573
7574 spin_lock_irqsave(&dev->event_lock, flags);
7575 work = intel_crtc->unpin_work;
7576 intel_crtc->unpin_work = NULL;
7577 spin_unlock_irqrestore(&dev->event_lock, flags);
7578
7579 if (work) {
7580 cancel_work_sync(&work->work);
7581 kfree(work);
7582 }
79e53945 7583
40ccc72b
MK		 7584 intel_crtc_cursor_set(crtc, NULL, 0, 0, 0);
7585
79e53945 7586 drm_crtc_cleanup(crtc);
67e77c5a 7587
79e53945
JB		 7588 kfree(intel_crtc);
7589}
7590
6b95a207
KH		 7591static void intel_unpin_work_fn(struct work_struct *__work)
7592{
7593 struct intel_unpin_work *work =
7594 container_of(__work, struct intel_unpin_work, work);
b4a98e57 7595 struct drm_device *dev = work->crtc->dev;
6b95a207 7596
b4a98e57 7597 mutex_lock(&dev->struct_mutex);
1690e1eb 7598 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 7599 drm_gem_object_unreference(&work->pending_flip_obj->base);
7600 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 7601
b4a98e57
CW		 7602 intel_update_fbc(dev);
7603 mutex_unlock(&dev->struct_mutex);
7604
7605 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
7606 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
7607
6b95a207
KH		 7608 kfree(work);
7609}
7610
1afe3e9d 7611static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 7612 struct drm_crtc *crtc)
6b95a207
KH		 7613{
7614 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 7615 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7616 struct intel_unpin_work *work;
6b95a207
KH		 7617 unsigned long flags;
7618
7619 /* Ignore early vblank irqs */
7620 if (intel_crtc == NULL)
7621 return;
7622
7623 spin_lock_irqsave(&dev->event_lock, flags);
7624 work = intel_crtc->unpin_work;
e7d841ca
CW		 7625
7626 /* Ensure we don't miss a work->pending update ... */
7627 smp_rmb();
7628
7629 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
6b95a207
KH		 7630 spin_unlock_irqrestore(&dev->event_lock, flags);
7631 return;
7632 }
7633
e7d841ca
CW		 7634 /* and that the unpin work is consistent wrt ->pending. */
7635 smp_rmb();
7636
6b95a207 7637 intel_crtc->unpin_work = NULL;
6b95a207 7638
45a066eb
RC		 7639 if (work->event)
7640 drm_send_vblank_event(dev, intel_crtc->pipe, work->event);
6b95a207 7641
0af7e4df
MK		 7642 drm_vblank_put(dev, intel_crtc->pipe);
7643
6b95a207
KH		 7644 spin_unlock_irqrestore(&dev->event_lock, flags);
7645
2c10d571 7646 wake_up_all(&dev_priv->pending_flip_queue);
b4a98e57
CW		 7647
7648 queue_work(dev_priv->wq, &work->work);
e5510fac
JB		 7649
7650 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 7651}
7652
1afe3e9d
JB		 7653void intel_finish_page_flip(struct drm_device *dev, int pipe)
7654{
7655 drm_i915_private_t *dev_priv = dev->dev_private;
7656 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
7657
49b14a5c 7658 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 7659}
7660
7661void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
7662{
7663 drm_i915_private_t *dev_priv = dev->dev_private;
7664 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
7665
49b14a5c 7666 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 7667}
7668
6b95a207
KH		 7669void intel_prepare_page_flip(struct drm_device *dev, int plane)
7670{
7671 drm_i915_private_t *dev_priv = dev->dev_private;
7672 struct intel_crtc *intel_crtc =
7673 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
7674 unsigned long flags;
7675
e7d841ca
CW		 7676 /* NB: An MMIO update of the plane base pointer will also
7677 * generate a page-flip completion irq, i.e. every modeset
7678 * is also accompanied by a spurious intel_prepare_page_flip().
7679 */
6b95a207 7680 spin_lock_irqsave(&dev->event_lock, flags);
e7d841ca
CW		 7681 if (intel_crtc->unpin_work)
7682 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
6b95a207
KH		 7683 spin_unlock_irqrestore(&dev->event_lock, flags);
7684}
7685
e7d841ca
CW		 7686inline static void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
7687{
7688 /* Ensure that the work item is consistent when activating it ... */
7689 smp_wmb();
7690 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
7691 /* and that it is marked active as soon as the irq could fire. */
7692 smp_wmb();
7693}
7694
8c9f3aaf
JB		 7695static int intel_gen2_queue_flip(struct drm_device *dev,
7696 struct drm_crtc *crtc,
7697 struct drm_framebuffer *fb,
ed8d1975
KP		 7698 struct drm_i915_gem_object *obj,
7699 uint32_t flags)
8c9f3aaf
JB		 7700{
7701 struct drm_i915_private *dev_priv = dev->dev_private;
7702 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 7703 u32 flip_mask;
6d90c952 7704 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7705 int ret;
7706
6d90c952 7707 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7708 if (ret)
83d4092b 7709 goto err;
8c9f3aaf 7710
6d90c952 7711 ret = intel_ring_begin(ring, 6);
8c9f3aaf 7712 if (ret)
83d4092b 7713 goto err_unpin;
8c9f3aaf
JB		 7714
7715 /* Can't queue multiple flips, so wait for the previous
7716 * one to finish before executing the next.
7717 */
7718 if (intel_crtc->plane)
7719 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7720 else
7721 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 7722 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
7723 intel_ring_emit(ring, MI_NOOP);
7724 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7725 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7726 intel_ring_emit(ring, fb->pitches[0]);
f343c5f6 7727 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
6d90c952 7728 intel_ring_emit(ring, 0); /* aux display base address, unused */
e7d841ca
CW		 7729
7730 intel_mark_page_flip_active(intel_crtc);
09246732 7731 __intel_ring_advance(ring);
83d4092b
CW		 7732 return 0;
7733
7734err_unpin:
7735 intel_unpin_fb_obj(obj);
7736err:
8c9f3aaf
JB		 7737 return ret;
7738}
7739
7740static int intel_gen3_queue_flip(struct drm_device *dev,
7741 struct drm_crtc *crtc,
7742 struct drm_framebuffer *fb,
ed8d1975
KP		 7743 struct drm_i915_gem_object *obj,
7744 uint32_t flags)
8c9f3aaf
JB		 7745{
7746 struct drm_i915_private *dev_priv = dev->dev_private;
7747 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 7748 u32 flip_mask;
6d90c952 7749 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7750 int ret;
7751
6d90c952 7752 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7753 if (ret)
83d4092b 7754 goto err;
8c9f3aaf 7755
6d90c952 7756 ret = intel_ring_begin(ring, 6);
8c9f3aaf 7757 if (ret)
83d4092b 7758 goto err_unpin;
8c9f3aaf
JB		 7759
7760 if (intel_crtc->plane)
7761 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7762 else
7763 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 7764 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
7765 intel_ring_emit(ring, MI_NOOP);
7766 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
7767 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7768 intel_ring_emit(ring, fb->pitches[0]);
f343c5f6 7769 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
6d90c952
DV		 7770 intel_ring_emit(ring, MI_NOOP);
7771
e7d841ca 7772 intel_mark_page_flip_active(intel_crtc);
09246732 7773 __intel_ring_advance(ring);
83d4092b
CW		 7774 return 0;
7775
7776err_unpin:
7777 intel_unpin_fb_obj(obj);
7778err:
8c9f3aaf
JB		 7779 return ret;
7780}
7781
7782static int intel_gen4_queue_flip(struct drm_device *dev,
7783 struct drm_crtc *crtc,
7784 struct drm_framebuffer *fb,
ed8d1975
KP		 7785 struct drm_i915_gem_object *obj,
7786 uint32_t flags)
8c9f3aaf
JB		 7787{
7788 struct drm_i915_private *dev_priv = dev->dev_private;
7789 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7790 uint32_t pf, pipesrc;
6d90c952 7791 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7792 int ret;
7793
6d90c952 7794 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7795 if (ret)
83d4092b 7796 goto err;
8c9f3aaf 7797
6d90c952 7798 ret = intel_ring_begin(ring, 4);
8c9f3aaf 7799 if (ret)
83d4092b 7800 goto err_unpin;
8c9f3aaf
JB		 7801
7802 /* i965+ uses the linear or tiled offsets from the
7803 * Display Registers (which do not change across a page-flip)
7804 * so we need only reprogram the base address.
7805 */
6d90c952
DV		 7806 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7807 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7808 intel_ring_emit(ring, fb->pitches[0]);
c2c75131 7809 intel_ring_emit(ring,
f343c5f6 7810 (i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset) |
c2c75131 7811 obj->tiling_mode);
8c9f3aaf
JB		 7812
7813 /* XXX Enabling the panel-fitter across page-flip is so far
7814 * untested on non-native modes, so ignore it for now.
7815 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
7816 */
7817 pf = 0;
7818 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 7819 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 7820
7821 intel_mark_page_flip_active(intel_crtc);
09246732 7822 __intel_ring_advance(ring);
83d4092b
CW		 7823 return 0;
7824
7825err_unpin:
7826 intel_unpin_fb_obj(obj);
7827err:
8c9f3aaf
JB		 7828 return ret;
7829}
7830
7831static int intel_gen6_queue_flip(struct drm_device *dev,
7832 struct drm_crtc *crtc,
7833 struct drm_framebuffer *fb,
ed8d1975
KP		 7834 struct drm_i915_gem_object *obj,
7835 uint32_t flags)
8c9f3aaf
JB		 7836{
7837 struct drm_i915_private *dev_priv = dev->dev_private;
7838 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 7839 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7840 uint32_t pf, pipesrc;
7841 int ret;
7842
6d90c952 7843 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7844 if (ret)
83d4092b 7845 goto err;
8c9f3aaf 7846
6d90c952 7847 ret = intel_ring_begin(ring, 4);
8c9f3aaf 7848 if (ret)
83d4092b 7849 goto err_unpin;
8c9f3aaf 7850
6d90c952
DV		 7851 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7852 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7853 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
f343c5f6 7854 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
8c9f3aaf 7855
dc257cf1
DV		 7856 /* Contrary to the suggestions in the documentation,
7857 * "Enable Panel Fitter" does not seem to be required when page
7858 * flipping with a non-native mode, and worse causes a normal
7859 * modeset to fail.
7860 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
7861 */
7862 pf = 0;
8c9f3aaf 7863 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 7864 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 7865
7866 intel_mark_page_flip_active(intel_crtc);
09246732 7867 __intel_ring_advance(ring);
83d4092b
CW		 7868 return 0;
7869
7870err_unpin:
7871 intel_unpin_fb_obj(obj);
7872err:
8c9f3aaf
JB		 7873 return ret;
7874}
7875
7c9017e5
JB		 7876static int intel_gen7_queue_flip(struct drm_device *dev,
7877 struct drm_crtc *crtc,
7878 struct drm_framebuffer *fb,
ed8d1975
KP		 7879 struct drm_i915_gem_object *obj,
7880 uint32_t flags)
7c9017e5
JB		 7881{
7882 struct drm_i915_private *dev_priv = dev->dev_private;
7883 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ffe74d75 7884 struct intel_ring_buffer *ring;
cb05d8de 7885 uint32_t plane_bit = 0;
ffe74d75
CW		 7886 int len, ret;
7887
7888 ring = obj->ring;
7889 if (ring == NULL || ring->id != RCS)
7890 ring = &dev_priv->ring[BCS];
7c9017e5
JB		 7891
7892 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
7893 if (ret)
83d4092b 7894 goto err;
7c9017e5 7895
cb05d8de
DV		 7896 switch(intel_crtc->plane) {
7897 case PLANE_A:
7898 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
7899 break;
7900 case PLANE_B:
7901 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
7902 break;
7903 case PLANE_C:
7904 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
7905 break;
7906 default:
7907 WARN_ONCE(1, "unknown plane in flip command\n");
7908 ret = -ENODEV;
ab3951eb 7909 goto err_unpin;
cb05d8de
DV		 7910 }
7911
ffe74d75
CW		 7912 len = 4;
7913 if (ring->id == RCS)
7914 len += 6;
7915
7916 ret = intel_ring_begin(ring, len);
7c9017e5 7917 if (ret)
83d4092b 7918 goto err_unpin;
7c9017e5 7919
ffe74d75
CW		 7920 /* Unmask the flip-done completion message. Note that the bspec says that
7921 * we should do this for both the BCS and RCS, and that we must not unmask
7922 * more than one flip event at any time (or ensure that one flip message
7923 * can be sent by waiting for flip-done prior to queueing new flips).
7924 * Experimentation says that BCS works despite DERRMR masking all
7925 * flip-done completion events and that unmasking all planes at once
7926 * for the RCS also doesn't appear to drop events. Setting the DERRMR
7927 * to zero does lead to lockups within MI_DISPLAY_FLIP.
7928 */
7929 if (ring->id == RCS) {
7930 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
7931 intel_ring_emit(ring, DERRMR);
7932 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
7933 DERRMR_PIPEB_PRI_FLIP_DONE |
7934 DERRMR_PIPEC_PRI_FLIP_DONE));
7935 intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1));
7936 intel_ring_emit(ring, DERRMR);
7937 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
7938 }
7939
cb05d8de 7940 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 7941 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
f343c5f6 7942 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
7c9017e5 7943 intel_ring_emit(ring, (MI_NOOP));
e7d841ca
CW		 7944
7945 intel_mark_page_flip_active(intel_crtc);
09246732 7946 __intel_ring_advance(ring);
83d4092b
CW		 7947 return 0;
7948
7949err_unpin:
7950 intel_unpin_fb_obj(obj);
7951err:
7c9017e5
JB		 7952 return ret;
7953}
7954
8c9f3aaf
JB		 7955static int intel_default_queue_flip(struct drm_device *dev,
7956 struct drm_crtc *crtc,
7957 struct drm_framebuffer *fb,
ed8d1975
KP		 7958 struct drm_i915_gem_object *obj,
7959 uint32_t flags)
8c9f3aaf
JB		 7960{
7961 return -ENODEV;
7962}
7963
6b95a207
KH		 7964static int intel_crtc_page_flip(struct drm_crtc *crtc,
7965 struct drm_framebuffer *fb,
ed8d1975
KP		 7966 struct drm_pending_vblank_event *event,
7967 uint32_t page_flip_flags)
6b95a207
KH		 7968{
7969 struct drm_device *dev = crtc->dev;
7970 struct drm_i915_private *dev_priv = dev->dev_private;
4a35f83b
VS		 7971 struct drm_framebuffer *old_fb = crtc->fb;
7972 struct drm_i915_gem_object *obj = to_intel_framebuffer(fb)->obj;
6b95a207
KH		 7973 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7974 struct intel_unpin_work *work;
8c9f3aaf 7975 unsigned long flags;
52e68630 7976 int ret;
6b95a207 7977
e6a595d2
VS		 7978 /* Can't change pixel format via MI display flips. */
7979 if (fb->pixel_format != crtc->fb->pixel_format)
7980 return -EINVAL;
7981
7982 /*
7983 * TILEOFF/LINOFF registers can't be changed via MI display flips.
7984 * Note that pitch changes could also affect these register.
7985 */
7986 if (INTEL_INFO(dev)->gen > 3 &&
7987 (fb->offsets[0] != crtc->fb->offsets[0] ||
7988 fb->pitches[0] != crtc->fb->pitches[0]))
7989 return -EINVAL;
7990
6b95a207
KH		 7991 work = kzalloc(sizeof *work, GFP_KERNEL);
7992 if (work == NULL)
7993 return -ENOMEM;
7994
6b95a207 7995 work->event = event;
b4a98e57 7996 work->crtc = crtc;
4a35f83b 7997 work->old_fb_obj = to_intel_framebuffer(old_fb)->obj;
6b95a207
KH		 7998 INIT_WORK(&work->work, intel_unpin_work_fn);
7999
7317c75e
JB		 8000 ret = drm_vblank_get(dev, intel_crtc->pipe);
8001 if (ret)
8002 goto free_work;
8003
6b95a207
KH		 8004 /* We borrow the event spin lock for protecting unpin_work */
8005 spin_lock_irqsave(&dev->event_lock, flags);
8006 if (intel_crtc->unpin_work) {
8007 spin_unlock_irqrestore(&dev->event_lock, flags);
8008 kfree(work);
7317c75e 8009 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 8010
8011 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 8012 return -EBUSY;
8013 }
8014 intel_crtc->unpin_work = work;
8015 spin_unlock_irqrestore(&dev->event_lock, flags);
8016
b4a98e57
CW		 8017 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
8018 flush_workqueue(dev_priv->wq);
8019
79158103
CW		 8020 ret = i915_mutex_lock_interruptible(dev);
8021 if (ret)
8022 goto cleanup;
6b95a207 8023
75dfca80 8024 /* Reference the objects for the scheduled work. */
05394f39
CW		 8025 drm_gem_object_reference(&work->old_fb_obj->base);
8026 drm_gem_object_reference(&obj->base);
6b95a207
KH		 8027
8028 crtc->fb = fb;
96b099fd 8029
e1f99ce6 8030 work->pending_flip_obj = obj;
e1f99ce6 8031
4e5359cd
SF		 8032 work->enable_stall_check = true;
8033
b4a98e57 8034 atomic_inc(&intel_crtc->unpin_work_count);
10d83730 8035 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
e1f99ce6 8036
ed8d1975 8037 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, page_flip_flags);
8c9f3aaf
JB		 8038 if (ret)
8039 goto cleanup_pending;
6b95a207 8040
7782de3b 8041 intel_disable_fbc(dev);
c65355bb 8042 intel_mark_fb_busy(obj, NULL);
6b95a207
KH		 8043 mutex_unlock(&dev->struct_mutex);
8044
e5510fac
JB		 8045 trace_i915_flip_request(intel_crtc->plane, obj);
8046
6b95a207 8047 return 0;
96b099fd 8048
8c9f3aaf 8049cleanup_pending:
b4a98e57 8050 atomic_dec(&intel_crtc->unpin_work_count);
4a35f83b 8051 crtc->fb = old_fb;
05394f39
CW		 8052 drm_gem_object_unreference(&work->old_fb_obj->base);
8053 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 8054 mutex_unlock(&dev->struct_mutex);
8055
79158103 8056cleanup:
96b099fd
CW		 8057 spin_lock_irqsave(&dev->event_lock, flags);
8058 intel_crtc->unpin_work = NULL;
8059 spin_unlock_irqrestore(&dev->event_lock, flags);
8060
7317c75e
JB		 8061 drm_vblank_put(dev, intel_crtc->pipe);
8062free_work:
96b099fd
CW		 8063 kfree(work);
8064
8065 return ret;
6b95a207
KH		 8066}
8067
f6e5b160 8068static struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 8069 .mode_set_base_atomic = intel_pipe_set_base_atomic,
8070 .load_lut = intel_crtc_load_lut,
f6e5b160
CW		 8071};
8072
50f56119
DV		 8073static bool intel_encoder_crtc_ok(struct drm_encoder *encoder,
8074 struct drm_crtc *crtc)
8075{
8076 struct drm_device *dev;
8077 struct drm_crtc *tmp;
8078 int crtc_mask = 1;
47f1c6c9 8079
50f56119 8080 WARN(!crtc, "checking null crtc?\n");
47f1c6c9 8081
50f56119 8082 dev = crtc->dev;
47f1c6c9 8083
50f56119
DV		 8084 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
8085 if (tmp == crtc)
8086 break;
8087 crtc_mask <<= 1;
8088 }
47f1c6c9 8089
50f56119
DV		 8090 if (encoder->possible_crtcs & crtc_mask)
8091 return true;
8092 return false;
47f1c6c9 8093}
79e53945 8094
9a935856
DV		 8095/**
8096 * intel_modeset_update_staged_output_state
8097 *
8098 * Updates the staged output configuration state, e.g. after we've read out the
8099 * current hw state.
8100 */
8101static void intel_modeset_update_staged_output_state(struct drm_device *dev)
f6e5b160 8102{
9a935856
DV		 8103 struct intel_encoder *encoder;
8104 struct intel_connector *connector;
f6e5b160 8105
9a935856
DV		 8106 list_for_each_entry(connector, &dev->mode_config.connector_list,
8107 base.head) {
8108 connector->new_encoder =
8109 to_intel_encoder(connector->base.encoder);
8110 }
f6e5b160 8111
9a935856
DV		 8112 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8113 base.head) {
8114 encoder->new_crtc =
8115 to_intel_crtc(encoder->base.crtc);
8116 }
f6e5b160
CW		 8117}
8118
9a935856
DV		 8119/**
8120 * intel_modeset_commit_output_state
8121 *
8122 * This function copies the stage display pipe configuration to the real one.
8123 */
8124static void intel_modeset_commit_output_state(struct drm_device *dev)
8125{
8126 struct intel_encoder *encoder;
8127 struct intel_connector *connector;
f6e5b160 8128
9a935856
DV		 8129 list_for_each_entry(connector, &dev->mode_config.connector_list,
8130 base.head) {
8131 connector->base.encoder = &connector->new_encoder->base;
8132 }
f6e5b160 8133
9a935856
DV		 8134 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8135 base.head) {
8136 encoder->base.crtc = &encoder->new_crtc->base;
8137 }
8138}
8139
050f7aeb
DV		 8140static void
8141connected_sink_compute_bpp(struct intel_connector * connector,
8142 struct intel_crtc_config *pipe_config)
8143{
8144 int bpp = pipe_config->pipe_bpp;
8145
8146 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
8147 connector->base.base.id,
8148 drm_get_connector_name(&connector->base));
8149
8150 /* Don't use an invalid EDID bpc value */
8151 if (connector->base.display_info.bpc &&
8152 connector->base.display_info.bpc * 3 < bpp) {
8153 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
8154 bpp, connector->base.display_info.bpc*3);
8155 pipe_config->pipe_bpp = connector->base.display_info.bpc*3;
8156 }
8157
8158 /* Clamp bpp to 8 on screens without EDID 1.4 */
8159 if (connector->base.display_info.bpc == 0 && bpp > 24) {
8160 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
8161 bpp);
8162 pipe_config->pipe_bpp = 24;
8163 }
8164}
8165
4e53c2e0 8166static int
050f7aeb
DV		 8167compute_baseline_pipe_bpp(struct intel_crtc *crtc,
8168 struct drm_framebuffer *fb,
8169 struct intel_crtc_config *pipe_config)
4e53c2e0 8170{
050f7aeb
DV		 8171 struct drm_device *dev = crtc->base.dev;
8172 struct intel_connector *connector;
4e53c2e0
DV		 8173 int bpp;
8174
d42264b1
DV		 8175 switch (fb->pixel_format) {
8176 case DRM_FORMAT_C8:
4e53c2e0
DV		 8177 bpp = 8*3; /* since we go through a colormap */
8178 break;
d42264b1
DV		 8179 case DRM_FORMAT_XRGB1555:
8180 case DRM_FORMAT_ARGB1555:
8181 /* checked in intel_framebuffer_init already */
8182 if (WARN_ON(INTEL_INFO(dev)->gen > 3))
8183 return -EINVAL;
8184 case DRM_FORMAT_RGB565:
4e53c2e0
DV		 8185 bpp = 6*3; /* min is 18bpp */
8186 break;
d42264b1
DV		 8187 case DRM_FORMAT_XBGR8888:
8188 case DRM_FORMAT_ABGR8888:
8189 /* checked in intel_framebuffer_init already */
8190 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
8191 return -EINVAL;
8192 case DRM_FORMAT_XRGB8888:
8193 case DRM_FORMAT_ARGB8888:
4e53c2e0
DV		 8194 bpp = 8*3;
8195 break;
d42264b1
DV		 8196 case DRM_FORMAT_XRGB2101010:
8197 case DRM_FORMAT_ARGB2101010:
8198 case DRM_FORMAT_XBGR2101010:
8199 case DRM_FORMAT_ABGR2101010:
8200 /* checked in intel_framebuffer_init already */
8201 if (WARN_ON(INTEL_INFO(dev)->gen < 4))
baba133a 8202 return -EINVAL;
4e53c2e0
DV		 8203 bpp = 10*3;
8204 break;
baba133a 8205 /* TODO: gen4+ supports 16 bpc floating point, too. */
4e53c2e0
DV		 8206 default:
8207 DRM_DEBUG_KMS("unsupported depth\n");
8208 return -EINVAL;
8209 }
8210
4e53c2e0
DV		 8211 pipe_config->pipe_bpp = bpp;
8212
8213 /* Clamp display bpp to EDID value */
8214 list_for_each_entry(connector, &dev->mode_config.connector_list,
050f7aeb 8215 base.head) {
1b829e05
DV		 8216 if (!connector->new_encoder ||
8217 connector->new_encoder->new_crtc != crtc)
4e53c2e0
DV		 8218 continue;
8219
050f7aeb 8220 connected_sink_compute_bpp(connector, pipe_config);
4e53c2e0
DV		 8221 }
8222
8223 return bpp;
8224}
8225
c0b03411
DV		 8226static void intel_dump_pipe_config(struct intel_crtc *crtc,
8227 struct intel_crtc_config *pipe_config,
8228 const char *context)
8229{
8230 DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id,
8231 context, pipe_name(crtc->pipe));
8232
8233 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder));
8234 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
8235 pipe_config->pipe_bpp, pipe_config->dither);
8236 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
8237 pipe_config->has_pch_encoder,
8238 pipe_config->fdi_lanes,
8239 pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n,
8240 pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n,
8241 pipe_config->fdi_m_n.tu);
8242 DRM_DEBUG_KMS("requested mode:\n");
8243 drm_mode_debug_printmodeline(&pipe_config->requested_mode);
8244 DRM_DEBUG_KMS("adjusted mode:\n");
8245 drm_mode_debug_printmodeline(&pipe_config->adjusted_mode);
8246 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
8247 pipe_config->gmch_pfit.control,
8248 pipe_config->gmch_pfit.pgm_ratios,
8249 pipe_config->gmch_pfit.lvds_border_bits);
8250 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x\n",
8251 pipe_config->pch_pfit.pos,
8252 pipe_config->pch_pfit.size);
42db64ef 8253 DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
c0b03411
DV		 8254}
8255
accfc0c5
DV		 8256static bool check_encoder_cloning(struct drm_crtc *crtc)
8257{
8258 int num_encoders = 0;
8259 bool uncloneable_encoders = false;
8260 struct intel_encoder *encoder;
8261
8262 list_for_each_entry(encoder, &crtc->dev->mode_config.encoder_list,
8263 base.head) {
8264 if (&encoder->new_crtc->base != crtc)
8265 continue;
8266
8267 num_encoders++;
8268 if (!encoder->cloneable)
8269 uncloneable_encoders = true;
8270 }
8271
8272 return !(num_encoders > 1 && uncloneable_encoders);
8273}
8274
b8cecdf5
DV		 8275static struct intel_crtc_config *
8276intel_modeset_pipe_config(struct drm_crtc *crtc,
4e53c2e0 8277 struct drm_framebuffer *fb,
b8cecdf5 8278 struct drm_display_mode *mode)
ee7b9f93 8279{
7758a113 8280 struct drm_device *dev = crtc->dev;
7758a113 8281 struct intel_encoder *encoder;
b8cecdf5 8282 struct intel_crtc_config *pipe_config;
e29c22c0
DV		 8283 int plane_bpp, ret = -EINVAL;
8284 bool retry = true;
ee7b9f93 8285
accfc0c5
DV		 8286 if (!check_encoder_cloning(crtc)) {
8287 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
8288 return ERR_PTR(-EINVAL);
8289 }
8290
b8cecdf5
DV		 8291 pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL);
8292 if (!pipe_config)
7758a113
DV		 8293 return ERR_PTR(-ENOMEM);
8294
b8cecdf5
DV		 8295 drm_mode_copy(&pipe_config->adjusted_mode, mode);
8296 drm_mode_copy(&pipe_config->requested_mode, mode);
e143a21c
DV		 8297 pipe_config->cpu_transcoder =
8298 (enum transcoder) to_intel_crtc(crtc)->pipe;
c0d43d62 8299 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
b8cecdf5 8300
2960bc9c
ID		 8301 /*
8302 * Sanitize sync polarity flags based on requested ones. If neither
8303 * positive or negative polarity is requested, treat this as meaning
8304 * negative polarity.
8305 */
8306 if (!(pipe_config->adjusted_mode.flags &
8307 (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
8308 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;
8309
8310 if (!(pipe_config->adjusted_mode.flags &
8311 (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
8312 pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;
8313
050f7aeb
DV		 8314 /* Compute a starting value for pipe_config->pipe_bpp taking the source
8315 * plane pixel format and any sink constraints into account. Returns the
8316 * source plane bpp so that dithering can be selected on mismatches
8317 * after encoders and crtc also have had their say. */
8318 plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),
8319 fb, pipe_config);
4e53c2e0
DV		 8320 if (plane_bpp < 0)
8321 goto fail;
8322
e29c22c0 8323encoder_retry:
ef1b460d 8324 /* Ensure the port clock defaults are reset when retrying. */
ff9a6750 8325 pipe_config->port_clock = 0;
ef1b460d 8326 pipe_config->pixel_multiplier = 1;
ff9a6750 8327
135c81b8
DV		 8328 /* Fill in default crtc timings, allow encoders to overwrite them. */
8329 drm_mode_set_crtcinfo(&pipe_config->adjusted_mode, 0);
8330
7758a113
DV		 8331 /* Pass our mode to the connectors and the CRTC to give them a chance to
8332 * adjust it according to limitations or connector properties, and also
8333 * a chance to reject the mode entirely.
47f1c6c9 8334 */
7758a113
DV		 8335 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8336 base.head) {
47f1c6c9 8337
7758a113
DV		 8338 if (&encoder->new_crtc->base != crtc)
8339 continue;
7ae89233 8340
efea6e8e
DV		 8341 if (!(encoder->compute_config(encoder, pipe_config))) {
8342 DRM_DEBUG_KMS("Encoder config failure\n");
7758a113
DV		 8343 goto fail;
8344 }
ee7b9f93 8345 }
47f1c6c9 8346
ff9a6750
DV		 8347 /* Set default port clock if not overwritten by the encoder. Needs to be
8348 * done afterwards in case the encoder adjusts the mode. */
8349 if (!pipe_config->port_clock)
3c52f4eb
VS		 8350 pipe_config->port_clock = pipe_config->adjusted_mode.clock *
8351 pipe_config->pixel_multiplier;
ff9a6750 8352
a43f6e0f 8353 ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);
e29c22c0 8354 if (ret < 0) {
7758a113
DV		 8355 DRM_DEBUG_KMS("CRTC fixup failed\n");
8356 goto fail;
ee7b9f93 8357 }
e29c22c0
DV		 8358
8359 if (ret == RETRY) {
8360 if (WARN(!retry, "loop in pipe configuration computation\n")) {
8361 ret = -EINVAL;
8362 goto fail;
8363 }
8364
8365 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
8366 retry = false;
8367 goto encoder_retry;
8368 }
8369
4e53c2e0
DV		 8370 pipe_config->dither = pipe_config->pipe_bpp != plane_bpp;
8371 DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n",
8372 plane_bpp, pipe_config->pipe_bpp, pipe_config->dither);
8373
b8cecdf5 8374 return pipe_config;
7758a113 8375fail:
b8cecdf5 8376 kfree(pipe_config);
e29c22c0 8377 return ERR_PTR(ret);
ee7b9f93 8378}
47f1c6c9 8379
e2e1ed41
DV		 8380/* Computes which crtcs are affected and sets the relevant bits in the mask. For
8381 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
8382static void
8383intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
8384 unsigned *prepare_pipes, unsigned *disable_pipes)
79e53945
JB		 8385{
8386 struct intel_crtc *intel_crtc;
e2e1ed41
DV		 8387 struct drm_device *dev = crtc->dev;
8388 struct intel_encoder *encoder;
8389 struct intel_connector *connector;
8390 struct drm_crtc *tmp_crtc;
79e53945 8391
e2e1ed41 8392 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
79e53945 8393
e2e1ed41
DV		 8394 /* Check which crtcs have changed outputs connected to them, these need
8395 * to be part of the prepare_pipes mask. We don't (yet) support global
8396 * modeset across multiple crtcs, so modeset_pipes will only have one
8397 * bit set at most. */
8398 list_for_each_entry(connector, &dev->mode_config.connector_list,
8399 base.head) {
8400 if (connector->base.encoder == &connector->new_encoder->base)
8401 continue;
79e53945 8402
e2e1ed41
DV		 8403 if (connector->base.encoder) {
8404 tmp_crtc = connector->base.encoder->crtc;
8405
8406 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
8407 }
8408
8409 if (connector->new_encoder)
8410 *prepare_pipes |=
8411 1 << connector->new_encoder->new_crtc->pipe;
79e53945
JB		 8412 }
8413
e2e1ed41
DV		 8414 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8415 base.head) {
8416 if (encoder->base.crtc == &encoder->new_crtc->base)
8417 continue;
8418
8419 if (encoder->base.crtc) {
8420 tmp_crtc = encoder->base.crtc;
8421
8422 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
8423 }
8424
8425 if (encoder->new_crtc)
8426 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
80824003
JB		 8427 }
8428
e2e1ed41
DV		 8429 /* Check for any pipes that will be fully disabled ... */
8430 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
8431 base.head) {
8432 bool used = false;
22fd0fab 8433
e2e1ed41
DV		 8434 /* Don't try to disable disabled crtcs. */
8435 if (!intel_crtc->base.enabled)
8436 continue;
7e7d76c3 8437
e2e1ed41
DV		 8438 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8439 base.head) {
8440 if (encoder->new_crtc == intel_crtc)
8441 used = true;
8442 }
8443
8444 if (!used)
8445 *disable_pipes |= 1 << intel_crtc->pipe;
7e7d76c3
JB		 8446 }
8447
e2e1ed41
DV		 8448
8449 /* set_mode is also used to update properties on life display pipes. */
8450 intel_crtc = to_intel_crtc(crtc);
8451 if (crtc->enabled)
8452 *prepare_pipes |= 1 << intel_crtc->pipe;
8453
b6c5164d
DV		 8454 /*
8455 * For simplicity do a full modeset on any pipe where the output routing
8456 * changed. We could be more clever, but that would require us to be
8457 * more careful with calling the relevant encoder->mode_set functions.
8458 */
e2e1ed41
DV		 8459 if (*prepare_pipes)
8460 *modeset_pipes = *prepare_pipes;
8461
8462 /* ... and mask these out. */
8463 *modeset_pipes &= ~(*disable_pipes);
8464 *prepare_pipes &= ~(*disable_pipes);
b6c5164d
DV		 8465
8466 /*
8467 * HACK: We don't (yet) fully support global modesets. intel_set_config
8468 * obies this rule, but the modeset restore mode of
8469 * intel_modeset_setup_hw_state does not.
8470 */
8471 *modeset_pipes &= 1 << intel_crtc->pipe;
8472 *prepare_pipes &= 1 << intel_crtc->pipe;
e3641d3f
DV		 8473
8474 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
8475 *modeset_pipes, *prepare_pipes, *disable_pipes);
47f1c6c9 8476}
79e53945 8477
ea9d758d 8478static bool intel_crtc_in_use(struct drm_crtc *crtc)
f6e5b160 8479{
ea9d758d 8480 struct drm_encoder *encoder;
f6e5b160 8481 struct drm_device *dev = crtc->dev;
f6e5b160 8482
ea9d758d
DV		 8483 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
8484 if (encoder->crtc == crtc)
8485 return true;
8486
8487 return false;
8488}
8489
8490static void
8491intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
8492{
8493 struct intel_encoder *intel_encoder;
8494 struct intel_crtc *intel_crtc;
8495 struct drm_connector *connector;
8496
8497 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
8498 base.head) {
8499 if (!intel_encoder->base.crtc)
8500 continue;
8501
8502 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
8503
8504 if (prepare_pipes & (1 << intel_crtc->pipe))
8505 intel_encoder->connectors_active = false;
8506 }
8507
8508 intel_modeset_commit_output_state(dev);
8509
8510 /* Update computed state. */
8511 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
8512 base.head) {
8513 intel_crtc->base.enabled = intel_crtc_in_use(&intel_crtc->base);
8514 }
8515
8516 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
8517 if (!connector->encoder || !connector->encoder->crtc)
8518 continue;
8519
8520 intel_crtc = to_intel_crtc(connector->encoder->crtc);
8521
8522 if (prepare_pipes & (1 << intel_crtc->pipe)) {
68d34720
DV		 8523 struct drm_property *dpms_property =
8524 dev->mode_config.dpms_property;
8525
ea9d758d 8526 connector->dpms = DRM_MODE_DPMS_ON;
662595df 8527 drm_object_property_set_value(&connector->base,
68d34720
DV		 8528 dpms_property,
8529 DRM_MODE_DPMS_ON);
ea9d758d
DV		 8530
8531 intel_encoder = to_intel_encoder(connector->encoder);
8532 intel_encoder->connectors_active = true;
8533 }
8534 }
8535
8536}
8537
f1f644dc
JB		 8538static bool intel_fuzzy_clock_check(struct intel_crtc_config *cur,
8539 struct intel_crtc_config *new)
8540{
8541 int clock1, clock2, diff;
8542
8543 clock1 = cur->adjusted_mode.clock;
8544 clock2 = new->adjusted_mode.clock;
8545
8546 if (clock1 == clock2)
8547 return true;
8548
8549 if (!clock1 || !clock2)
8550 return false;
8551
8552 diff = abs(clock1 - clock2);
8553
8554 if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105)
8555 return true;
8556
8557 return false;
8558}
8559
25c5b266
DV		 8560#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
8561 list_for_each_entry((intel_crtc), \
8562 &(dev)->mode_config.crtc_list, \
8563 base.head) \
0973f18f 8564 if (mask & (1 <<(intel_crtc)->pipe))
25c5b266 8565
0e8ffe1b 8566static bool
2fa2fe9a
DV		 8567intel_pipe_config_compare(struct drm_device *dev,
8568 struct intel_crtc_config *current_config,
0e8ffe1b
DV		 8569 struct intel_crtc_config *pipe_config)
8570{
66e985c0
DV		 8571#define PIPE_CONF_CHECK_X(name) \
8572 if (current_config->name != pipe_config->name) { \
8573 DRM_ERROR("mismatch in " #name " " \
8574 "(expected 0x%08x, found 0x%08x)\n", \
8575 current_config->name, \
8576 pipe_config->name); \
8577 return false; \
8578 }
8579
08a24034
DV		 8580#define PIPE_CONF_CHECK_I(name) \
8581 if (current_config->name != pipe_config->name) { \
8582 DRM_ERROR("mismatch in " #name " " \
8583 "(expected %i, found %i)\n", \
8584 current_config->name, \
8585 pipe_config->name); \
8586 return false; \
88adfff1
DV		 8587 }
8588
1bd1bd80
DV		 8589#define PIPE_CONF_CHECK_FLAGS(name, mask) \
8590 if ((current_config->name ^ pipe_config->name) & (mask)) { \
6f02488e 8591 DRM_ERROR("mismatch in " #name "(" #mask ") " \
1bd1bd80
DV		 8592 "(expected %i, found %i)\n", \
8593 current_config->name & (mask), \
8594 pipe_config->name & (mask)); \
8595 return false; \
8596 }
8597
bb760063
DV		 8598#define PIPE_CONF_QUIRK(quirk) \
8599 ((current_config->quirks | pipe_config->quirks) & (quirk))
8600
eccb140b
DV		 8601 PIPE_CONF_CHECK_I(cpu_transcoder);
8602
08a24034
DV		 8603 PIPE_CONF_CHECK_I(has_pch_encoder);
8604 PIPE_CONF_CHECK_I(fdi_lanes);
72419203
DV		 8605 PIPE_CONF_CHECK_I(fdi_m_n.gmch_m);
8606 PIPE_CONF_CHECK_I(fdi_m_n.gmch_n);
8607 PIPE_CONF_CHECK_I(fdi_m_n.link_m);
8608 PIPE_CONF_CHECK_I(fdi_m_n.link_n);
8609 PIPE_CONF_CHECK_I(fdi_m_n.tu);
08a24034 8610
1bd1bd80
DV		 8611 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hdisplay);
8612 PIPE_CONF_CHECK_I(adjusted_mode.crtc_htotal);
8613 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_start);
8614 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_end);
8615 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_start);
8616 PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_end);
8617
8618 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vdisplay);
8619 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vtotal);
8620 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_start);
8621 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_end);
8622 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_start);
8623 PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_end);
8624
c93f54cf 8625 PIPE_CONF_CHECK_I(pixel_multiplier);
6c49f241 8626
1bd1bd80
DV		 8627 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
8628 DRM_MODE_FLAG_INTERLACE);
8629
bb760063
DV		 8630 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {
8631 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
8632 DRM_MODE_FLAG_PHSYNC);
8633 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
8634 DRM_MODE_FLAG_NHSYNC);
8635 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
8636 DRM_MODE_FLAG_PVSYNC);
8637 PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags,
8638 DRM_MODE_FLAG_NVSYNC);
8639 }
045ac3b5 8640
1bd1bd80
DV		 8641 PIPE_CONF_CHECK_I(requested_mode.hdisplay);
8642 PIPE_CONF_CHECK_I(requested_mode.vdisplay);
8643
2fa2fe9a
DV		 8644 PIPE_CONF_CHECK_I(gmch_pfit.control);
8645 /* pfit ratios are autocomputed by the hw on gen4+ */
8646 if (INTEL_INFO(dev)->gen < 4)
8647 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);
8648 PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits);
8649 PIPE_CONF_CHECK_I(pch_pfit.pos);
8650 PIPE_CONF_CHECK_I(pch_pfit.size);
8651
42db64ef
PZ		 8652 PIPE_CONF_CHECK_I(ips_enabled);
8653
c0d43d62 8654 PIPE_CONF_CHECK_I(shared_dpll);
66e985c0 8655 PIPE_CONF_CHECK_X(dpll_hw_state.dpll);
8bcc2795 8656 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);
66e985c0
DV		 8657 PIPE_CONF_CHECK_X(dpll_hw_state.fp0);
8658 PIPE_CONF_CHECK_X(dpll_hw_state.fp1);
c0d43d62 8659
42571aef
VS		 8660 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5)
8661 PIPE_CONF_CHECK_I(pipe_bpp);
8662
66e985c0 8663#undef PIPE_CONF_CHECK_X
08a24034 8664#undef PIPE_CONF_CHECK_I
1bd1bd80 8665#undef PIPE_CONF_CHECK_FLAGS
bb760063 8666#undef PIPE_CONF_QUIRK
88adfff1 8667
f1f644dc
JB		 8668 if (!IS_HASWELL(dev)) {
8669 if (!intel_fuzzy_clock_check(current_config, pipe_config)) {
6f02488e 8670 DRM_ERROR("mismatch in clock (expected %d, found %d)\n",
f1f644dc
JB		 8671 current_config->adjusted_mode.clock,
8672 pipe_config->adjusted_mode.clock);
8673 return false;
8674 }
8675 }
8676
0e8ffe1b
DV		 8677 return true;
8678}
8679
91d1b4bd
DV		 8680static void
8681check_connector_state(struct drm_device *dev)
8af6cf88 8682{
8af6cf88
DV		 8683 struct intel_connector *connector;
8684
8685 list_for_each_entry(connector, &dev->mode_config.connector_list,
8686 base.head) {
8687 /* This also checks the encoder/connector hw state with the
8688 * ->get_hw_state callbacks. */
8689 intel_connector_check_state(connector);
8690
8691 WARN(&connector->new_encoder->base != connector->base.encoder,
8692 "connector's staged encoder doesn't match current encoder\n");
8693 }
91d1b4bd
DV		 8694}
8695
8696static void
8697check_encoder_state(struct drm_device *dev)
8698{
8699 struct intel_encoder *encoder;
8700 struct intel_connector *connector;
8af6cf88
DV		 8701
8702 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8703 base.head) {
8704 bool enabled = false;
8705 bool active = false;
8706 enum pipe pipe, tracked_pipe;
8707
8708 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
8709 encoder->base.base.id,
8710 drm_get_encoder_name(&encoder->base));
8711
8712 WARN(&encoder->new_crtc->base != encoder->base.crtc,
8713 "encoder's stage crtc doesn't match current crtc\n");
8714 WARN(encoder->connectors_active && !encoder->base.crtc,
8715 "encoder's active_connectors set, but no crtc\n");
8716
8717 list_for_each_entry(connector, &dev->mode_config.connector_list,
8718 base.head) {
8719 if (connector->base.encoder != &encoder->base)
8720 continue;
8721 enabled = true;
8722 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
8723 active = true;
8724 }
8725 WARN(!!encoder->base.crtc != enabled,
8726 "encoder's enabled state mismatch "
8727 "(expected %i, found %i)\n",
8728 !!encoder->base.crtc, enabled);
8729 WARN(active && !encoder->base.crtc,
8730 "active encoder with no crtc\n");
8731
8732 WARN(encoder->connectors_active != active,
8733 "encoder's computed active state doesn't match tracked active state "
8734 "(expected %i, found %i)\n", active, encoder->connectors_active);
8735
8736 active = encoder->get_hw_state(encoder, &pipe);
8737 WARN(active != encoder->connectors_active,
8738 "encoder's hw state doesn't match sw tracking "
8739 "(expected %i, found %i)\n",
8740 encoder->connectors_active, active);
8741
8742 if (!encoder->base.crtc)
8743 continue;
8744
8745 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
8746 WARN(active && pipe != tracked_pipe,
8747 "active encoder's pipe doesn't match"
8748 "(expected %i, found %i)\n",
8749 tracked_pipe, pipe);
8750
8751 }
91d1b4bd
DV		 8752}
8753
8754static void
8755check_crtc_state(struct drm_device *dev)
8756{
8757 drm_i915_private_t *dev_priv = dev->dev_private;
8758 struct intel_crtc *crtc;
8759 struct intel_encoder *encoder;
8760 struct intel_crtc_config pipe_config;
8af6cf88
DV		 8761
8762 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
8763 base.head) {
8764 bool enabled = false;
8765 bool active = false;
8766
045ac3b5
JB		 8767 memset(&pipe_config, 0, sizeof(pipe_config));
8768
8af6cf88
DV		 8769 DRM_DEBUG_KMS("[CRTC:%d]\n",
8770 crtc->base.base.id);
8771
8772 WARN(crtc->active && !crtc->base.enabled,
8773 "active crtc, but not enabled in sw tracking\n");
8774
8775 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8776 base.head) {
8777 if (encoder->base.crtc != &crtc->base)
8778 continue;
8779 enabled = true;
8780 if (encoder->connectors_active)
8781 active = true;
8782 }
6c49f241 8783
8af6cf88
DV		 8784 WARN(active != crtc->active,
8785 "crtc's computed active state doesn't match tracked active state "
8786 "(expected %i, found %i)\n", active, crtc->active);
8787 WARN(enabled != crtc->base.enabled,
8788 "crtc's computed enabled state doesn't match tracked enabled state "
8789 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
8790
0e8ffe1b
DV		 8791 active = dev_priv->display.get_pipe_config(crtc,
8792 &pipe_config);
d62cf62a
DV		 8793
8794 /* hw state is inconsistent with the pipe A quirk */
8795 if (crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
8796 active = crtc->active;
8797
6c49f241
DV		 8798 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8799 base.head) {
3eaba51c 8800 enum pipe pipe;
6c49f241
DV		 8801 if (encoder->base.crtc != &crtc->base)
8802 continue;
3eaba51c
VS		 8803 if (encoder->get_config &&
8804 encoder->get_hw_state(encoder, &pipe))
6c49f241
DV		 8805 encoder->get_config(encoder, &pipe_config);
8806 }
8807
510d5f2f
JB		 8808 if (dev_priv->display.get_clock)
8809 dev_priv->display.get_clock(crtc, &pipe_config);
8810
0e8ffe1b
DV		 8811 WARN(crtc->active != active,
8812 "crtc active state doesn't match with hw state "
8813 "(expected %i, found %i)\n", crtc->active, active);
8814
c0b03411
DV		 8815 if (active &&
8816 !intel_pipe_config_compare(dev, &crtc->config, &pipe_config)) {
8817 WARN(1, "pipe state doesn't match!\n");
8818 intel_dump_pipe_config(crtc, &pipe_config,
8819 "[hw state]");
8820 intel_dump_pipe_config(crtc, &crtc->config,
8821 "[sw state]");
8822 }
8af6cf88
DV		 8823 }
8824}
8825
91d1b4bd
DV		 8826static void
8827check_shared_dpll_state(struct drm_device *dev)
8828{
8829 drm_i915_private_t *dev_priv = dev->dev_private;
8830 struct intel_crtc *crtc;
8831 struct intel_dpll_hw_state dpll_hw_state;
8832 int i;
5358901f
DV		 8833
8834 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
8835 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
8836 int enabled_crtcs = 0, active_crtcs = 0;
8837 bool active;
8838
8839 memset(&dpll_hw_state, 0, sizeof(dpll_hw_state));
8840
8841 DRM_DEBUG_KMS("%s\n", pll->name);
8842
8843 active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
8844
8845 WARN(pll->active > pll->refcount,
8846 "more active pll users than references: %i vs %i\n",
8847 pll->active, pll->refcount);
8848 WARN(pll->active && !pll->on,
8849 "pll in active use but not on in sw tracking\n");
35c95375
DV		 8850 WARN(pll->on && !pll->active,
8851 "pll in on but not on in use in sw tracking\n");
5358901f
DV		 8852 WARN(pll->on != active,
8853 "pll on state mismatch (expected %i, found %i)\n",
8854 pll->on, active);
8855
8856 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
8857 base.head) {
8858 if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll)
8859 enabled_crtcs++;
8860 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
8861 active_crtcs++;
8862 }
8863 WARN(pll->active != active_crtcs,
8864 "pll active crtcs mismatch (expected %i, found %i)\n",
8865 pll->active, active_crtcs);
8866 WARN(pll->refcount != enabled_crtcs,
8867 "pll enabled crtcs mismatch (expected %i, found %i)\n",
8868 pll->refcount, enabled_crtcs);
66e985c0
DV		 8869
8870 WARN(pll->on && memcmp(&pll->hw_state, &dpll_hw_state,
8871 sizeof(dpll_hw_state)),
8872 "pll hw state mismatch\n");
5358901f 8873 }
8af6cf88
DV		 8874}
8875
91d1b4bd
DV		 8876void
8877intel_modeset_check_state(struct drm_device *dev)
8878{
8879 check_connector_state(dev);
8880 check_encoder_state(dev);
8881 check_crtc_state(dev);
8882 check_shared_dpll_state(dev);
8883}
8884
f30da187
DV		 8885static int __intel_set_mode(struct drm_crtc *crtc,
8886 struct drm_display_mode *mode,
8887 int x, int y, struct drm_framebuffer *fb)
a6778b3c
DV		 8888{
8889 struct drm_device *dev = crtc->dev;
dbf2b54e 8890 drm_i915_private_t *dev_priv = dev->dev_private;
b8cecdf5
DV		 8891 struct drm_display_mode *saved_mode, *saved_hwmode;
8892 struct intel_crtc_config *pipe_config = NULL;
25c5b266
DV		 8893 struct intel_crtc *intel_crtc;
8894 unsigned disable_pipes, prepare_pipes, modeset_pipes;
c0c36b94 8895 int ret = 0;
a6778b3c 8896
3ac18232 8897 saved_mode = kmalloc(2 * sizeof(*saved_mode), GFP_KERNEL);
c0c36b94
CW		 8898 if (!saved_mode)
8899 return -ENOMEM;
3ac18232 8900 saved_hwmode = saved_mode + 1;
a6778b3c 8901
e2e1ed41 8902 intel_modeset_affected_pipes(crtc, &modeset_pipes,
25c5b266
DV		 8903 &prepare_pipes, &disable_pipes);
8904
3ac18232
TG		 8905 *saved_hwmode = crtc->hwmode;
8906 *saved_mode = crtc->mode;
a6778b3c 8907
25c5b266
DV		 8908 /* Hack: Because we don't (yet) support global modeset on multiple
8909 * crtcs, we don't keep track of the new mode for more than one crtc.
8910 * Hence simply check whether any bit is set in modeset_pipes in all the
8911 * pieces of code that are not yet converted to deal with mutliple crtcs
8912 * changing their mode at the same time. */
25c5b266 8913 if (modeset_pipes) {
4e53c2e0 8914 pipe_config = intel_modeset_pipe_config(crtc, fb, mode);
b8cecdf5
DV		 8915 if (IS_ERR(pipe_config)) {
8916 ret = PTR_ERR(pipe_config);
8917 pipe_config = NULL;
8918
3ac18232 8919 goto out;
25c5b266 8920 }
c0b03411
DV		 8921 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,
8922 "[modeset]");
25c5b266 8923 }
a6778b3c 8924
460da916
DV		 8925 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
8926 intel_crtc_disable(&intel_crtc->base);
8927
ea9d758d
DV		 8928 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
8929 if (intel_crtc->base.enabled)
8930 dev_priv->display.crtc_disable(&intel_crtc->base);
8931 }
a6778b3c 8932
6c4c86f5
DV		 8933 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
8934 * to set it here already despite that we pass it down the callchain.
f6e5b160 8935 */
b8cecdf5 8936 if (modeset_pipes) {
25c5b266 8937 crtc->mode = *mode;
b8cecdf5
DV		 8938 /* mode_set/enable/disable functions rely on a correct pipe
8939 * config. */
8940 to_intel_crtc(crtc)->config = *pipe_config;
8941 }
7758a113 8942
ea9d758d
DV		 8943 /* Only after disabling all output pipelines that will be changed can we
8944 * update the the output configuration. */
8945 intel_modeset_update_state(dev, prepare_pipes);
f6e5b160 8946
47fab737
DV		 8947 if (dev_priv->display.modeset_global_resources)
8948 dev_priv->display.modeset_global_resources(dev);
8949
a6778b3c
DV		 8950 /* Set up the DPLL and any encoders state that needs to adjust or depend
8951 * on the DPLL.
f6e5b160 8952 */
25c5b266 8953 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
c0c36b94 8954 ret = intel_crtc_mode_set(&intel_crtc->base,
c0c36b94
CW		 8955 x, y, fb);
8956 if (ret)
8957 goto done;
a6778b3c
DV		 8958 }
8959
8960 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
25c5b266
DV		 8961 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc)
8962 dev_priv->display.crtc_enable(&intel_crtc->base);
a6778b3c 8963
25c5b266
DV		 8964 if (modeset_pipes) {
8965 /* Store real post-adjustment hardware mode. */
b8cecdf5 8966 crtc->hwmode = pipe_config->adjusted_mode;
a6778b3c 8967
25c5b266
DV		 8968 /* Calculate and store various constants which
8969 * are later needed by vblank and swap-completion
8970 * timestamping. They are derived from true hwmode.
8971 */
8972 drm_calc_timestamping_constants(crtc);
8973 }
a6778b3c
DV		 8974
8975 /* FIXME: add subpixel order */
8976done:
c0c36b94 8977 if (ret && crtc->enabled) {
3ac18232
TG		 8978 crtc->hwmode = *saved_hwmode;
8979 crtc->mode = *saved_mode;
a6778b3c
DV		 8980 }
8981
3ac18232 8982out:
b8cecdf5 8983 kfree(pipe_config);
3ac18232 8984 kfree(saved_mode);
a6778b3c 8985 return ret;
f6e5b160
CW		 8986}
8987
e7457a9a
DL		 8988static int intel_set_mode(struct drm_crtc *crtc,
8989 struct drm_display_mode *mode,
8990 int x, int y, struct drm_framebuffer *fb)
f30da187
DV		 8991{
8992 int ret;
8993
8994 ret = __intel_set_mode(crtc, mode, x, y, fb);
8995
8996 if (ret == 0)
8997 intel_modeset_check_state(crtc->dev);
8998
8999 return ret;
9000}
9001
c0c36b94
CW		 9002void intel_crtc_restore_mode(struct drm_crtc *crtc)
9003{
9004 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->fb);
9005}
9006
25c5b266
DV		 9007#undef for_each_intel_crtc_masked
9008
d9e55608
DV		 9009static void intel_set_config_free(struct intel_set_config *config)
9010{
9011 if (!config)
9012 return;
9013
1aa4b628
DV		 9014 kfree(config->save_connector_encoders);
9015 kfree(config->save_encoder_crtcs);
d9e55608
DV		 9016 kfree(config);
9017}
9018
85f9eb71
DV		 9019static int intel_set_config_save_state(struct drm_device *dev,
9020 struct intel_set_config *config)
9021{
85f9eb71
DV		 9022 struct drm_encoder *encoder;
9023 struct drm_connector *connector;
9024 int count;
9025
1aa4b628
DV		 9026 config->save_encoder_crtcs =
9027 kcalloc(dev->mode_config.num_encoder,
9028 sizeof(struct drm_crtc *), GFP_KERNEL);
9029 if (!config->save_encoder_crtcs)
85f9eb71
DV		 9030 return -ENOMEM;
9031
1aa4b628
DV		 9032 config->save_connector_encoders =
9033 kcalloc(dev->mode_config.num_connector,
9034 sizeof(struct drm_encoder *), GFP_KERNEL);
9035 if (!config->save_connector_encoders)
85f9eb71
DV		 9036 return -ENOMEM;
9037
9038 /* Copy data. Note that driver private data is not affected.
9039 * Should anything bad happen only the expected state is
9040 * restored, not the drivers personal bookkeeping.
9041 */
85f9eb71
DV		 9042 count = 0;
9043 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1aa4b628 9044 config->save_encoder_crtcs[count++] = encoder->crtc;
85f9eb71
DV		 9045 }
9046
9047 count = 0;
9048 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
1aa4b628 9049 config->save_connector_encoders[count++] = connector->encoder;
85f9eb71
DV		 9050 }
9051
9052 return 0;
9053}
9054
9055static void intel_set_config_restore_state(struct drm_device *dev,
9056 struct intel_set_config *config)
9057{
9a935856
DV		 9058 struct intel_encoder *encoder;
9059 struct intel_connector *connector;
85f9eb71
DV		 9060 int count;
9061
85f9eb71 9062 count = 0;
9a935856
DV		 9063 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
9064 encoder->new_crtc =
9065 to_intel_crtc(config->save_encoder_crtcs[count++]);
85f9eb71
DV		 9066 }
9067
9068 count = 0;
9a935856
DV		 9069 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
9070 connector->new_encoder =
9071 to_intel_encoder(config->save_connector_encoders[count++]);
85f9eb71
DV		 9072 }
9073}
9074
e3de42b6 9075static bool
2e57f47d 9076is_crtc_connector_off(struct drm_mode_set *set)
e3de42b6
ID		 9077{
9078 int i;
9079
2e57f47d
CW		 9080 if (set->num_connectors == 0)
9081 return false;
9082
9083 if (WARN_ON(set->connectors == NULL))
9084 return false;
9085
9086 for (i = 0; i < set->num_connectors; i++)
9087 if (set->connectors[i]->encoder &&
9088 set->connectors[i]->encoder->crtc == set->crtc &&
9089 set->connectors[i]->dpms != DRM_MODE_DPMS_ON)
e3de42b6
ID		 9090 return true;
9091
9092 return false;
9093}
9094
5e2b584e
DV		 9095static void
9096intel_set_config_compute_mode_changes(struct drm_mode_set *set,
9097 struct intel_set_config *config)
9098{
9099
9100 /* We should be able to check here if the fb has the same properties
9101 * and then just flip_or_move it */
2e57f47d
CW		 9102 if (is_crtc_connector_off(set)) {
9103 config->mode_changed = true;
e3de42b6 9104 } else if (set->crtc->fb != set->fb) {
5e2b584e
DV		 9105 /* If we have no fb then treat it as a full mode set */
9106 if (set->crtc->fb == NULL) {
319d9827
JB		 9107 struct intel_crtc *intel_crtc =
9108 to_intel_crtc(set->crtc);
9109
9110 if (intel_crtc->active && i915_fastboot) {
9111 DRM_DEBUG_KMS("crtc has no fb, will flip\n");
9112 config->fb_changed = true;
9113 } else {
9114 DRM_DEBUG_KMS("inactive crtc, full mode set\n");
9115 config->mode_changed = true;
9116 }
5e2b584e
DV		 9117 } else if (set->fb == NULL) {
9118 config->mode_changed = true;
72f4901e
DV		 9119 } else if (set->fb->pixel_format !=
9120 set->crtc->fb->pixel_format) {
5e2b584e 9121 config->mode_changed = true;
e3de42b6 9122 } else {
5e2b584e 9123 config->fb_changed = true;
e3de42b6 9124 }
5e2b584e
DV		 9125 }
9126
835c5873 9127 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
5e2b584e
DV		 9128 config->fb_changed = true;
9129
9130 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
9131 DRM_DEBUG_KMS("modes are different, full mode set\n");
9132 drm_mode_debug_printmodeline(&set->crtc->mode);
9133 drm_mode_debug_printmodeline(set->mode);
9134 config->mode_changed = true;
9135 }
a1d95703
CW		 9136
9137 DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n",
9138 set->crtc->base.id, config->mode_changed, config->fb_changed);
5e2b584e
DV		 9139}
9140
2e431051 9141static int
9a935856
DV		 9142intel_modeset_stage_output_state(struct drm_device *dev,
9143 struct drm_mode_set *set,
9144 struct intel_set_config *config)
50f56119 9145{
85f9eb71 9146 struct drm_crtc *new_crtc;
9a935856
DV		 9147 struct intel_connector *connector;
9148 struct intel_encoder *encoder;
f3f08572 9149 int ro;
50f56119 9150
9abdda74 9151 /* The upper layers ensure that we either disable a crtc or have a list
9a935856
DV		 9152 * of connectors. For paranoia, double-check this. */
9153 WARN_ON(!set->fb && (set->num_connectors != 0));
9154 WARN_ON(set->fb && (set->num_connectors == 0));
9155
9a935856
DV		 9156 list_for_each_entry(connector, &dev->mode_config.connector_list,
9157 base.head) {
9158 /* Otherwise traverse passed in connector list and get encoders
9159 * for them. */
50f56119 9160 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856
DV		 9161 if (set->connectors[ro] == &connector->base) {
9162 connector->new_encoder = connector->encoder;
50f56119
DV		 9163 break;
9164 }
9165 }
9166
9a935856
DV		 9167 /* If we disable the crtc, disable all its connectors. Also, if
9168 * the connector is on the changing crtc but not on the new
9169 * connector list, disable it. */
9170 if ((!set->fb || ro == set->num_connectors) &&
9171 connector->base.encoder &&
9172 connector->base.encoder->crtc == set->crtc) {
9173 connector->new_encoder = NULL;
9174
9175 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
9176 connector->base.base.id,
9177 drm_get_connector_name(&connector->base));
9178 }
9179
9180
9181 if (&connector->new_encoder->base != connector->base.encoder) {
50f56119 9182 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
5e2b584e 9183 config->mode_changed = true;
50f56119
DV		 9184 }
9185 }
9a935856 9186 /* connector->new_encoder is now updated for all connectors. */
50f56119 9187
9a935856 9188 /* Update crtc of enabled connectors. */
9a935856
DV		 9189 list_for_each_entry(connector, &dev->mode_config.connector_list,
9190 base.head) {
9191 if (!connector->new_encoder)
50f56119
DV		 9192 continue;
9193
9a935856 9194 new_crtc = connector->new_encoder->base.crtc;
50f56119
DV		 9195
9196 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856 9197 if (set->connectors[ro] == &connector->base)
50f56119
DV		 9198 new_crtc = set->crtc;
9199 }
9200
9201 /* Make sure the new CRTC will work with the encoder */
9a935856
DV		 9202 if (!intel_encoder_crtc_ok(&connector->new_encoder->base,
9203 new_crtc)) {
5e2b584e 9204 return -EINVAL;
50f56119 9205 }
9a935856
DV		 9206 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
9207
9208 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
9209 connector->base.base.id,
9210 drm_get_connector_name(&connector->base),
9211 new_crtc->base.id);
9212 }
9213
9214 /* Check for any encoders that needs to be disabled. */
9215 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9216 base.head) {
9217 list_for_each_entry(connector,
9218 &dev->mode_config.connector_list,
9219 base.head) {
9220 if (connector->new_encoder == encoder) {
9221 WARN_ON(!connector->new_encoder->new_crtc);
9222
9223 goto next_encoder;
9224 }
9225 }
9226 encoder->new_crtc = NULL;
9227next_encoder:
9228 /* Only now check for crtc changes so we don't miss encoders
9229 * that will be disabled. */
9230 if (&encoder->new_crtc->base != encoder->base.crtc) {
50f56119 9231 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
5e2b584e 9232 config->mode_changed = true;
50f56119
DV		 9233 }
9234 }
9a935856 9235 /* Now we've also updated encoder->new_crtc for all encoders. */
50f56119 9236
2e431051
DV		 9237 return 0;
9238}
9239
9240static int intel_crtc_set_config(struct drm_mode_set *set)
9241{
9242 struct drm_device *dev;
2e431051
DV		 9243 struct drm_mode_set save_set;
9244 struct intel_set_config *config;
9245 int ret;
2e431051 9246
8d3e375e
DV		 9247 BUG_ON(!set);
9248 BUG_ON(!set->crtc);
9249 BUG_ON(!set->crtc->helper_private);
2e431051 9250
7e53f3a4
DV		 9251 /* Enforce sane interface api - has been abused by the fb helper. */
9252 BUG_ON(!set->mode && set->fb);
9253 BUG_ON(set->fb && set->num_connectors == 0);
431e50f7 9254
2e431051
DV		 9255 if (set->fb) {
9256 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
9257 set->crtc->base.id, set->fb->base.id,
9258 (int)set->num_connectors, set->x, set->y);
9259 } else {
9260 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
2e431051
DV		 9261 }
9262
9263 dev = set->crtc->dev;
9264
9265 ret = -ENOMEM;
9266 config = kzalloc(sizeof(*config), GFP_KERNEL);
9267 if (!config)
9268 goto out_config;
9269
9270 ret = intel_set_config_save_state(dev, config);
9271 if (ret)
9272 goto out_config;
9273
9274 save_set.crtc = set->crtc;
9275 save_set.mode = &set->crtc->mode;
9276 save_set.x = set->crtc->x;
9277 save_set.y = set->crtc->y;
9278 save_set.fb = set->crtc->fb;
9279
9280 /* Compute whether we need a full modeset, only an fb base update or no
9281 * change at all. In the future we might also check whether only the
9282 * mode changed, e.g. for LVDS where we only change the panel fitter in
9283 * such cases. */
9284 intel_set_config_compute_mode_changes(set, config);
9285
9a935856 9286 ret = intel_modeset_stage_output_state(dev, set, config);
2e431051
DV		 9287 if (ret)
9288 goto fail;
9289
5e2b584e 9290 if (config->mode_changed) {
c0c36b94
CW		 9291 ret = intel_set_mode(set->crtc, set->mode,
9292 set->x, set->y, set->fb);
5e2b584e 9293 } else if (config->fb_changed) {
4878cae2
VS		 9294 intel_crtc_wait_for_pending_flips(set->crtc);
9295
4f660f49 9296 ret = intel_pipe_set_base(set->crtc,
94352cf9 9297 set->x, set->y, set->fb);
50f56119
DV		 9298 }
9299
2d05eae1 9300 if (ret) {
bf67dfeb
DV		 9301 DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n",
9302 set->crtc->base.id, ret);
50f56119 9303fail:
2d05eae1 9304 intel_set_config_restore_state(dev, config);
50f56119 9305
2d05eae1
CW		 9306 /* Try to restore the config */
9307 if (config->mode_changed &&
9308 intel_set_mode(save_set.crtc, save_set.mode,
9309 save_set.x, save_set.y, save_set.fb))
9310 DRM_ERROR("failed to restore config after modeset failure\n");
9311 }
50f56119 9312
d9e55608
DV		 9313out_config:
9314 intel_set_config_free(config);
50f56119
DV		 9315 return ret;
9316}
f6e5b160
CW		 9317
9318static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160
CW		 9319 .cursor_set = intel_crtc_cursor_set,
9320 .cursor_move = intel_crtc_cursor_move,
9321 .gamma_set = intel_crtc_gamma_set,
50f56119 9322 .set_config = intel_crtc_set_config,
f6e5b160
CW		 9323 .destroy = intel_crtc_destroy,
9324 .page_flip = intel_crtc_page_flip,
9325};
9326
79f689aa
PZ		 9327static void intel_cpu_pll_init(struct drm_device *dev)
9328{
affa9354 9329 if (HAS_DDI(dev))
79f689aa
PZ		 9330 intel_ddi_pll_init(dev);
9331}
9332
5358901f
DV		 9333static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
9334 struct intel_shared_dpll *pll,
9335 struct intel_dpll_hw_state *hw_state)
ee7b9f93 9336{
5358901f 9337 uint32_t val;
ee7b9f93 9338
5358901f 9339 val = I915_READ(PCH_DPLL(pll->id));
66e985c0
DV		 9340 hw_state->dpll = val;
9341 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
9342 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
5358901f
DV		 9343
9344 return val & DPLL_VCO_ENABLE;
9345}
9346
15bdd4cf
DV		 9347static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
9348 struct intel_shared_dpll *pll)
9349{
9350 I915_WRITE(PCH_FP0(pll->id), pll->hw_state.fp0);
9351 I915_WRITE(PCH_FP1(pll->id), pll->hw_state.fp1);
9352}
9353
e7b903d2
DV		 9354static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
9355 struct intel_shared_dpll *pll)
9356{
e7b903d2
DV		 9357 /* PCH refclock must be enabled first */
9358 assert_pch_refclk_enabled(dev_priv);
9359
15bdd4cf
DV		 9360 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
9361
9362 /* Wait for the clocks to stabilize. */
9363 POSTING_READ(PCH_DPLL(pll->id));
9364 udelay(150);
9365
9366 /* The pixel multiplier can only be updated once the
9367 * DPLL is enabled and the clocks are stable.
9368 *
9369 * So write it again.
9370 */
9371 I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll);
9372 POSTING_READ(PCH_DPLL(pll->id));
e7b903d2
DV		 9373 udelay(200);
9374}
9375
9376static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
9377 struct intel_shared_dpll *pll)
9378{
9379 struct drm_device *dev = dev_priv->dev;
9380 struct intel_crtc *crtc;
e7b903d2
DV		 9381
9382 /* Make sure no transcoder isn't still depending on us. */
9383 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
9384 if (intel_crtc_to_shared_dpll(crtc) == pll)
9385 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
ee7b9f93
JB		 9386 }
9387
15bdd4cf
DV		 9388 I915_WRITE(PCH_DPLL(pll->id), 0);
9389 POSTING_READ(PCH_DPLL(pll->id));
e7b903d2
DV		 9390 udelay(200);
9391}
9392
46edb027
DV		 9393static char *ibx_pch_dpll_names[] = {
9394 "PCH DPLL A",
9395 "PCH DPLL B",
9396};
9397
7c74ade1 9398static void ibx_pch_dpll_init(struct drm_device *dev)
ee7b9f93 9399{
e7b903d2 9400 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93
JB		 9401 int i;
9402
7c74ade1 9403 dev_priv->num_shared_dpll = 2;
ee7b9f93 9404
e72f9fbf 9405 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
46edb027
DV		 9406 dev_priv->shared_dplls[i].id = i;
9407 dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
15bdd4cf 9408 dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
e7b903d2
DV		 9409 dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
9410 dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
5358901f
DV		 9411 dev_priv->shared_dplls[i].get_hw_state =
9412 ibx_pch_dpll_get_hw_state;
ee7b9f93
JB		 9413 }
9414}
9415
7c74ade1
DV		 9416static void intel_shared_dpll_init(struct drm_device *dev)
9417{
e7b903d2 9418 struct drm_i915_private *dev_priv = dev->dev_private;
7c74ade1
DV		 9419
9420 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
9421 ibx_pch_dpll_init(dev);
9422 else
9423 dev_priv->num_shared_dpll = 0;
9424
9425 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
9426 DRM_DEBUG_KMS("%i shared PLLs initialized\n",
9427 dev_priv->num_shared_dpll);
9428}
9429
b358d0a6 9430static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 9431{
22fd0fab 9432 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 9433 struct intel_crtc *intel_crtc;
9434 int i;
9435
9436 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
9437 if (intel_crtc == NULL)
9438 return;
9439
9440 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
9441
9442 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 9443 for (i = 0; i < 256; i++) {
9444 intel_crtc->lut_r[i] = i;
9445 intel_crtc->lut_g[i] = i;
9446 intel_crtc->lut_b[i] = i;
9447 }
9448
80824003
JB		 9449 /* Swap pipes & planes for FBC on pre-965 */
9450 intel_crtc->pipe = pipe;
9451 intel_crtc->plane = pipe;
e2e767ab 9452 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 9453 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 9454 intel_crtc->plane = !pipe;
80824003
JB		 9455 }
9456
22fd0fab
JB		 9457 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
9458 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
9459 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
9460 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
9461
79e53945 9462 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 9463}
9464
08d7b3d1 9465int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 9466 struct drm_file *file)
08d7b3d1 9467{
08d7b3d1 9468 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 9469 struct drm_mode_object *drmmode_obj;
9470 struct intel_crtc *crtc;
08d7b3d1 9471
1cff8f6b
DV		 9472 if (!drm_core_check_feature(dev, DRIVER_MODESET))
9473 return -ENODEV;
08d7b3d1 9474
c05422d5
DV		 9475 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
9476 DRM_MODE_OBJECT_CRTC);
08d7b3d1 9477
c05422d5 9478 if (!drmmode_obj) {
08d7b3d1
CW		 9479 DRM_ERROR("no such CRTC id\n");
9480 return -EINVAL;
9481 }
9482
c05422d5
DV		 9483 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
9484 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 9485
c05422d5 9486 return 0;
08d7b3d1
CW		 9487}
9488
66a9278e 9489static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 9490{
66a9278e
DV		 9491 struct drm_device *dev = encoder->base.dev;
9492 struct intel_encoder *source_encoder;
79e53945 9493 int index_mask = 0;
79e53945
JB		 9494 int entry = 0;
9495
66a9278e
DV		 9496 list_for_each_entry(source_encoder,
9497 &dev->mode_config.encoder_list, base.head) {
9498
9499 if (encoder == source_encoder)
79e53945 9500 index_mask |= (1 << entry);
66a9278e
DV		 9501
9502 /* Intel hw has only one MUX where enocoders could be cloned. */
9503 if (encoder->cloneable && source_encoder->cloneable)
9504 index_mask |= (1 << entry);
9505
79e53945
JB		 9506 entry++;
9507 }
4ef69c7a 9508
79e53945
JB		 9509 return index_mask;
9510}
9511
4d302442
CW		 9512static bool has_edp_a(struct drm_device *dev)
9513{
9514 struct drm_i915_private *dev_priv = dev->dev_private;
9515
9516 if (!IS_MOBILE(dev))
9517 return false;
9518
9519 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
9520 return false;
9521
9522 if (IS_GEN5(dev) &&
9523 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
9524 return false;
9525
9526 return true;
9527}
9528
79e53945
JB		 9529static void intel_setup_outputs(struct drm_device *dev)
9530{
725e30ad 9531 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 9532 struct intel_encoder *encoder;
cb0953d7 9533 bool dpd_is_edp = false;
79e53945 9534
c9093354 9535 intel_lvds_init(dev);
79e53945 9536
c40c0f5b 9537 if (!IS_ULT(dev))
79935fca 9538 intel_crt_init(dev);
cb0953d7 9539
affa9354 9540 if (HAS_DDI(dev)) {
0e72a5b5
ED		 9541 int found;
9542
9543 /* Haswell uses DDI functions to detect digital outputs */
9544 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
9545 /* DDI A only supports eDP */
9546 if (found)
9547 intel_ddi_init(dev, PORT_A);
9548
9549 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
9550 * register */
9551 found = I915_READ(SFUSE_STRAP);
9552
9553 if (found & SFUSE_STRAP_DDIB_DETECTED)
9554 intel_ddi_init(dev, PORT_B);
9555 if (found & SFUSE_STRAP_DDIC_DETECTED)
9556 intel_ddi_init(dev, PORT_C);
9557 if (found & SFUSE_STRAP_DDID_DETECTED)
9558 intel_ddi_init(dev, PORT_D);
9559 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7 9560 int found;
270b3042
DV		 9561 dpd_is_edp = intel_dpd_is_edp(dev);
9562
9563 if (has_edp_a(dev))
9564 intel_dp_init(dev, DP_A, PORT_A);
cb0953d7 9565
dc0fa718 9566 if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) {
461ed3ca 9567 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 9568 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 9569 if (!found)
e2debe91 9570 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);
5eb08b69 9571 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 9572 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 9573 }
9574
dc0fa718 9575 if (I915_READ(PCH_HDMIC) & SDVO_DETECTED)
e2debe91 9576 intel_hdmi_init(dev, PCH_HDMIC, PORT_C);
30ad48b7 9577
dc0fa718 9578 if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED)
e2debe91 9579 intel_hdmi_init(dev, PCH_HDMID, PORT_D);
30ad48b7 9580
5eb08b69 9581 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 9582 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 9583
270b3042 9584 if (I915_READ(PCH_DP_D) & DP_DETECTED)
ab9d7c30 9585 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d 9586 } else if (IS_VALLEYVIEW(dev)) {
19c03924 9587 /* Check for built-in panel first. Shares lanes with HDMI on SDVOC */
6f6005a5
JB		 9588 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED) {
9589 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC,
9590 PORT_C);
9591 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED)
9592 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C,
9593 PORT_C);
9594 }
19c03924 9595
dc0fa718 9596 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED) {
e2debe91
PZ		 9597 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB,
9598 PORT_B);
67cfc203
VS		 9599 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED)
9600 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
4a87d65d 9601 }
3cfca973
JN		 9602
9603 intel_dsi_init(dev);
103a196f 9604 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 9605 bool found = false;
7d57382e 9606
e2debe91 9607 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
b01f2c3a 9608 DRM_DEBUG_KMS("probing SDVOB\n");
e2debe91 9609 found = intel_sdvo_init(dev, GEN3_SDVOB, true);
b01f2c3a
JB		 9610 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
9611 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
e2debe91 9612 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);
b01f2c3a 9613 }
27185ae1 9614
e7281eab 9615 if (!found && SUPPORTS_INTEGRATED_DP(dev))
ab9d7c30 9616 intel_dp_init(dev, DP_B, PORT_B);
725e30ad 9617 }
13520b05
KH		 9618
9619 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 9620
e2debe91 9621 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
b01f2c3a 9622 DRM_DEBUG_KMS("probing SDVOC\n");
e2debe91 9623 found = intel_sdvo_init(dev, GEN3_SDVOC, false);
b01f2c3a 9624 }
27185ae1 9625
e2debe91 9626 if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) {
27185ae1 9627
b01f2c3a
JB		 9628 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
9629 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
e2debe91 9630 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);
b01f2c3a 9631 }
e7281eab 9632 if (SUPPORTS_INTEGRATED_DP(dev))
ab9d7c30 9633 intel_dp_init(dev, DP_C, PORT_C);
725e30ad 9634 }
27185ae1 9635
b01f2c3a 9636 if (SUPPORTS_INTEGRATED_DP(dev) &&
e7281eab 9637 (I915_READ(DP_D) & DP_DETECTED))
ab9d7c30 9638 intel_dp_init(dev, DP_D, PORT_D);
bad720ff 9639 } else if (IS_GEN2(dev))
79e53945
JB		 9640 intel_dvo_init(dev);
9641
103a196f 9642 if (SUPPORTS_TV(dev))
79e53945
JB		 9643 intel_tv_init(dev);
9644
4ef69c7a
CW		 9645 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
9646 encoder->base.possible_crtcs = encoder->crtc_mask;
9647 encoder->base.possible_clones =
66a9278e 9648 intel_encoder_clones(encoder);
79e53945 9649 }
47356eb6 9650
dde86e2d 9651 intel_init_pch_refclk(dev);
270b3042
DV		 9652
9653 drm_helper_move_panel_connectors_to_head(dev);
79e53945
JB		 9654}
9655
ddfe1567
CW		 9656void intel_framebuffer_fini(struct intel_framebuffer *fb)
9657{
9658 drm_framebuffer_cleanup(&fb->base);
9659 drm_gem_object_unreference_unlocked(&fb->obj->base);
9660}
9661
79e53945
JB		 9662static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
9663{
9664 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945 9665
ddfe1567 9666 intel_framebuffer_fini(intel_fb);
79e53945
JB		 9667 kfree(intel_fb);
9668}
9669
9670static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 9671 struct drm_file *file,
79e53945
JB		 9672 unsigned int *handle)
9673{
9674 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 9675 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 9676
05394f39 9677 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 9678}
9679
9680static const struct drm_framebuffer_funcs intel_fb_funcs = {
9681 .destroy = intel_user_framebuffer_destroy,
9682 .create_handle = intel_user_framebuffer_create_handle,
9683};
9684
38651674
DA		 9685int intel_framebuffer_init(struct drm_device *dev,
9686 struct intel_framebuffer *intel_fb,
308e5bcb 9687 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 9688 struct drm_i915_gem_object *obj)
79e53945 9689{
a35cdaa0 9690 int pitch_limit;
79e53945
JB		 9691 int ret;
9692
c16ed4be
CW		 9693 if (obj->tiling_mode == I915_TILING_Y) {
9694 DRM_DEBUG("hardware does not support tiling Y\n");
57cd6508 9695 return -EINVAL;
c16ed4be 9696 }
57cd6508 9697
c16ed4be
CW		 9698 if (mode_cmd->pitches[0] & 63) {
9699 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n",
9700 mode_cmd->pitches[0]);
57cd6508 9701 return -EINVAL;
c16ed4be 9702 }
57cd6508 9703
a35cdaa0
CW		 9704 if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) {
9705 pitch_limit = 32*1024;
9706 } else if (INTEL_INFO(dev)->gen >= 4) {
9707 if (obj->tiling_mode)
9708 pitch_limit = 16*1024;
9709 else
9710 pitch_limit = 32*1024;
9711 } else if (INTEL_INFO(dev)->gen >= 3) {
9712 if (obj->tiling_mode)
9713 pitch_limit = 8*1024;
9714 else
9715 pitch_limit = 16*1024;
9716 } else
9717 /* XXX DSPC is limited to 4k tiled */
9718 pitch_limit = 8*1024;
9719
9720 if (mode_cmd->pitches[0] > pitch_limit) {
9721 DRM_DEBUG("%s pitch (%d) must be at less than %d\n",
9722 obj->tiling_mode ? "tiled" : "linear",
9723 mode_cmd->pitches[0], pitch_limit);
5d7bd705 9724 return -EINVAL;
c16ed4be 9725 }
5d7bd705
VS		 9726
9727 if (obj->tiling_mode != I915_TILING_NONE &&
c16ed4be
CW		 9728 mode_cmd->pitches[0] != obj->stride) {
9729 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
9730 mode_cmd->pitches[0], obj->stride);
5d7bd705 9731 return -EINVAL;
c16ed4be 9732 }
5d7bd705 9733
57779d06 9734 /* Reject formats not supported by any plane early. */
308e5bcb 9735 switch (mode_cmd->pixel_format) {
57779d06 9736 case DRM_FORMAT_C8:
04b3924d
VS		 9737 case DRM_FORMAT_RGB565:
9738 case DRM_FORMAT_XRGB8888:
9739 case DRM_FORMAT_ARGB8888:
57779d06
VS		 9740 break;
9741 case DRM_FORMAT_XRGB1555:
9742 case DRM_FORMAT_ARGB1555:
c16ed4be 9743 if (INTEL_INFO(dev)->gen > 3) {
4ee62c76
VS		 9744 DRM_DEBUG("unsupported pixel format: %s\n",
9745 drm_get_format_name(mode_cmd->pixel_format));
57779d06 9746 return -EINVAL;
c16ed4be 9747 }
57779d06
VS		 9748 break;
9749 case DRM_FORMAT_XBGR8888:
9750 case DRM_FORMAT_ABGR8888:
04b3924d
VS		 9751 case DRM_FORMAT_XRGB2101010:
9752 case DRM_FORMAT_ARGB2101010:
57779d06
VS		 9753 case DRM_FORMAT_XBGR2101010:
9754 case DRM_FORMAT_ABGR2101010:
c16ed4be 9755 if (INTEL_INFO(dev)->gen < 4) {
4ee62c76
VS		 9756 DRM_DEBUG("unsupported pixel format: %s\n",
9757 drm_get_format_name(mode_cmd->pixel_format));
57779d06 9758 return -EINVAL;
c16ed4be 9759 }
b5626747 9760 break;
04b3924d
VS		 9761 case DRM_FORMAT_YUYV:
9762 case DRM_FORMAT_UYVY:
9763 case DRM_FORMAT_YVYU:
9764 case DRM_FORMAT_VYUY:
c16ed4be 9765 if (INTEL_INFO(dev)->gen < 5) {
4ee62c76
VS		 9766 DRM_DEBUG("unsupported pixel format: %s\n",
9767 drm_get_format_name(mode_cmd->pixel_format));
57779d06 9768 return -EINVAL;
c16ed4be 9769 }
57cd6508
CW		 9770 break;
9771 default:
4ee62c76
VS		 9772 DRM_DEBUG("unsupported pixel format: %s\n",
9773 drm_get_format_name(mode_cmd->pixel_format));
57cd6508
CW		 9774 return -EINVAL;
9775 }
9776
90f9a336
VS		 9777 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
9778 if (mode_cmd->offsets[0] != 0)
9779 return -EINVAL;
9780
c7d73f6a
DV		 9781 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
9782 intel_fb->obj = obj;
9783
79e53945
JB		 9784 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
9785 if (ret) {
9786 DRM_ERROR("framebuffer init failed %d\n", ret);
9787 return ret;
9788 }
9789
79e53945
JB		 9790 return 0;
9791}
9792
79e53945
JB		 9793static struct drm_framebuffer *
9794intel_user_framebuffer_create(struct drm_device *dev,
9795 struct drm_file *filp,
308e5bcb 9796 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 9797{
05394f39 9798 struct drm_i915_gem_object *obj;
79e53945 9799
308e5bcb
JB		 9800 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
9801 mode_cmd->handles[0]));
c8725226 9802 if (&obj->base == NULL)
cce13ff7 9803 return ERR_PTR(-ENOENT);
79e53945 9804
d2dff872 9805 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 9806}
9807
79e53945 9808static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 9809 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 9810 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 9811};
9812
e70236a8
JB		 9813/* Set up chip specific display functions */
9814static void intel_init_display(struct drm_device *dev)
9815{
9816 struct drm_i915_private *dev_priv = dev->dev_private;
9817
ee9300bb
DV		 9818 if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))
9819 dev_priv->display.find_dpll = g4x_find_best_dpll;
9820 else if (IS_VALLEYVIEW(dev))
9821 dev_priv->display.find_dpll = vlv_find_best_dpll;
9822 else if (IS_PINEVIEW(dev))
9823 dev_priv->display.find_dpll = pnv_find_best_dpll;
9824 else
9825 dev_priv->display.find_dpll = i9xx_find_best_dpll;
9826
affa9354 9827 if (HAS_DDI(dev)) {
0e8ffe1b 9828 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
09b4ddf9 9829 dev_priv->display.crtc_mode_set = haswell_crtc_mode_set;
4f771f10
PZ		 9830 dev_priv->display.crtc_enable = haswell_crtc_enable;
9831 dev_priv->display.crtc_disable = haswell_crtc_disable;
6441ab5f 9832 dev_priv->display.off = haswell_crtc_off;
09b4ddf9
PZ		 9833 dev_priv->display.update_plane = ironlake_update_plane;
9834 } else if (HAS_PCH_SPLIT(dev)) {
0e8ffe1b 9835 dev_priv->display.get_pipe_config = ironlake_get_pipe_config;
f1f644dc 9836 dev_priv->display.get_clock = ironlake_crtc_clock_get;
f564048e 9837 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 9838 dev_priv->display.crtc_enable = ironlake_crtc_enable;
9839 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 9840 dev_priv->display.off = ironlake_crtc_off;
17638cd6 9841 dev_priv->display.update_plane = ironlake_update_plane;
89b667f8
JB		 9842 } else if (IS_VALLEYVIEW(dev)) {
9843 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
f1f644dc 9844 dev_priv->display.get_clock = i9xx_crtc_clock_get;
89b667f8
JB		 9845 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
9846 dev_priv->display.crtc_enable = valleyview_crtc_enable;
9847 dev_priv->display.crtc_disable = i9xx_crtc_disable;
9848 dev_priv->display.off = i9xx_crtc_off;
9849 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 9850 } else {
0e8ffe1b 9851 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
f1f644dc 9852 dev_priv->display.get_clock = i9xx_crtc_clock_get;
f564048e 9853 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 9854 dev_priv->display.crtc_enable = i9xx_crtc_enable;
9855 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 9856 dev_priv->display.off = i9xx_crtc_off;
17638cd6 9857 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 9858 }
e70236a8 9859
e70236a8 9860 /* Returns the core display clock speed */
25eb05fc
JB		 9861 if (IS_VALLEYVIEW(dev))
9862 dev_priv->display.get_display_clock_speed =
9863 valleyview_get_display_clock_speed;
9864 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 9865 dev_priv->display.get_display_clock_speed =
9866 i945_get_display_clock_speed;
9867 else if (IS_I915G(dev))
9868 dev_priv->display.get_display_clock_speed =
9869 i915_get_display_clock_speed;
257a7ffc 9870 else if (IS_I945GM(dev) || IS_845G(dev))
e70236a8
JB		 9871 dev_priv->display.get_display_clock_speed =
9872 i9xx_misc_get_display_clock_speed;
257a7ffc
DV		 9873 else if (IS_PINEVIEW(dev))
9874 dev_priv->display.get_display_clock_speed =
9875 pnv_get_display_clock_speed;
e70236a8
JB		 9876 else if (IS_I915GM(dev))
9877 dev_priv->display.get_display_clock_speed =
9878 i915gm_get_display_clock_speed;
9879 else if (IS_I865G(dev))
9880 dev_priv->display.get_display_clock_speed =
9881 i865_get_display_clock_speed;
f0f8a9ce 9882 else if (IS_I85X(dev))
e70236a8
JB		 9883 dev_priv->display.get_display_clock_speed =
9884 i855_get_display_clock_speed;
9885 else /* 852, 830 */
9886 dev_priv->display.get_display_clock_speed =
9887 i830_get_display_clock_speed;
9888
7f8a8569 9889 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 9890 if (IS_GEN5(dev)) {
674cf967 9891 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 9892 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 9893 } else if (IS_GEN6(dev)) {
674cf967 9894 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 9895 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 9896 } else if (IS_IVYBRIDGE(dev)) {
9897 /* FIXME: detect B0+ stepping and use auto training */
9898 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 9899 dev_priv->display.write_eld = ironlake_write_eld;
01a415fd
DV		 9900 dev_priv->display.modeset_global_resources =
9901 ivb_modeset_global_resources;
c82e4d26
ED		 9902 } else if (IS_HASWELL(dev)) {
9903 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 9904 dev_priv->display.write_eld = haswell_write_eld;
d6dd9eb1
DV		 9905 dev_priv->display.modeset_global_resources =
9906 haswell_modeset_global_resources;
a0e63c22 9907 }
6067aaea 9908 } else if (IS_G4X(dev)) {
e0dac65e 9909 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 9910 }
8c9f3aaf
JB		 9911
9912 /* Default just returns -ENODEV to indicate unsupported */
9913 dev_priv->display.queue_flip = intel_default_queue_flip;
9914
9915 switch (INTEL_INFO(dev)->gen) {
9916 case 2:
9917 dev_priv->display.queue_flip = intel_gen2_queue_flip;
9918 break;
9919
9920 case 3:
9921 dev_priv->display.queue_flip = intel_gen3_queue_flip;
9922 break;
9923
9924 case 4:
9925 case 5:
9926 dev_priv->display.queue_flip = intel_gen4_queue_flip;
9927 break;
9928
9929 case 6:
9930 dev_priv->display.queue_flip = intel_gen6_queue_flip;
9931 break;
7c9017e5
JB		 9932 case 7:
9933 dev_priv->display.queue_flip = intel_gen7_queue_flip;
9934 break;
8c9f3aaf 9935 }
e70236a8
JB		 9936}
9937
b690e96c
JB		 9938/*
9939 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
9940 * resume, or other times. This quirk makes sure that's the case for
9941 * affected systems.
9942 */
0206e353 9943static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 9944{
9945 struct drm_i915_private *dev_priv = dev->dev_private;
9946
9947 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 9948 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 9949}
9950
435793df
KP		 9951/*
9952 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
9953 */
9954static void quirk_ssc_force_disable(struct drm_device *dev)
9955{
9956 struct drm_i915_private *dev_priv = dev->dev_private;
9957 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 9958 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 9959}
9960
4dca20ef 9961/*
5a15ab5b
CE		 9962 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
9963 * brightness value
4dca20ef
CE		 9964 */
9965static void quirk_invert_brightness(struct drm_device *dev)
9966{
9967 struct drm_i915_private *dev_priv = dev->dev_private;
9968 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 9969 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 9970}
9971
e85843be
KM		 9972/*
9973 * Some machines (Dell XPS13) suffer broken backlight controls if
9974 * BLM_PCH_PWM_ENABLE is set.
9975 */
9976static void quirk_no_pcm_pwm_enable(struct drm_device *dev)
9977{
9978 struct drm_i915_private *dev_priv = dev->dev_private;
9979 dev_priv->quirks |= QUIRK_NO_PCH_PWM_ENABLE;
9980 DRM_INFO("applying no-PCH_PWM_ENABLE quirk\n");
9981}
9982
b690e96c
JB		 9983struct intel_quirk {
9984 int device;
9985 int subsystem_vendor;
9986 int subsystem_device;
9987 void (*hook)(struct drm_device *dev);
9988};
9989
5f85f176
EE		 9990/* For systems that don't have a meaningful PCI subdevice/subvendor ID */
9991struct intel_dmi_quirk {
9992 void (*hook)(struct drm_device *dev);
9993 const struct dmi_system_id (*dmi_id_list)[];
9994};
9995
9996static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
9997{
9998 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
9999 return 1;
10000}
10001
10002static const struct intel_dmi_quirk intel_dmi_quirks[] = {
10003 {
10004 .dmi_id_list = &(const struct dmi_system_id[]) {
10005 {
10006 .callback = intel_dmi_reverse_brightness,
10007 .ident = "NCR Corporation",
10008 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
10009 DMI_MATCH(DMI_PRODUCT_NAME, ""),
10010 },
10011 },
10012 { } /* terminating entry */
10013 },
10014 .hook = quirk_invert_brightness,
10015 },
10016};
10017
c43b5634 10018static struct intel_quirk intel_quirks[] = {
b690e96c 10019 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 10020 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 10021
b690e96c
JB		 10022 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
10023 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
10024
b690e96c
JB		 10025 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
10026 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
10027
ccd0d36e 10028 /* 830/845 need to leave pipe A & dpll A up */
b690e96c 10029 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 10030 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 10031
10032 /* Lenovo U160 cannot use SSC on LVDS */
10033 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 10034
10035 /* Sony Vaio Y cannot use SSC on LVDS */
10036 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 10037
10038 /* Acer Aspire 5734Z must invert backlight brightness */
10039 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
1ffff603
JN		 10040
10041 /* Acer/eMachines G725 */
10042 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
01e3a8fe
JN		 10043
10044 /* Acer/eMachines e725 */
10045 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
5559ecad
JN		 10046
10047 /* Acer/Packard Bell NCL20 */
10048 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
ac4199e0
DV		 10049
10050 /* Acer Aspire 4736Z */
10051 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
e85843be
KM		 10052
10053 /* Dell XPS13 HD Sandy Bridge */
10054 { 0x0116, 0x1028, 0x052e, quirk_no_pcm_pwm_enable },
10055 /* Dell XPS13 HD and XPS13 FHD Ivy Bridge */
10056 { 0x0166, 0x1028, 0x058b, quirk_no_pcm_pwm_enable },
b690e96c
JB		 10057};
10058
10059static void intel_init_quirks(struct drm_device *dev)
10060{
10061 struct pci_dev *d = dev->pdev;
10062 int i;
10063
10064 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
10065 struct intel_quirk *q = &intel_quirks[i];
10066
10067 if (d->device == q->device &&
10068 (d->subsystem_vendor == q->subsystem_vendor ||
10069 q->subsystem_vendor == PCI_ANY_ID) &&
10070 (d->subsystem_device == q->subsystem_device ||
10071 q->subsystem_device == PCI_ANY_ID))
10072 q->hook(dev);
10073 }
5f85f176
EE		 10074 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
10075 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
10076 intel_dmi_quirks[i].hook(dev);
10077 }
b690e96c
JB		 10078}
10079
9cce37f4
JB		 10080/* Disable the VGA plane that we never use */
10081static void i915_disable_vga(struct drm_device *dev)
10082{
10083 struct drm_i915_private *dev_priv = dev->dev_private;
10084 u8 sr1;
766aa1c4 10085 u32 vga_reg = i915_vgacntrl_reg(dev);
9cce37f4
JB		 10086
10087 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 10088 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 10089 sr1 = inb(VGA_SR_DATA);
10090 outb(sr1 | 1<<5, VGA_SR_DATA);
81b5c7bc
AW		 10091
10092 /* Disable VGA memory on Intel HD */
10093 if (HAS_PCH_SPLIT(dev)) {
10094 outb(inb(VGA_MSR_READ) & ~VGA_MSR_MEM_EN, VGA_MSR_WRITE);
10095 vga_set_legacy_decoding(dev->pdev, VGA_RSRC_LEGACY_IO |
10096 VGA_RSRC_NORMAL_IO |
10097 VGA_RSRC_NORMAL_MEM);
10098 }
10099
9cce37f4
JB		 10100 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
10101 udelay(300);
10102
10103 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
10104 POSTING_READ(vga_reg);
10105}
10106
81b5c7bc
AW		 10107static void i915_enable_vga(struct drm_device *dev)
10108{
10109 /* Enable VGA memory on Intel HD */
10110 if (HAS_PCH_SPLIT(dev)) {
10111 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
10112 outb(inb(VGA_MSR_READ) | VGA_MSR_MEM_EN, VGA_MSR_WRITE);
10113 vga_set_legacy_decoding(dev->pdev, VGA_RSRC_LEGACY_IO |
10114 VGA_RSRC_LEGACY_MEM |
10115 VGA_RSRC_NORMAL_IO |
10116 VGA_RSRC_NORMAL_MEM);
10117 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
10118 }
10119}
10120
f817586c
DV		 10121void intel_modeset_init_hw(struct drm_device *dev)
10122{
fa42e23c 10123 intel_init_power_well(dev);
0232e927 10124
a8f78b58
ED		 10125 intel_prepare_ddi(dev);
10126
f817586c
DV		 10127 intel_init_clock_gating(dev);
10128
79f5b2c7 10129 mutex_lock(&dev->struct_mutex);
8090c6b9 10130 intel_enable_gt_powersave(dev);
79f5b2c7 10131 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 10132}
10133
7d708ee4
ID		 10134void intel_modeset_suspend_hw(struct drm_device *dev)
10135{
10136 intel_suspend_hw(dev);
10137}
10138
79e53945
JB		 10139void intel_modeset_init(struct drm_device *dev)
10140{
652c393a 10141 struct drm_i915_private *dev_priv = dev->dev_private;
7f1f3851 10142 int i, j, ret;
79e53945
JB		 10143
10144 drm_mode_config_init(dev);
10145
10146 dev->mode_config.min_width = 0;
10147 dev->mode_config.min_height = 0;
10148
019d96cb
DA		 10149 dev->mode_config.preferred_depth = 24;
10150 dev->mode_config.prefer_shadow = 1;
10151
e6ecefaa 10152 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 10153
b690e96c
JB		 10154 intel_init_quirks(dev);
10155
1fa61106
ED		 10156 intel_init_pm(dev);
10157
e3c74757
BW		 10158 if (INTEL_INFO(dev)->num_pipes == 0)
10159 return;
10160
e70236a8
JB		 10161 intel_init_display(dev);
10162
a6c45cf0
CW		 10163 if (IS_GEN2(dev)) {
10164 dev->mode_config.max_width = 2048;
10165 dev->mode_config.max_height = 2048;
10166 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 10167 dev->mode_config.max_width = 4096;
10168 dev->mode_config.max_height = 4096;
79e53945 10169 } else {
a6c45cf0
CW		 10170 dev->mode_config.max_width = 8192;
10171 dev->mode_config.max_height = 8192;
79e53945 10172 }
5d4545ae 10173 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
79e53945 10174
28c97730 10175 DRM_DEBUG_KMS("%d display pipe%s available.\n",
7eb552ae
BW		 10176 INTEL_INFO(dev)->num_pipes,
10177 INTEL_INFO(dev)->num_pipes > 1 ? "s" : "");
79e53945 10178
08e2a7de 10179 for_each_pipe(i) {
79e53945 10180 intel_crtc_init(dev, i);
7f1f3851
JB		 10181 for (j = 0; j < dev_priv->num_plane; j++) {
10182 ret = intel_plane_init(dev, i, j);
10183 if (ret)
06da8da2
VS		 10184 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
10185 pipe_name(i), sprite_name(i, j), ret);
7f1f3851 10186 }
79e53945
JB		 10187 }
10188
79f689aa 10189 intel_cpu_pll_init(dev);
e72f9fbf 10190 intel_shared_dpll_init(dev);
ee7b9f93 10191
9cce37f4
JB		 10192 /* Just disable it once at startup */
10193 i915_disable_vga(dev);
79e53945 10194 intel_setup_outputs(dev);
11be49eb
CW		 10195
10196 /* Just in case the BIOS is doing something questionable. */
10197 intel_disable_fbc(dev);
2c7111db
CW		 10198}
10199
24929352
DV		 10200static void
10201intel_connector_break_all_links(struct intel_connector *connector)
10202{
10203 connector->base.dpms = DRM_MODE_DPMS_OFF;
10204 connector->base.encoder = NULL;
10205 connector->encoder->connectors_active = false;
10206 connector->encoder->base.crtc = NULL;
10207}
10208
7fad798e
DV		 10209static void intel_enable_pipe_a(struct drm_device *dev)
10210{
10211 struct intel_connector *connector;
10212 struct drm_connector *crt = NULL;
10213 struct intel_load_detect_pipe load_detect_temp;
10214
10215 /* We can't just switch on the pipe A, we need to set things up with a
10216 * proper mode and output configuration. As a gross hack, enable pipe A
10217 * by enabling the load detect pipe once. */
10218 list_for_each_entry(connector,
10219 &dev->mode_config.connector_list,
10220 base.head) {
10221 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
10222 crt = &connector->base;
10223 break;
10224 }
10225 }
10226
10227 if (!crt)
10228 return;
10229
10230 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp))
10231 intel_release_load_detect_pipe(crt, &load_detect_temp);
10232
652c393a 10233
7fad798e
DV		 10234}
10235
fa555837
DV		 10236static bool
10237intel_check_plane_mapping(struct intel_crtc *crtc)
10238{
7eb552ae
BW		 10239 struct drm_device *dev = crtc->base.dev;
10240 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837
DV		 10241 u32 reg, val;
10242
7eb552ae 10243 if (INTEL_INFO(dev)->num_pipes == 1)
fa555837
DV		 10244 return true;
10245
10246 reg = DSPCNTR(!crtc->plane);
10247 val = I915_READ(reg);
10248
10249 if ((val & DISPLAY_PLANE_ENABLE) &&
10250 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
10251 return false;
10252
10253 return true;
10254}
10255
24929352
DV		 10256static void intel_sanitize_crtc(struct intel_crtc *crtc)
10257{
10258 struct drm_device *dev = crtc->base.dev;
10259 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837 10260 u32 reg;
24929352 10261
24929352 10262 /* Clear any frame start delays used for debugging left by the BIOS */
3b117c8f 10263 reg = PIPECONF(crtc->config.cpu_transcoder);
24929352
DV		 10264 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
10265
10266 /* We need to sanitize the plane -> pipe mapping first because this will
fa555837
DV		 10267 * disable the crtc (and hence change the state) if it is wrong. Note
10268 * that gen4+ has a fixed plane -> pipe mapping. */
10269 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
24929352
DV		 10270 struct intel_connector *connector;
10271 bool plane;
10272
24929352
DV		 10273 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
10274 crtc->base.base.id);
10275
10276 /* Pipe has the wrong plane attached and the plane is active.
10277 * Temporarily change the plane mapping and disable everything
10278 * ... */
10279 plane = crtc->plane;
10280 crtc->plane = !plane;
10281 dev_priv->display.crtc_disable(&crtc->base);
10282 crtc->plane = plane;
10283
10284 /* ... and break all links. */
10285 list_for_each_entry(connector, &dev->mode_config.connector_list,
10286 base.head) {
10287 if (connector->encoder->base.crtc != &crtc->base)
10288 continue;
10289
10290 intel_connector_break_all_links(connector);
10291 }
10292
10293 WARN_ON(crtc->active);
10294 crtc->base.enabled = false;
10295 }
24929352 10296
7fad798e
DV		 10297 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
10298 crtc->pipe == PIPE_A && !crtc->active) {
10299 /* BIOS forgot to enable pipe A, this mostly happens after
10300 * resume. Force-enable the pipe to fix this, the update_dpms
10301 * call below we restore the pipe to the right state, but leave
10302 * the required bits on. */
10303 intel_enable_pipe_a(dev);
10304 }
10305
24929352
DV		 10306 /* Adjust the state of the output pipe according to whether we
10307 * have active connectors/encoders. */
10308 intel_crtc_update_dpms(&crtc->base);
10309
10310 if (crtc->active != crtc->base.enabled) {
10311 struct intel_encoder *encoder;
10312
10313 /* This can happen either due to bugs in the get_hw_state
10314 * functions or because the pipe is force-enabled due to the
10315 * pipe A quirk. */
10316 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
10317 crtc->base.base.id,
10318 crtc->base.enabled ? "enabled" : "disabled",
10319 crtc->active ? "enabled" : "disabled");
10320
10321 crtc->base.enabled = crtc->active;
10322
10323 /* Because we only establish the connector -> encoder ->
10324 * crtc links if something is active, this means the
10325 * crtc is now deactivated. Break the links. connector
10326 * -> encoder links are only establish when things are
10327 * actually up, hence no need to break them. */
10328 WARN_ON(crtc->active);
10329
10330 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
10331 WARN_ON(encoder->connectors_active);
10332 encoder->base.crtc = NULL;
10333 }
10334 }
10335}
10336
10337static void intel_sanitize_encoder(struct intel_encoder *encoder)
10338{
10339 struct intel_connector *connector;
10340 struct drm_device *dev = encoder->base.dev;
10341
10342 /* We need to check both for a crtc link (meaning that the
10343 * encoder is active and trying to read from a pipe) and the
10344 * pipe itself being active. */
10345 bool has_active_crtc = encoder->base.crtc &&
10346 to_intel_crtc(encoder->base.crtc)->active;
10347
10348 if (encoder->connectors_active && !has_active_crtc) {
10349 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
10350 encoder->base.base.id,
10351 drm_get_encoder_name(&encoder->base));
10352
10353 /* Connector is active, but has no active pipe. This is
10354 * fallout from our resume register restoring. Disable
10355 * the encoder manually again. */
10356 if (encoder->base.crtc) {
10357 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
10358 encoder->base.base.id,
10359 drm_get_encoder_name(&encoder->base));
10360 encoder->disable(encoder);
10361 }
10362
10363 /* Inconsistent output/port/pipe state happens presumably due to
10364 * a bug in one of the get_hw_state functions. Or someplace else
10365 * in our code, like the register restore mess on resume. Clamp
10366 * things to off as a safer default. */
10367 list_for_each_entry(connector,
10368 &dev->mode_config.connector_list,
10369 base.head) {
10370 if (connector->encoder != encoder)
10371 continue;
10372
10373 intel_connector_break_all_links(connector);
10374 }
10375 }
10376 /* Enabled encoders without active connectors will be fixed in
10377 * the crtc fixup. */
10378}
10379
44cec740 10380void i915_redisable_vga(struct drm_device *dev)
0fde901f
KM		 10381{
10382 struct drm_i915_private *dev_priv = dev->dev_private;
766aa1c4 10383 u32 vga_reg = i915_vgacntrl_reg(dev);
0fde901f 10384
8dc8a27c
PZ		 10385 /* This function can be called both from intel_modeset_setup_hw_state or
10386 * at a very early point in our resume sequence, where the power well
10387 * structures are not yet restored. Since this function is at a very
10388 * paranoid "someone might have enabled VGA while we were not looking"
10389 * level, just check if the power well is enabled instead of trying to
10390 * follow the "don't touch the power well if we don't need it" policy
10391 * the rest of the driver uses. */
10392 if (HAS_POWER_WELL(dev) &&
6aedd1f5 10393 (I915_READ(HSW_PWR_WELL_DRIVER) & HSW_PWR_WELL_STATE_ENABLED) == 0)
8dc8a27c
PZ		 10394 return;
10395
0fde901f
KM		 10396 if (I915_READ(vga_reg) != VGA_DISP_DISABLE) {
10397 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
209d5211 10398 i915_disable_vga(dev);
0fde901f
KM		 10399 }
10400}
10401
30e984df 10402static void intel_modeset_readout_hw_state(struct drm_device *dev)
24929352
DV		 10403{
10404 struct drm_i915_private *dev_priv = dev->dev_private;
10405 enum pipe pipe;
24929352
DV		 10406 struct intel_crtc *crtc;
10407 struct intel_encoder *encoder;
10408 struct intel_connector *connector;
5358901f 10409 int i;
24929352 10410
0e8ffe1b
DV		 10411 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
10412 base.head) {
88adfff1 10413 memset(&crtc->config, 0, sizeof(crtc->config));
3b117c8f 10414
0e8ffe1b
DV		 10415 crtc->active = dev_priv->display.get_pipe_config(crtc,
10416 &crtc->config);
24929352
DV		 10417
10418 crtc->base.enabled = crtc->active;
10419
10420 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
10421 crtc->base.base.id,
10422 crtc->active ? "enabled" : "disabled");
10423 }
10424
5358901f 10425 /* FIXME: Smash this into the new shared dpll infrastructure. */
affa9354 10426 if (HAS_DDI(dev))
6441ab5f
PZ		 10427 intel_ddi_setup_hw_pll_state(dev);
10428
5358901f
DV		 10429 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
10430 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
10431
10432 pll->on = pll->get_hw_state(dev_priv, pll, &pll->hw_state);
10433 pll->active = 0;
10434 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
10435 base.head) {
10436 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
10437 pll->active++;
10438 }
10439 pll->refcount = pll->active;
10440
35c95375
DV		 10441 DRM_DEBUG_KMS("%s hw state readout: refcount %i, on %i\n",
10442 pll->name, pll->refcount, pll->on);
5358901f
DV		 10443 }
10444
24929352
DV		 10445 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10446 base.head) {
10447 pipe = 0;
10448
10449 if (encoder->get_hw_state(encoder, &pipe)) {
045ac3b5
JB		 10450 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
10451 encoder->base.crtc = &crtc->base;
510d5f2f 10452 if (encoder->get_config)
045ac3b5 10453 encoder->get_config(encoder, &crtc->config);
24929352
DV		 10454 } else {
10455 encoder->base.crtc = NULL;
10456 }
10457
10458 encoder->connectors_active = false;
10459 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
10460 encoder->base.base.id,
10461 drm_get_encoder_name(&encoder->base),
10462 encoder->base.crtc ? "enabled" : "disabled",
10463 pipe);
10464 }
10465
510d5f2f
JB		 10466 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
10467 base.head) {
10468 if (!crtc->active)
10469 continue;
10470 if (dev_priv->display.get_clock)
10471 dev_priv->display.get_clock(crtc,
10472 &crtc->config);
10473 }
10474
24929352
DV		 10475 list_for_each_entry(connector, &dev->mode_config.connector_list,
10476 base.head) {
10477 if (connector->get_hw_state(connector)) {
10478 connector->base.dpms = DRM_MODE_DPMS_ON;
10479 connector->encoder->connectors_active = true;
10480 connector->base.encoder = &connector->encoder->base;
10481 } else {
10482 connector->base.dpms = DRM_MODE_DPMS_OFF;
10483 connector->base.encoder = NULL;
10484 }
10485 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
10486 connector->base.base.id,
10487 drm_get_connector_name(&connector->base),
10488 connector->base.encoder ? "enabled" : "disabled");
10489 }
30e984df
DV		 10490}
10491
10492/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
10493 * and i915 state tracking structures. */
10494void intel_modeset_setup_hw_state(struct drm_device *dev,
10495 bool force_restore)
10496{
10497 struct drm_i915_private *dev_priv = dev->dev_private;
10498 enum pipe pipe;
10499 struct drm_plane *plane;
10500 struct intel_crtc *crtc;
10501 struct intel_encoder *encoder;
35c95375 10502 int i;
30e984df
DV		 10503
10504 intel_modeset_readout_hw_state(dev);
24929352 10505
babea61d
JB		 10506 /*
10507 * Now that we have the config, copy it to each CRTC struct
10508 * Note that this could go away if we move to using crtc_config
10509 * checking everywhere.
10510 */
10511 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
10512 base.head) {
10513 if (crtc->active && i915_fastboot) {
10514 intel_crtc_mode_from_pipe_config(crtc, &crtc->config);
10515
10516 DRM_DEBUG_KMS("[CRTC:%d] found active mode: ",
10517 crtc->base.base.id);
10518 drm_mode_debug_printmodeline(&crtc->base.mode);
10519 }
10520 }
10521
24929352
DV		 10522 /* HW state is read out, now we need to sanitize this mess. */
10523 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
10524 base.head) {
10525 intel_sanitize_encoder(encoder);
10526 }
10527
10528 for_each_pipe(pipe) {
10529 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
10530 intel_sanitize_crtc(crtc);
c0b03411 10531 intel_dump_pipe_config(crtc, &crtc->config, "[setup_hw_state]");
24929352 10532 }
9a935856 10533
35c95375
DV		 10534 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
10535 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
10536
10537 if (!pll->on || pll->active)
10538 continue;
10539
10540 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
10541
10542 pll->disable(dev_priv, pll);
10543 pll->on = false;
10544 }
10545
45e2b5f6 10546 if (force_restore) {
f30da187
DV		 10547 /*
10548 * We need to use raw interfaces for restoring state to avoid
10549 * checking (bogus) intermediate states.
10550 */
45e2b5f6 10551 for_each_pipe(pipe) {
b5644d05
JB		 10552 struct drm_crtc *crtc =
10553 dev_priv->pipe_to_crtc_mapping[pipe];
f30da187
DV		 10554
10555 __intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y,
10556 crtc->fb);
45e2b5f6 10557 }
b5644d05
JB		 10558 list_for_each_entry(plane, &dev->mode_config.plane_list, head)
10559 intel_plane_restore(plane);
0fde901f
KM		 10560
10561 i915_redisable_vga(dev);
45e2b5f6
DV		 10562 } else {
10563 intel_modeset_update_staged_output_state(dev);
10564 }
8af6cf88
DV		 10565
10566 intel_modeset_check_state(dev);
2e938892
DV		 10567
10568 drm_mode_config_reset(dev);
2c7111db
CW		 10569}
10570
10571void intel_modeset_gem_init(struct drm_device *dev)
10572{
1833b134 10573 intel_modeset_init_hw(dev);
02e792fb
DV		 10574
10575 intel_setup_overlay(dev);
24929352 10576
45e2b5f6 10577 intel_modeset_setup_hw_state(dev, false);
79e53945
JB		 10578}
10579
10580void intel_modeset_cleanup(struct drm_device *dev)
10581{
652c393a
JB		 10582 struct drm_i915_private *dev_priv = dev->dev_private;
10583 struct drm_crtc *crtc;
652c393a 10584
fd0c0642
DV		 10585 /*
10586 * Interrupts and polling as the first thing to avoid creating havoc.
10587 * Too much stuff here (turning of rps, connectors, ...) would
10588 * experience fancy races otherwise.
10589 */
10590 drm_irq_uninstall(dev);
10591 cancel_work_sync(&dev_priv->hotplug_work);
10592 /*
10593 * Due to the hpd irq storm handling the hotplug work can re-arm the
10594 * poll handlers. Hence disable polling after hpd handling is shut down.
10595 */
f87ea761 10596 drm_kms_helper_poll_fini(dev);
fd0c0642 10597
652c393a
JB		 10598 mutex_lock(&dev->struct_mutex);
10599
723bfd70
JB		 10600 intel_unregister_dsm_handler();
10601
652c393a
JB		 10602 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
10603 /* Skip inactive CRTCs */
10604 if (!crtc->fb)
10605 continue;
10606
3dec0095 10607 intel_increase_pllclock(crtc);
652c393a
JB		 10608 }
10609
973d04f9 10610 intel_disable_fbc(dev);
e70236a8 10611
81b5c7bc
AW		 10612 i915_enable_vga(dev);
10613
8090c6b9 10614 intel_disable_gt_powersave(dev);
0cdab21f 10615
930ebb46
DV		 10616 ironlake_teardown_rc6(dev);
10617
69341a5e
KH		 10618 mutex_unlock(&dev->struct_mutex);
10619
1630fe75
CW		 10620 /* flush any delayed tasks or pending work */
10621 flush_scheduled_work();
10622
dc652f90
JN		 10623 /* destroy backlight, if any, before the connectors */
10624 intel_panel_destroy_backlight(dev);
10625
79e53945 10626 drm_mode_config_cleanup(dev);
4d7bb011
DV		 10627
10628 intel_cleanup_overlay(dev);
79e53945
JB		 10629}
10630
f1c79df3
ZW		 10631/*
10632 * Return which encoder is currently attached for connector.
10633 */
df0e9248 10634struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 10635{
df0e9248
CW		 10636 return &intel_attached_encoder(connector)->base;
10637}
f1c79df3 10638
df0e9248
CW		 10639void intel_connector_attach_encoder(struct intel_connector *connector,
10640 struct intel_encoder *encoder)
10641{
10642 connector->encoder = encoder;
10643 drm_mode_connector_attach_encoder(&connector->base,
10644 &encoder->base);
79e53945 10645}
28d52043
DA		 10646
10647/*
10648 * set vga decode state - true == enable VGA decode
10649 */
10650int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
10651{
10652 struct drm_i915_private *dev_priv = dev->dev_private;
10653 u16 gmch_ctrl;
10654
10655 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
10656 if (state)
10657 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
10658 else
10659 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
10660 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
10661 return 0;
10662}
c4a1d9e4 10663
c4a1d9e4 10664struct intel_display_error_state {
ff57f1b0
PZ		 10665
10666 u32 power_well_driver;
10667
63b66e5b
CW		 10668 int num_transcoders;
10669
c4a1d9e4
CW		 10670 struct intel_cursor_error_state {
10671 u32 control;
10672 u32 position;
10673 u32 base;
10674 u32 size;
52331309 10675 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 10676
10677 struct intel_pipe_error_state {
c4a1d9e4 10678 u32 source;
52331309 10679 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 10680
10681 struct intel_plane_error_state {
10682 u32 control;
10683 u32 stride;
10684 u32 size;
10685 u32 pos;
10686 u32 addr;
10687 u32 surface;
10688 u32 tile_offset;
52331309 10689 } plane[I915_MAX_PIPES];
63b66e5b
CW		 10690
10691 struct intel_transcoder_error_state {
10692 enum transcoder cpu_transcoder;
10693
10694 u32 conf;
10695
10696 u32 htotal;
10697 u32 hblank;
10698 u32 hsync;
10699 u32 vtotal;
10700 u32 vblank;
10701 u32 vsync;
10702 } transcoder[4];
c4a1d9e4
CW		 10703};
10704
10705struct intel_display_error_state *
10706intel_display_capture_error_state(struct drm_device *dev)
10707{
0206e353 10708 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4 10709 struct intel_display_error_state *error;
63b66e5b
CW		 10710 int transcoders[] = {
10711 TRANSCODER_A,
10712 TRANSCODER_B,
10713 TRANSCODER_C,
10714 TRANSCODER_EDP,
10715 };
c4a1d9e4
CW		 10716 int i;
10717
63b66e5b
CW		 10718 if (INTEL_INFO(dev)->num_pipes == 0)
10719 return NULL;
10720
c4a1d9e4
CW		 10721 error = kmalloc(sizeof(*error), GFP_ATOMIC);
10722 if (error == NULL)
10723 return NULL;
10724
ff57f1b0
PZ		 10725 if (HAS_POWER_WELL(dev))
10726 error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);
10727
52331309 10728 for_each_pipe(i) {
a18c4c3d
PZ		 10729 if (INTEL_INFO(dev)->gen <= 6 || IS_VALLEYVIEW(dev)) {
10730 error->cursor[i].control = I915_READ(CURCNTR(i));
10731 error->cursor[i].position = I915_READ(CURPOS(i));
10732 error->cursor[i].base = I915_READ(CURBASE(i));
10733 } else {
10734 error->cursor[i].control = I915_READ(CURCNTR_IVB(i));
10735 error->cursor[i].position = I915_READ(CURPOS_IVB(i));
10736 error->cursor[i].base = I915_READ(CURBASE_IVB(i));
10737 }
c4a1d9e4
CW		 10738
10739 error->plane[i].control = I915_READ(DSPCNTR(i));
10740 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
80ca378b 10741 if (INTEL_INFO(dev)->gen <= 3) {
51889b35 10742 error->plane[i].size = I915_READ(DSPSIZE(i));
80ca378b
PZ		 10743 error->plane[i].pos = I915_READ(DSPPOS(i));
10744 }
ca291363
PZ		 10745 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
10746 error->plane[i].addr = I915_READ(DSPADDR(i));
c4a1d9e4
CW		 10747 if (INTEL_INFO(dev)->gen >= 4) {
10748 error->plane[i].surface = I915_READ(DSPSURF(i));
10749 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
10750 }
10751
c4a1d9e4 10752 error->pipe[i].source = I915_READ(PIPESRC(i));
63b66e5b
CW		 10753 }
10754
10755 error->num_transcoders = INTEL_INFO(dev)->num_pipes;
10756 if (HAS_DDI(dev_priv->dev))
10757 error->num_transcoders++; /* Account for eDP. */
10758
10759 for (i = 0; i < error->num_transcoders; i++) {
10760 enum transcoder cpu_transcoder = transcoders[i];
10761
10762 error->transcoder[i].cpu_transcoder = cpu_transcoder;
10763
10764 error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));
10765 error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
10766 error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));
10767 error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));
10768 error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
10769 error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));
10770 error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));
c4a1d9e4
CW		 10771 }
10772
12d217c7
PZ		 10773 /* In the code above we read the registers without checking if the power
10774 * well was on, so here we have to clear the FPGA_DBG_RM_NOCLAIM bit to
10775 * prevent the next I915_WRITE from detecting it and printing an error
10776 * message. */
907b28c5 10777 intel_uncore_clear_errors(dev);
12d217c7 10778
c4a1d9e4
CW		 10779 return error;
10780}
10781
edc3d884
MK		 10782#define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
10783
c4a1d9e4 10784void
edc3d884 10785intel_display_print_error_state(struct drm_i915_error_state_buf *m,
c4a1d9e4
CW		 10786 struct drm_device *dev,
10787 struct intel_display_error_state *error)
10788{
10789 int i;
10790
63b66e5b
CW		 10791 if (!error)
10792 return;
10793
edc3d884 10794 err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes);
ff57f1b0 10795 if (HAS_POWER_WELL(dev))
edc3d884 10796 err_printf(m, "PWR_WELL_CTL2: %08x\n",
ff57f1b0 10797 error->power_well_driver);
52331309 10798 for_each_pipe(i) {
edc3d884 10799 err_printf(m, "Pipe [%d]:\n", i);
edc3d884 10800 err_printf(m, " SRC: %08x\n", error->pipe[i].source);
edc3d884
MK		 10801
10802 err_printf(m, "Plane [%d]:\n", i);
10803 err_printf(m, " CNTR: %08x\n", error->plane[i].control);
10804 err_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
80ca378b 10805 if (INTEL_INFO(dev)->gen <= 3) {
edc3d884
MK		 10806 err_printf(m, " SIZE: %08x\n", error->plane[i].size);
10807 err_printf(m, " POS: %08x\n", error->plane[i].pos);
80ca378b 10808 }
4b71a570 10809 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
edc3d884 10810 err_printf(m, " ADDR: %08x\n", error->plane[i].addr);
c4a1d9e4 10811 if (INTEL_INFO(dev)->gen >= 4) {
edc3d884
MK		 10812 err_printf(m, " SURF: %08x\n", error->plane[i].surface);
10813 err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
c4a1d9e4
CW		 10814 }
10815
edc3d884
MK		 10816 err_printf(m, "Cursor [%d]:\n", i);
10817 err_printf(m, " CNTR: %08x\n", error->cursor[i].control);
10818 err_printf(m, " POS: %08x\n", error->cursor[i].position);
10819 err_printf(m, " BASE: %08x\n", error->cursor[i].base);
c4a1d9e4 10820 }
63b66e5b
CW		 10821
10822 for (i = 0; i < error->num_transcoders; i++) {
10823 err_printf(m, " CPU transcoder: %c\n",
10824 transcoder_name(error->transcoder[i].cpu_transcoder));
10825 err_printf(m, " CONF: %08x\n", error->transcoder[i].conf);
10826 err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal);
10827 err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank);
10828 err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync);
10829 err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal);
10830 err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank);
10831 err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync);
10832 }
c4a1d9e4 10833}
Linux kernel - Deliverables
This page took 2.553258 seconds and 5 git commands to generate.