Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
c1c7af60 JB |
27 | #include <linux/module.h> |
28 | #include <linux/input.h> | |
79e53945 | 29 | #include <linux/i2c.h> |
7662c8bd | 30 | #include <linux/kernel.h> |
5a0e3ad6 | 31 | #include <linux/slab.h> |
79e53945 JB |
32 | #include "drmP.h" |
33 | #include "intel_drv.h" | |
34 | #include "i915_drm.h" | |
35 | #include "i915_drv.h" | |
ab2c0672 | 36 | #include "drm_dp_helper.h" |
79e53945 JB |
37 | |
38 | #include "drm_crtc_helper.h" | |
39 | ||
32f9d658 ZW |
40 | #define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) |
41 | ||
79e53945 | 42 | bool intel_pipe_has_type (struct drm_crtc *crtc, int type); |
7662c8bd | 43 | static void intel_update_watermarks(struct drm_device *dev); |
652c393a | 44 | static void intel_increase_pllclock(struct drm_crtc *crtc, bool schedule); |
79e53945 JB |
45 | |
46 | typedef struct { | |
47 | /* given values */ | |
48 | int n; | |
49 | int m1, m2; | |
50 | int p1, p2; | |
51 | /* derived values */ | |
52 | int dot; | |
53 | int vco; | |
54 | int m; | |
55 | int p; | |
56 | } intel_clock_t; | |
57 | ||
58 | typedef struct { | |
59 | int min, max; | |
60 | } intel_range_t; | |
61 | ||
62 | typedef struct { | |
63 | int dot_limit; | |
64 | int p2_slow, p2_fast; | |
65 | } intel_p2_t; | |
66 | ||
67 | #define INTEL_P2_NUM 2 | |
d4906093 ML |
68 | typedef struct intel_limit intel_limit_t; |
69 | struct intel_limit { | |
79e53945 JB |
70 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
71 | intel_p2_t p2; | |
d4906093 ML |
72 | bool (* find_pll)(const intel_limit_t *, struct drm_crtc *, |
73 | int, int, intel_clock_t *); | |
74 | }; | |
79e53945 JB |
75 | |
76 | #define I8XX_DOT_MIN 25000 | |
77 | #define I8XX_DOT_MAX 350000 | |
78 | #define I8XX_VCO_MIN 930000 | |
79 | #define I8XX_VCO_MAX 1400000 | |
80 | #define I8XX_N_MIN 3 | |
81 | #define I8XX_N_MAX 16 | |
82 | #define I8XX_M_MIN 96 | |
83 | #define I8XX_M_MAX 140 | |
84 | #define I8XX_M1_MIN 18 | |
85 | #define I8XX_M1_MAX 26 | |
86 | #define I8XX_M2_MIN 6 | |
87 | #define I8XX_M2_MAX 16 | |
88 | #define I8XX_P_MIN 4 | |
89 | #define I8XX_P_MAX 128 | |
90 | #define I8XX_P1_MIN 2 | |
91 | #define I8XX_P1_MAX 33 | |
92 | #define I8XX_P1_LVDS_MIN 1 | |
93 | #define I8XX_P1_LVDS_MAX 6 | |
94 | #define I8XX_P2_SLOW 4 | |
95 | #define I8XX_P2_FAST 2 | |
96 | #define I8XX_P2_LVDS_SLOW 14 | |
0c2e3952 | 97 | #define I8XX_P2_LVDS_FAST 7 |
79e53945 JB |
98 | #define I8XX_P2_SLOW_LIMIT 165000 |
99 | ||
100 | #define I9XX_DOT_MIN 20000 | |
101 | #define I9XX_DOT_MAX 400000 | |
102 | #define I9XX_VCO_MIN 1400000 | |
103 | #define I9XX_VCO_MAX 2800000 | |
f2b115e6 AJ |
104 | #define PINEVIEW_VCO_MIN 1700000 |
105 | #define PINEVIEW_VCO_MAX 3500000 | |
f3cade5c KH |
106 | #define I9XX_N_MIN 1 |
107 | #define I9XX_N_MAX 6 | |
f2b115e6 AJ |
108 | /* Pineview's Ncounter is a ring counter */ |
109 | #define PINEVIEW_N_MIN 3 | |
110 | #define PINEVIEW_N_MAX 6 | |
79e53945 JB |
111 | #define I9XX_M_MIN 70 |
112 | #define I9XX_M_MAX 120 | |
f2b115e6 AJ |
113 | #define PINEVIEW_M_MIN 2 |
114 | #define PINEVIEW_M_MAX 256 | |
79e53945 | 115 | #define I9XX_M1_MIN 10 |
f3cade5c | 116 | #define I9XX_M1_MAX 22 |
79e53945 JB |
117 | #define I9XX_M2_MIN 5 |
118 | #define I9XX_M2_MAX 9 | |
f2b115e6 AJ |
119 | /* Pineview M1 is reserved, and must be 0 */ |
120 | #define PINEVIEW_M1_MIN 0 | |
121 | #define PINEVIEW_M1_MAX 0 | |
122 | #define PINEVIEW_M2_MIN 0 | |
123 | #define PINEVIEW_M2_MAX 254 | |
79e53945 JB |
124 | #define I9XX_P_SDVO_DAC_MIN 5 |
125 | #define I9XX_P_SDVO_DAC_MAX 80 | |
126 | #define I9XX_P_LVDS_MIN 7 | |
127 | #define I9XX_P_LVDS_MAX 98 | |
f2b115e6 AJ |
128 | #define PINEVIEW_P_LVDS_MIN 7 |
129 | #define PINEVIEW_P_LVDS_MAX 112 | |
79e53945 JB |
130 | #define I9XX_P1_MIN 1 |
131 | #define I9XX_P1_MAX 8 | |
132 | #define I9XX_P2_SDVO_DAC_SLOW 10 | |
133 | #define I9XX_P2_SDVO_DAC_FAST 5 | |
134 | #define I9XX_P2_SDVO_DAC_SLOW_LIMIT 200000 | |
135 | #define I9XX_P2_LVDS_SLOW 14 | |
136 | #define I9XX_P2_LVDS_FAST 7 | |
137 | #define I9XX_P2_LVDS_SLOW_LIMIT 112000 | |
138 | ||
044c7c41 ML |
139 | /*The parameter is for SDVO on G4x platform*/ |
140 | #define G4X_DOT_SDVO_MIN 25000 | |
141 | #define G4X_DOT_SDVO_MAX 270000 | |
142 | #define G4X_VCO_MIN 1750000 | |
143 | #define G4X_VCO_MAX 3500000 | |
144 | #define G4X_N_SDVO_MIN 1 | |
145 | #define G4X_N_SDVO_MAX 4 | |
146 | #define G4X_M_SDVO_MIN 104 | |
147 | #define G4X_M_SDVO_MAX 138 | |
148 | #define G4X_M1_SDVO_MIN 17 | |
149 | #define G4X_M1_SDVO_MAX 23 | |
150 | #define G4X_M2_SDVO_MIN 5 | |
151 | #define G4X_M2_SDVO_MAX 11 | |
152 | #define G4X_P_SDVO_MIN 10 | |
153 | #define G4X_P_SDVO_MAX 30 | |
154 | #define G4X_P1_SDVO_MIN 1 | |
155 | #define G4X_P1_SDVO_MAX 3 | |
156 | #define G4X_P2_SDVO_SLOW 10 | |
157 | #define G4X_P2_SDVO_FAST 10 | |
158 | #define G4X_P2_SDVO_LIMIT 270000 | |
159 | ||
160 | /*The parameter is for HDMI_DAC on G4x platform*/ | |
161 | #define G4X_DOT_HDMI_DAC_MIN 22000 | |
162 | #define G4X_DOT_HDMI_DAC_MAX 400000 | |
163 | #define G4X_N_HDMI_DAC_MIN 1 | |
164 | #define G4X_N_HDMI_DAC_MAX 4 | |
165 | #define G4X_M_HDMI_DAC_MIN 104 | |
166 | #define G4X_M_HDMI_DAC_MAX 138 | |
167 | #define G4X_M1_HDMI_DAC_MIN 16 | |
168 | #define G4X_M1_HDMI_DAC_MAX 23 | |
169 | #define G4X_M2_HDMI_DAC_MIN 5 | |
170 | #define G4X_M2_HDMI_DAC_MAX 11 | |
171 | #define G4X_P_HDMI_DAC_MIN 5 | |
172 | #define G4X_P_HDMI_DAC_MAX 80 | |
173 | #define G4X_P1_HDMI_DAC_MIN 1 | |
174 | #define G4X_P1_HDMI_DAC_MAX 8 | |
175 | #define G4X_P2_HDMI_DAC_SLOW 10 | |
176 | #define G4X_P2_HDMI_DAC_FAST 5 | |
177 | #define G4X_P2_HDMI_DAC_LIMIT 165000 | |
178 | ||
179 | /*The parameter is for SINGLE_CHANNEL_LVDS on G4x platform*/ | |
180 | #define G4X_DOT_SINGLE_CHANNEL_LVDS_MIN 20000 | |
181 | #define G4X_DOT_SINGLE_CHANNEL_LVDS_MAX 115000 | |
182 | #define G4X_N_SINGLE_CHANNEL_LVDS_MIN 1 | |
183 | #define G4X_N_SINGLE_CHANNEL_LVDS_MAX 3 | |
184 | #define G4X_M_SINGLE_CHANNEL_LVDS_MIN 104 | |
185 | #define G4X_M_SINGLE_CHANNEL_LVDS_MAX 138 | |
186 | #define G4X_M1_SINGLE_CHANNEL_LVDS_MIN 17 | |
187 | #define G4X_M1_SINGLE_CHANNEL_LVDS_MAX 23 | |
188 | #define G4X_M2_SINGLE_CHANNEL_LVDS_MIN 5 | |
189 | #define G4X_M2_SINGLE_CHANNEL_LVDS_MAX 11 | |
190 | #define G4X_P_SINGLE_CHANNEL_LVDS_MIN 28 | |
191 | #define G4X_P_SINGLE_CHANNEL_LVDS_MAX 112 | |
192 | #define G4X_P1_SINGLE_CHANNEL_LVDS_MIN 2 | |
193 | #define G4X_P1_SINGLE_CHANNEL_LVDS_MAX 8 | |
194 | #define G4X_P2_SINGLE_CHANNEL_LVDS_SLOW 14 | |
195 | #define G4X_P2_SINGLE_CHANNEL_LVDS_FAST 14 | |
196 | #define G4X_P2_SINGLE_CHANNEL_LVDS_LIMIT 0 | |
197 | ||
198 | /*The parameter is for DUAL_CHANNEL_LVDS on G4x platform*/ | |
199 | #define G4X_DOT_DUAL_CHANNEL_LVDS_MIN 80000 | |
200 | #define G4X_DOT_DUAL_CHANNEL_LVDS_MAX 224000 | |
201 | #define G4X_N_DUAL_CHANNEL_LVDS_MIN 1 | |
202 | #define G4X_N_DUAL_CHANNEL_LVDS_MAX 3 | |
203 | #define G4X_M_DUAL_CHANNEL_LVDS_MIN 104 | |
204 | #define G4X_M_DUAL_CHANNEL_LVDS_MAX 138 | |
205 | #define G4X_M1_DUAL_CHANNEL_LVDS_MIN 17 | |
206 | #define G4X_M1_DUAL_CHANNEL_LVDS_MAX 23 | |
207 | #define G4X_M2_DUAL_CHANNEL_LVDS_MIN 5 | |
208 | #define G4X_M2_DUAL_CHANNEL_LVDS_MAX 11 | |
209 | #define G4X_P_DUAL_CHANNEL_LVDS_MIN 14 | |
210 | #define G4X_P_DUAL_CHANNEL_LVDS_MAX 42 | |
211 | #define G4X_P1_DUAL_CHANNEL_LVDS_MIN 2 | |
212 | #define G4X_P1_DUAL_CHANNEL_LVDS_MAX 6 | |
213 | #define G4X_P2_DUAL_CHANNEL_LVDS_SLOW 7 | |
214 | #define G4X_P2_DUAL_CHANNEL_LVDS_FAST 7 | |
215 | #define G4X_P2_DUAL_CHANNEL_LVDS_LIMIT 0 | |
216 | ||
a4fc5ed6 KP |
217 | /*The parameter is for DISPLAY PORT on G4x platform*/ |
218 | #define G4X_DOT_DISPLAY_PORT_MIN 161670 | |
219 | #define G4X_DOT_DISPLAY_PORT_MAX 227000 | |
220 | #define G4X_N_DISPLAY_PORT_MIN 1 | |
221 | #define G4X_N_DISPLAY_PORT_MAX 2 | |
222 | #define G4X_M_DISPLAY_PORT_MIN 97 | |
223 | #define G4X_M_DISPLAY_PORT_MAX 108 | |
224 | #define G4X_M1_DISPLAY_PORT_MIN 0x10 | |
225 | #define G4X_M1_DISPLAY_PORT_MAX 0x12 | |
226 | #define G4X_M2_DISPLAY_PORT_MIN 0x05 | |
227 | #define G4X_M2_DISPLAY_PORT_MAX 0x06 | |
228 | #define G4X_P_DISPLAY_PORT_MIN 10 | |
229 | #define G4X_P_DISPLAY_PORT_MAX 20 | |
230 | #define G4X_P1_DISPLAY_PORT_MIN 1 | |
231 | #define G4X_P1_DISPLAY_PORT_MAX 2 | |
232 | #define G4X_P2_DISPLAY_PORT_SLOW 10 | |
233 | #define G4X_P2_DISPLAY_PORT_FAST 10 | |
234 | #define G4X_P2_DISPLAY_PORT_LIMIT 0 | |
235 | ||
bad720ff | 236 | /* Ironlake / Sandybridge */ |
2c07245f ZW |
237 | /* as we calculate clock using (register_value + 2) for |
238 | N/M1/M2, so here the range value for them is (actual_value-2). | |
239 | */ | |
f2b115e6 AJ |
240 | #define IRONLAKE_DOT_MIN 25000 |
241 | #define IRONLAKE_DOT_MAX 350000 | |
242 | #define IRONLAKE_VCO_MIN 1760000 | |
243 | #define IRONLAKE_VCO_MAX 3510000 | |
f2b115e6 | 244 | #define IRONLAKE_M1_MIN 12 |
a59e385e | 245 | #define IRONLAKE_M1_MAX 22 |
f2b115e6 AJ |
246 | #define IRONLAKE_M2_MIN 5 |
247 | #define IRONLAKE_M2_MAX 9 | |
f2b115e6 | 248 | #define IRONLAKE_P2_DOT_LIMIT 225000 /* 225Mhz */ |
2c07245f | 249 | |
b91ad0ec ZW |
250 | /* We have parameter ranges for different type of outputs. */ |
251 | ||
252 | /* DAC & HDMI Refclk 120Mhz */ | |
253 | #define IRONLAKE_DAC_N_MIN 1 | |
254 | #define IRONLAKE_DAC_N_MAX 5 | |
255 | #define IRONLAKE_DAC_M_MIN 79 | |
256 | #define IRONLAKE_DAC_M_MAX 127 | |
257 | #define IRONLAKE_DAC_P_MIN 5 | |
258 | #define IRONLAKE_DAC_P_MAX 80 | |
259 | #define IRONLAKE_DAC_P1_MIN 1 | |
260 | #define IRONLAKE_DAC_P1_MAX 8 | |
261 | #define IRONLAKE_DAC_P2_SLOW 10 | |
262 | #define IRONLAKE_DAC_P2_FAST 5 | |
263 | ||
264 | /* LVDS single-channel 120Mhz refclk */ | |
265 | #define IRONLAKE_LVDS_S_N_MIN 1 | |
266 | #define IRONLAKE_LVDS_S_N_MAX 3 | |
267 | #define IRONLAKE_LVDS_S_M_MIN 79 | |
268 | #define IRONLAKE_LVDS_S_M_MAX 118 | |
269 | #define IRONLAKE_LVDS_S_P_MIN 28 | |
270 | #define IRONLAKE_LVDS_S_P_MAX 112 | |
271 | #define IRONLAKE_LVDS_S_P1_MIN 2 | |
272 | #define IRONLAKE_LVDS_S_P1_MAX 8 | |
273 | #define IRONLAKE_LVDS_S_P2_SLOW 14 | |
274 | #define IRONLAKE_LVDS_S_P2_FAST 14 | |
275 | ||
276 | /* LVDS dual-channel 120Mhz refclk */ | |
277 | #define IRONLAKE_LVDS_D_N_MIN 1 | |
278 | #define IRONLAKE_LVDS_D_N_MAX 3 | |
279 | #define IRONLAKE_LVDS_D_M_MIN 79 | |
280 | #define IRONLAKE_LVDS_D_M_MAX 127 | |
281 | #define IRONLAKE_LVDS_D_P_MIN 14 | |
282 | #define IRONLAKE_LVDS_D_P_MAX 56 | |
283 | #define IRONLAKE_LVDS_D_P1_MIN 2 | |
284 | #define IRONLAKE_LVDS_D_P1_MAX 8 | |
285 | #define IRONLAKE_LVDS_D_P2_SLOW 7 | |
286 | #define IRONLAKE_LVDS_D_P2_FAST 7 | |
287 | ||
288 | /* LVDS single-channel 100Mhz refclk */ | |
289 | #define IRONLAKE_LVDS_S_SSC_N_MIN 1 | |
290 | #define IRONLAKE_LVDS_S_SSC_N_MAX 2 | |
291 | #define IRONLAKE_LVDS_S_SSC_M_MIN 79 | |
292 | #define IRONLAKE_LVDS_S_SSC_M_MAX 126 | |
293 | #define IRONLAKE_LVDS_S_SSC_P_MIN 28 | |
294 | #define IRONLAKE_LVDS_S_SSC_P_MAX 112 | |
295 | #define IRONLAKE_LVDS_S_SSC_P1_MIN 2 | |
296 | #define IRONLAKE_LVDS_S_SSC_P1_MAX 8 | |
297 | #define IRONLAKE_LVDS_S_SSC_P2_SLOW 14 | |
298 | #define IRONLAKE_LVDS_S_SSC_P2_FAST 14 | |
299 | ||
300 | /* LVDS dual-channel 100Mhz refclk */ | |
301 | #define IRONLAKE_LVDS_D_SSC_N_MIN 1 | |
302 | #define IRONLAKE_LVDS_D_SSC_N_MAX 3 | |
303 | #define IRONLAKE_LVDS_D_SSC_M_MIN 79 | |
304 | #define IRONLAKE_LVDS_D_SSC_M_MAX 126 | |
305 | #define IRONLAKE_LVDS_D_SSC_P_MIN 14 | |
306 | #define IRONLAKE_LVDS_D_SSC_P_MAX 42 | |
307 | #define IRONLAKE_LVDS_D_SSC_P1_MIN 2 | |
308 | #define IRONLAKE_LVDS_D_SSC_P1_MAX 6 | |
309 | #define IRONLAKE_LVDS_D_SSC_P2_SLOW 7 | |
310 | #define IRONLAKE_LVDS_D_SSC_P2_FAST 7 | |
311 | ||
312 | /* DisplayPort */ | |
313 | #define IRONLAKE_DP_N_MIN 1 | |
314 | #define IRONLAKE_DP_N_MAX 2 | |
315 | #define IRONLAKE_DP_M_MIN 81 | |
316 | #define IRONLAKE_DP_M_MAX 90 | |
317 | #define IRONLAKE_DP_P_MIN 10 | |
318 | #define IRONLAKE_DP_P_MAX 20 | |
319 | #define IRONLAKE_DP_P2_FAST 10 | |
320 | #define IRONLAKE_DP_P2_SLOW 10 | |
321 | #define IRONLAKE_DP_P2_LIMIT 0 | |
322 | #define IRONLAKE_DP_P1_MIN 1 | |
323 | #define IRONLAKE_DP_P1_MAX 2 | |
4547668a | 324 | |
d4906093 ML |
325 | static bool |
326 | intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
327 | int target, int refclk, intel_clock_t *best_clock); | |
328 | static bool | |
329 | intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
330 | int target, int refclk, intel_clock_t *best_clock); | |
79e53945 | 331 | |
a4fc5ed6 KP |
332 | static bool |
333 | intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc, | |
334 | int target, int refclk, intel_clock_t *best_clock); | |
5eb08b69 | 335 | static bool |
f2b115e6 AJ |
336 | intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc, |
337 | int target, int refclk, intel_clock_t *best_clock); | |
a4fc5ed6 | 338 | |
e4b36699 | 339 | static const intel_limit_t intel_limits_i8xx_dvo = { |
79e53945 JB |
340 | .dot = { .min = I8XX_DOT_MIN, .max = I8XX_DOT_MAX }, |
341 | .vco = { .min = I8XX_VCO_MIN, .max = I8XX_VCO_MAX }, | |
342 | .n = { .min = I8XX_N_MIN, .max = I8XX_N_MAX }, | |
343 | .m = { .min = I8XX_M_MIN, .max = I8XX_M_MAX }, | |
344 | .m1 = { .min = I8XX_M1_MIN, .max = I8XX_M1_MAX }, | |
345 | .m2 = { .min = I8XX_M2_MIN, .max = I8XX_M2_MAX }, | |
346 | .p = { .min = I8XX_P_MIN, .max = I8XX_P_MAX }, | |
347 | .p1 = { .min = I8XX_P1_MIN, .max = I8XX_P1_MAX }, | |
348 | .p2 = { .dot_limit = I8XX_P2_SLOW_LIMIT, | |
349 | .p2_slow = I8XX_P2_SLOW, .p2_fast = I8XX_P2_FAST }, | |
d4906093 | 350 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
351 | }; |
352 | ||
353 | static const intel_limit_t intel_limits_i8xx_lvds = { | |
79e53945 JB |
354 | .dot = { .min = I8XX_DOT_MIN, .max = I8XX_DOT_MAX }, |
355 | .vco = { .min = I8XX_VCO_MIN, .max = I8XX_VCO_MAX }, | |
356 | .n = { .min = I8XX_N_MIN, .max = I8XX_N_MAX }, | |
357 | .m = { .min = I8XX_M_MIN, .max = I8XX_M_MAX }, | |
358 | .m1 = { .min = I8XX_M1_MIN, .max = I8XX_M1_MAX }, | |
359 | .m2 = { .min = I8XX_M2_MIN, .max = I8XX_M2_MAX }, | |
360 | .p = { .min = I8XX_P_MIN, .max = I8XX_P_MAX }, | |
361 | .p1 = { .min = I8XX_P1_LVDS_MIN, .max = I8XX_P1_LVDS_MAX }, | |
362 | .p2 = { .dot_limit = I8XX_P2_SLOW_LIMIT, | |
363 | .p2_slow = I8XX_P2_LVDS_SLOW, .p2_fast = I8XX_P2_LVDS_FAST }, | |
d4906093 | 364 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
365 | }; |
366 | ||
367 | static const intel_limit_t intel_limits_i9xx_sdvo = { | |
79e53945 JB |
368 | .dot = { .min = I9XX_DOT_MIN, .max = I9XX_DOT_MAX }, |
369 | .vco = { .min = I9XX_VCO_MIN, .max = I9XX_VCO_MAX }, | |
370 | .n = { .min = I9XX_N_MIN, .max = I9XX_N_MAX }, | |
371 | .m = { .min = I9XX_M_MIN, .max = I9XX_M_MAX }, | |
372 | .m1 = { .min = I9XX_M1_MIN, .max = I9XX_M1_MAX }, | |
373 | .m2 = { .min = I9XX_M2_MIN, .max = I9XX_M2_MAX }, | |
374 | .p = { .min = I9XX_P_SDVO_DAC_MIN, .max = I9XX_P_SDVO_DAC_MAX }, | |
375 | .p1 = { .min = I9XX_P1_MIN, .max = I9XX_P1_MAX }, | |
376 | .p2 = { .dot_limit = I9XX_P2_SDVO_DAC_SLOW_LIMIT, | |
377 | .p2_slow = I9XX_P2_SDVO_DAC_SLOW, .p2_fast = I9XX_P2_SDVO_DAC_FAST }, | |
d4906093 | 378 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
379 | }; |
380 | ||
381 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
79e53945 JB |
382 | .dot = { .min = I9XX_DOT_MIN, .max = I9XX_DOT_MAX }, |
383 | .vco = { .min = I9XX_VCO_MIN, .max = I9XX_VCO_MAX }, | |
384 | .n = { .min = I9XX_N_MIN, .max = I9XX_N_MAX }, | |
385 | .m = { .min = I9XX_M_MIN, .max = I9XX_M_MAX }, | |
386 | .m1 = { .min = I9XX_M1_MIN, .max = I9XX_M1_MAX }, | |
387 | .m2 = { .min = I9XX_M2_MIN, .max = I9XX_M2_MAX }, | |
388 | .p = { .min = I9XX_P_LVDS_MIN, .max = I9XX_P_LVDS_MAX }, | |
389 | .p1 = { .min = I9XX_P1_MIN, .max = I9XX_P1_MAX }, | |
390 | /* The single-channel range is 25-112Mhz, and dual-channel | |
391 | * is 80-224Mhz. Prefer single channel as much as possible. | |
392 | */ | |
393 | .p2 = { .dot_limit = I9XX_P2_LVDS_SLOW_LIMIT, | |
394 | .p2_slow = I9XX_P2_LVDS_SLOW, .p2_fast = I9XX_P2_LVDS_FAST }, | |
d4906093 | 395 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
396 | }; |
397 | ||
044c7c41 | 398 | /* below parameter and function is for G4X Chipset Family*/ |
e4b36699 | 399 | static const intel_limit_t intel_limits_g4x_sdvo = { |
044c7c41 ML |
400 | .dot = { .min = G4X_DOT_SDVO_MIN, .max = G4X_DOT_SDVO_MAX }, |
401 | .vco = { .min = G4X_VCO_MIN, .max = G4X_VCO_MAX}, | |
402 | .n = { .min = G4X_N_SDVO_MIN, .max = G4X_N_SDVO_MAX }, | |
403 | .m = { .min = G4X_M_SDVO_MIN, .max = G4X_M_SDVO_MAX }, | |
404 | .m1 = { .min = G4X_M1_SDVO_MIN, .max = G4X_M1_SDVO_MAX }, | |
405 | .m2 = { .min = G4X_M2_SDVO_MIN, .max = G4X_M2_SDVO_MAX }, | |
406 | .p = { .min = G4X_P_SDVO_MIN, .max = G4X_P_SDVO_MAX }, | |
407 | .p1 = { .min = G4X_P1_SDVO_MIN, .max = G4X_P1_SDVO_MAX}, | |
408 | .p2 = { .dot_limit = G4X_P2_SDVO_LIMIT, | |
409 | .p2_slow = G4X_P2_SDVO_SLOW, | |
410 | .p2_fast = G4X_P2_SDVO_FAST | |
411 | }, | |
d4906093 | 412 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
413 | }; |
414 | ||
415 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
044c7c41 ML |
416 | .dot = { .min = G4X_DOT_HDMI_DAC_MIN, .max = G4X_DOT_HDMI_DAC_MAX }, |
417 | .vco = { .min = G4X_VCO_MIN, .max = G4X_VCO_MAX}, | |
418 | .n = { .min = G4X_N_HDMI_DAC_MIN, .max = G4X_N_HDMI_DAC_MAX }, | |
419 | .m = { .min = G4X_M_HDMI_DAC_MIN, .max = G4X_M_HDMI_DAC_MAX }, | |
420 | .m1 = { .min = G4X_M1_HDMI_DAC_MIN, .max = G4X_M1_HDMI_DAC_MAX }, | |
421 | .m2 = { .min = G4X_M2_HDMI_DAC_MIN, .max = G4X_M2_HDMI_DAC_MAX }, | |
422 | .p = { .min = G4X_P_HDMI_DAC_MIN, .max = G4X_P_HDMI_DAC_MAX }, | |
423 | .p1 = { .min = G4X_P1_HDMI_DAC_MIN, .max = G4X_P1_HDMI_DAC_MAX}, | |
424 | .p2 = { .dot_limit = G4X_P2_HDMI_DAC_LIMIT, | |
425 | .p2_slow = G4X_P2_HDMI_DAC_SLOW, | |
426 | .p2_fast = G4X_P2_HDMI_DAC_FAST | |
427 | }, | |
d4906093 | 428 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
429 | }; |
430 | ||
431 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
044c7c41 ML |
432 | .dot = { .min = G4X_DOT_SINGLE_CHANNEL_LVDS_MIN, |
433 | .max = G4X_DOT_SINGLE_CHANNEL_LVDS_MAX }, | |
434 | .vco = { .min = G4X_VCO_MIN, | |
435 | .max = G4X_VCO_MAX }, | |
436 | .n = { .min = G4X_N_SINGLE_CHANNEL_LVDS_MIN, | |
437 | .max = G4X_N_SINGLE_CHANNEL_LVDS_MAX }, | |
438 | .m = { .min = G4X_M_SINGLE_CHANNEL_LVDS_MIN, | |
439 | .max = G4X_M_SINGLE_CHANNEL_LVDS_MAX }, | |
440 | .m1 = { .min = G4X_M1_SINGLE_CHANNEL_LVDS_MIN, | |
441 | .max = G4X_M1_SINGLE_CHANNEL_LVDS_MAX }, | |
442 | .m2 = { .min = G4X_M2_SINGLE_CHANNEL_LVDS_MIN, | |
443 | .max = G4X_M2_SINGLE_CHANNEL_LVDS_MAX }, | |
444 | .p = { .min = G4X_P_SINGLE_CHANNEL_LVDS_MIN, | |
445 | .max = G4X_P_SINGLE_CHANNEL_LVDS_MAX }, | |
446 | .p1 = { .min = G4X_P1_SINGLE_CHANNEL_LVDS_MIN, | |
447 | .max = G4X_P1_SINGLE_CHANNEL_LVDS_MAX }, | |
448 | .p2 = { .dot_limit = G4X_P2_SINGLE_CHANNEL_LVDS_LIMIT, | |
449 | .p2_slow = G4X_P2_SINGLE_CHANNEL_LVDS_SLOW, | |
450 | .p2_fast = G4X_P2_SINGLE_CHANNEL_LVDS_FAST | |
451 | }, | |
d4906093 | 452 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
453 | }; |
454 | ||
455 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
044c7c41 ML |
456 | .dot = { .min = G4X_DOT_DUAL_CHANNEL_LVDS_MIN, |
457 | .max = G4X_DOT_DUAL_CHANNEL_LVDS_MAX }, | |
458 | .vco = { .min = G4X_VCO_MIN, | |
459 | .max = G4X_VCO_MAX }, | |
460 | .n = { .min = G4X_N_DUAL_CHANNEL_LVDS_MIN, | |
461 | .max = G4X_N_DUAL_CHANNEL_LVDS_MAX }, | |
462 | .m = { .min = G4X_M_DUAL_CHANNEL_LVDS_MIN, | |
463 | .max = G4X_M_DUAL_CHANNEL_LVDS_MAX }, | |
464 | .m1 = { .min = G4X_M1_DUAL_CHANNEL_LVDS_MIN, | |
465 | .max = G4X_M1_DUAL_CHANNEL_LVDS_MAX }, | |
466 | .m2 = { .min = G4X_M2_DUAL_CHANNEL_LVDS_MIN, | |
467 | .max = G4X_M2_DUAL_CHANNEL_LVDS_MAX }, | |
468 | .p = { .min = G4X_P_DUAL_CHANNEL_LVDS_MIN, | |
469 | .max = G4X_P_DUAL_CHANNEL_LVDS_MAX }, | |
470 | .p1 = { .min = G4X_P1_DUAL_CHANNEL_LVDS_MIN, | |
471 | .max = G4X_P1_DUAL_CHANNEL_LVDS_MAX }, | |
472 | .p2 = { .dot_limit = G4X_P2_DUAL_CHANNEL_LVDS_LIMIT, | |
473 | .p2_slow = G4X_P2_DUAL_CHANNEL_LVDS_SLOW, | |
474 | .p2_fast = G4X_P2_DUAL_CHANNEL_LVDS_FAST | |
475 | }, | |
d4906093 | 476 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
477 | }; |
478 | ||
479 | static const intel_limit_t intel_limits_g4x_display_port = { | |
a4fc5ed6 KP |
480 | .dot = { .min = G4X_DOT_DISPLAY_PORT_MIN, |
481 | .max = G4X_DOT_DISPLAY_PORT_MAX }, | |
482 | .vco = { .min = G4X_VCO_MIN, | |
483 | .max = G4X_VCO_MAX}, | |
484 | .n = { .min = G4X_N_DISPLAY_PORT_MIN, | |
485 | .max = G4X_N_DISPLAY_PORT_MAX }, | |
486 | .m = { .min = G4X_M_DISPLAY_PORT_MIN, | |
487 | .max = G4X_M_DISPLAY_PORT_MAX }, | |
488 | .m1 = { .min = G4X_M1_DISPLAY_PORT_MIN, | |
489 | .max = G4X_M1_DISPLAY_PORT_MAX }, | |
490 | .m2 = { .min = G4X_M2_DISPLAY_PORT_MIN, | |
491 | .max = G4X_M2_DISPLAY_PORT_MAX }, | |
492 | .p = { .min = G4X_P_DISPLAY_PORT_MIN, | |
493 | .max = G4X_P_DISPLAY_PORT_MAX }, | |
494 | .p1 = { .min = G4X_P1_DISPLAY_PORT_MIN, | |
495 | .max = G4X_P1_DISPLAY_PORT_MAX}, | |
496 | .p2 = { .dot_limit = G4X_P2_DISPLAY_PORT_LIMIT, | |
497 | .p2_slow = G4X_P2_DISPLAY_PORT_SLOW, | |
498 | .p2_fast = G4X_P2_DISPLAY_PORT_FAST }, | |
499 | .find_pll = intel_find_pll_g4x_dp, | |
e4b36699 KP |
500 | }; |
501 | ||
f2b115e6 | 502 | static const intel_limit_t intel_limits_pineview_sdvo = { |
2177832f | 503 | .dot = { .min = I9XX_DOT_MIN, .max = I9XX_DOT_MAX}, |
f2b115e6 AJ |
504 | .vco = { .min = PINEVIEW_VCO_MIN, .max = PINEVIEW_VCO_MAX }, |
505 | .n = { .min = PINEVIEW_N_MIN, .max = PINEVIEW_N_MAX }, | |
506 | .m = { .min = PINEVIEW_M_MIN, .max = PINEVIEW_M_MAX }, | |
507 | .m1 = { .min = PINEVIEW_M1_MIN, .max = PINEVIEW_M1_MAX }, | |
508 | .m2 = { .min = PINEVIEW_M2_MIN, .max = PINEVIEW_M2_MAX }, | |
2177832f SL |
509 | .p = { .min = I9XX_P_SDVO_DAC_MIN, .max = I9XX_P_SDVO_DAC_MAX }, |
510 | .p1 = { .min = I9XX_P1_MIN, .max = I9XX_P1_MAX }, | |
511 | .p2 = { .dot_limit = I9XX_P2_SDVO_DAC_SLOW_LIMIT, | |
512 | .p2_slow = I9XX_P2_SDVO_DAC_SLOW, .p2_fast = I9XX_P2_SDVO_DAC_FAST }, | |
6115707b | 513 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
514 | }; |
515 | ||
f2b115e6 | 516 | static const intel_limit_t intel_limits_pineview_lvds = { |
2177832f | 517 | .dot = { .min = I9XX_DOT_MIN, .max = I9XX_DOT_MAX }, |
f2b115e6 AJ |
518 | .vco = { .min = PINEVIEW_VCO_MIN, .max = PINEVIEW_VCO_MAX }, |
519 | .n = { .min = PINEVIEW_N_MIN, .max = PINEVIEW_N_MAX }, | |
520 | .m = { .min = PINEVIEW_M_MIN, .max = PINEVIEW_M_MAX }, | |
521 | .m1 = { .min = PINEVIEW_M1_MIN, .max = PINEVIEW_M1_MAX }, | |
522 | .m2 = { .min = PINEVIEW_M2_MIN, .max = PINEVIEW_M2_MAX }, | |
523 | .p = { .min = PINEVIEW_P_LVDS_MIN, .max = PINEVIEW_P_LVDS_MAX }, | |
2177832f | 524 | .p1 = { .min = I9XX_P1_MIN, .max = I9XX_P1_MAX }, |
f2b115e6 | 525 | /* Pineview only supports single-channel mode. */ |
2177832f SL |
526 | .p2 = { .dot_limit = I9XX_P2_LVDS_SLOW_LIMIT, |
527 | .p2_slow = I9XX_P2_LVDS_SLOW, .p2_fast = I9XX_P2_LVDS_SLOW }, | |
6115707b | 528 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
529 | }; |
530 | ||
b91ad0ec | 531 | static const intel_limit_t intel_limits_ironlake_dac = { |
f2b115e6 AJ |
532 | .dot = { .min = IRONLAKE_DOT_MIN, .max = IRONLAKE_DOT_MAX }, |
533 | .vco = { .min = IRONLAKE_VCO_MIN, .max = IRONLAKE_VCO_MAX }, | |
b91ad0ec ZW |
534 | .n = { .min = IRONLAKE_DAC_N_MIN, .max = IRONLAKE_DAC_N_MAX }, |
535 | .m = { .min = IRONLAKE_DAC_M_MIN, .max = IRONLAKE_DAC_M_MAX }, | |
f2b115e6 AJ |
536 | .m1 = { .min = IRONLAKE_M1_MIN, .max = IRONLAKE_M1_MAX }, |
537 | .m2 = { .min = IRONLAKE_M2_MIN, .max = IRONLAKE_M2_MAX }, | |
b91ad0ec ZW |
538 | .p = { .min = IRONLAKE_DAC_P_MIN, .max = IRONLAKE_DAC_P_MAX }, |
539 | .p1 = { .min = IRONLAKE_DAC_P1_MIN, .max = IRONLAKE_DAC_P1_MAX }, | |
f2b115e6 | 540 | .p2 = { .dot_limit = IRONLAKE_P2_DOT_LIMIT, |
b91ad0ec ZW |
541 | .p2_slow = IRONLAKE_DAC_P2_SLOW, |
542 | .p2_fast = IRONLAKE_DAC_P2_FAST }, | |
4547668a | 543 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
544 | }; |
545 | ||
b91ad0ec | 546 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
f2b115e6 AJ |
547 | .dot = { .min = IRONLAKE_DOT_MIN, .max = IRONLAKE_DOT_MAX }, |
548 | .vco = { .min = IRONLAKE_VCO_MIN, .max = IRONLAKE_VCO_MAX }, | |
b91ad0ec ZW |
549 | .n = { .min = IRONLAKE_LVDS_S_N_MIN, .max = IRONLAKE_LVDS_S_N_MAX }, |
550 | .m = { .min = IRONLAKE_LVDS_S_M_MIN, .max = IRONLAKE_LVDS_S_M_MAX }, | |
f2b115e6 AJ |
551 | .m1 = { .min = IRONLAKE_M1_MIN, .max = IRONLAKE_M1_MAX }, |
552 | .m2 = { .min = IRONLAKE_M2_MIN, .max = IRONLAKE_M2_MAX }, | |
b91ad0ec ZW |
553 | .p = { .min = IRONLAKE_LVDS_S_P_MIN, .max = IRONLAKE_LVDS_S_P_MAX }, |
554 | .p1 = { .min = IRONLAKE_LVDS_S_P1_MIN, .max = IRONLAKE_LVDS_S_P1_MAX }, | |
f2b115e6 | 555 | .p2 = { .dot_limit = IRONLAKE_P2_DOT_LIMIT, |
b91ad0ec ZW |
556 | .p2_slow = IRONLAKE_LVDS_S_P2_SLOW, |
557 | .p2_fast = IRONLAKE_LVDS_S_P2_FAST }, | |
558 | .find_pll = intel_g4x_find_best_PLL, | |
559 | }; | |
560 | ||
561 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
562 | .dot = { .min = IRONLAKE_DOT_MIN, .max = IRONLAKE_DOT_MAX }, | |
563 | .vco = { .min = IRONLAKE_VCO_MIN, .max = IRONLAKE_VCO_MAX }, | |
564 | .n = { .min = IRONLAKE_LVDS_D_N_MIN, .max = IRONLAKE_LVDS_D_N_MAX }, | |
565 | .m = { .min = IRONLAKE_LVDS_D_M_MIN, .max = IRONLAKE_LVDS_D_M_MAX }, | |
566 | .m1 = { .min = IRONLAKE_M1_MIN, .max = IRONLAKE_M1_MAX }, | |
567 | .m2 = { .min = IRONLAKE_M2_MIN, .max = IRONLAKE_M2_MAX }, | |
568 | .p = { .min = IRONLAKE_LVDS_D_P_MIN, .max = IRONLAKE_LVDS_D_P_MAX }, | |
569 | .p1 = { .min = IRONLAKE_LVDS_D_P1_MIN, .max = IRONLAKE_LVDS_D_P1_MAX }, | |
570 | .p2 = { .dot_limit = IRONLAKE_P2_DOT_LIMIT, | |
571 | .p2_slow = IRONLAKE_LVDS_D_P2_SLOW, | |
572 | .p2_fast = IRONLAKE_LVDS_D_P2_FAST }, | |
573 | .find_pll = intel_g4x_find_best_PLL, | |
574 | }; | |
575 | ||
576 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { | |
577 | .dot = { .min = IRONLAKE_DOT_MIN, .max = IRONLAKE_DOT_MAX }, | |
578 | .vco = { .min = IRONLAKE_VCO_MIN, .max = IRONLAKE_VCO_MAX }, | |
579 | .n = { .min = IRONLAKE_LVDS_S_SSC_N_MIN, .max = IRONLAKE_LVDS_S_SSC_N_MAX }, | |
580 | .m = { .min = IRONLAKE_LVDS_S_SSC_M_MIN, .max = IRONLAKE_LVDS_S_SSC_M_MAX }, | |
581 | .m1 = { .min = IRONLAKE_M1_MIN, .max = IRONLAKE_M1_MAX }, | |
582 | .m2 = { .min = IRONLAKE_M2_MIN, .max = IRONLAKE_M2_MAX }, | |
583 | .p = { .min = IRONLAKE_LVDS_S_SSC_P_MIN, .max = IRONLAKE_LVDS_S_SSC_P_MAX }, | |
584 | .p1 = { .min = IRONLAKE_LVDS_S_SSC_P1_MIN,.max = IRONLAKE_LVDS_S_SSC_P1_MAX }, | |
585 | .p2 = { .dot_limit = IRONLAKE_P2_DOT_LIMIT, | |
586 | .p2_slow = IRONLAKE_LVDS_S_SSC_P2_SLOW, | |
587 | .p2_fast = IRONLAKE_LVDS_S_SSC_P2_FAST }, | |
588 | .find_pll = intel_g4x_find_best_PLL, | |
589 | }; | |
590 | ||
591 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
592 | .dot = { .min = IRONLAKE_DOT_MIN, .max = IRONLAKE_DOT_MAX }, | |
593 | .vco = { .min = IRONLAKE_VCO_MIN, .max = IRONLAKE_VCO_MAX }, | |
594 | .n = { .min = IRONLAKE_LVDS_D_SSC_N_MIN, .max = IRONLAKE_LVDS_D_SSC_N_MAX }, | |
595 | .m = { .min = IRONLAKE_LVDS_D_SSC_M_MIN, .max = IRONLAKE_LVDS_D_SSC_M_MAX }, | |
596 | .m1 = { .min = IRONLAKE_M1_MIN, .max = IRONLAKE_M1_MAX }, | |
597 | .m2 = { .min = IRONLAKE_M2_MIN, .max = IRONLAKE_M2_MAX }, | |
598 | .p = { .min = IRONLAKE_LVDS_D_SSC_P_MIN, .max = IRONLAKE_LVDS_D_SSC_P_MAX }, | |
599 | .p1 = { .min = IRONLAKE_LVDS_D_SSC_P1_MIN,.max = IRONLAKE_LVDS_D_SSC_P1_MAX }, | |
600 | .p2 = { .dot_limit = IRONLAKE_P2_DOT_LIMIT, | |
601 | .p2_slow = IRONLAKE_LVDS_D_SSC_P2_SLOW, | |
602 | .p2_fast = IRONLAKE_LVDS_D_SSC_P2_FAST }, | |
4547668a ZY |
603 | .find_pll = intel_g4x_find_best_PLL, |
604 | }; | |
605 | ||
606 | static const intel_limit_t intel_limits_ironlake_display_port = { | |
607 | .dot = { .min = IRONLAKE_DOT_MIN, | |
608 | .max = IRONLAKE_DOT_MAX }, | |
609 | .vco = { .min = IRONLAKE_VCO_MIN, | |
610 | .max = IRONLAKE_VCO_MAX}, | |
b91ad0ec ZW |
611 | .n = { .min = IRONLAKE_DP_N_MIN, |
612 | .max = IRONLAKE_DP_N_MAX }, | |
613 | .m = { .min = IRONLAKE_DP_M_MIN, | |
614 | .max = IRONLAKE_DP_M_MAX }, | |
4547668a ZY |
615 | .m1 = { .min = IRONLAKE_M1_MIN, |
616 | .max = IRONLAKE_M1_MAX }, | |
617 | .m2 = { .min = IRONLAKE_M2_MIN, | |
618 | .max = IRONLAKE_M2_MAX }, | |
b91ad0ec ZW |
619 | .p = { .min = IRONLAKE_DP_P_MIN, |
620 | .max = IRONLAKE_DP_P_MAX }, | |
621 | .p1 = { .min = IRONLAKE_DP_P1_MIN, | |
622 | .max = IRONLAKE_DP_P1_MAX}, | |
623 | .p2 = { .dot_limit = IRONLAKE_DP_P2_LIMIT, | |
624 | .p2_slow = IRONLAKE_DP_P2_SLOW, | |
625 | .p2_fast = IRONLAKE_DP_P2_FAST }, | |
4547668a | 626 | .find_pll = intel_find_pll_ironlake_dp, |
79e53945 JB |
627 | }; |
628 | ||
f2b115e6 | 629 | static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc) |
2c07245f | 630 | { |
b91ad0ec ZW |
631 | struct drm_device *dev = crtc->dev; |
632 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2c07245f | 633 | const intel_limit_t *limit; |
b91ad0ec ZW |
634 | int refclk = 120; |
635 | ||
636 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
637 | if (dev_priv->lvds_use_ssc && dev_priv->lvds_ssc_freq == 100) | |
638 | refclk = 100; | |
639 | ||
640 | if ((I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == | |
641 | LVDS_CLKB_POWER_UP) { | |
642 | /* LVDS dual channel */ | |
643 | if (refclk == 100) | |
644 | limit = &intel_limits_ironlake_dual_lvds_100m; | |
645 | else | |
646 | limit = &intel_limits_ironlake_dual_lvds; | |
647 | } else { | |
648 | if (refclk == 100) | |
649 | limit = &intel_limits_ironlake_single_lvds_100m; | |
650 | else | |
651 | limit = &intel_limits_ironlake_single_lvds; | |
652 | } | |
653 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || | |
4547668a ZY |
654 | HAS_eDP) |
655 | limit = &intel_limits_ironlake_display_port; | |
2c07245f | 656 | else |
b91ad0ec | 657 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
658 | |
659 | return limit; | |
660 | } | |
661 | ||
044c7c41 ML |
662 | static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc) |
663 | { | |
664 | struct drm_device *dev = crtc->dev; | |
665 | struct drm_i915_private *dev_priv = dev->dev_private; | |
666 | const intel_limit_t *limit; | |
667 | ||
668 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
669 | if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) == | |
670 | LVDS_CLKB_POWER_UP) | |
671 | /* LVDS with dual channel */ | |
e4b36699 | 672 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 ML |
673 | else |
674 | /* LVDS with dual channel */ | |
e4b36699 | 675 | limit = &intel_limits_g4x_single_channel_lvds; |
044c7c41 ML |
676 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) || |
677 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 678 | limit = &intel_limits_g4x_hdmi; |
044c7c41 | 679 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 680 | limit = &intel_limits_g4x_sdvo; |
a4fc5ed6 | 681 | } else if (intel_pipe_has_type (crtc, INTEL_OUTPUT_DISPLAYPORT)) { |
e4b36699 | 682 | limit = &intel_limits_g4x_display_port; |
044c7c41 | 683 | } else /* The option is for other outputs */ |
e4b36699 | 684 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
685 | |
686 | return limit; | |
687 | } | |
688 | ||
79e53945 JB |
689 | static const intel_limit_t *intel_limit(struct drm_crtc *crtc) |
690 | { | |
691 | struct drm_device *dev = crtc->dev; | |
692 | const intel_limit_t *limit; | |
693 | ||
bad720ff | 694 | if (HAS_PCH_SPLIT(dev)) |
f2b115e6 | 695 | limit = intel_ironlake_limit(crtc); |
2c07245f | 696 | else if (IS_G4X(dev)) { |
044c7c41 | 697 | limit = intel_g4x_limit(crtc); |
f2b115e6 | 698 | } else if (IS_I9XX(dev) && !IS_PINEVIEW(dev)) { |
79e53945 | 699 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) |
e4b36699 | 700 | limit = &intel_limits_i9xx_lvds; |
79e53945 | 701 | else |
e4b36699 | 702 | limit = &intel_limits_i9xx_sdvo; |
f2b115e6 | 703 | } else if (IS_PINEVIEW(dev)) { |
2177832f | 704 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 705 | limit = &intel_limits_pineview_lvds; |
2177832f | 706 | else |
f2b115e6 | 707 | limit = &intel_limits_pineview_sdvo; |
79e53945 JB |
708 | } else { |
709 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
e4b36699 | 710 | limit = &intel_limits_i8xx_lvds; |
79e53945 | 711 | else |
e4b36699 | 712 | limit = &intel_limits_i8xx_dvo; |
79e53945 JB |
713 | } |
714 | return limit; | |
715 | } | |
716 | ||
f2b115e6 AJ |
717 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
718 | static void pineview_clock(int refclk, intel_clock_t *clock) | |
79e53945 | 719 | { |
2177832f SL |
720 | clock->m = clock->m2 + 2; |
721 | clock->p = clock->p1 * clock->p2; | |
722 | clock->vco = refclk * clock->m / clock->n; | |
723 | clock->dot = clock->vco / clock->p; | |
724 | } | |
725 | ||
726 | static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock) | |
727 | { | |
f2b115e6 AJ |
728 | if (IS_PINEVIEW(dev)) { |
729 | pineview_clock(refclk, clock); | |
2177832f SL |
730 | return; |
731 | } | |
79e53945 JB |
732 | clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2); |
733 | clock->p = clock->p1 * clock->p2; | |
734 | clock->vco = refclk * clock->m / (clock->n + 2); | |
735 | clock->dot = clock->vco / clock->p; | |
736 | } | |
737 | ||
79e53945 JB |
738 | /** |
739 | * Returns whether any output on the specified pipe is of the specified type | |
740 | */ | |
741 | bool intel_pipe_has_type (struct drm_crtc *crtc, int type) | |
742 | { | |
743 | struct drm_device *dev = crtc->dev; | |
744 | struct drm_mode_config *mode_config = &dev->mode_config; | |
c5e4df33 | 745 | struct drm_encoder *l_entry; |
79e53945 | 746 | |
c5e4df33 ZW |
747 | list_for_each_entry(l_entry, &mode_config->encoder_list, head) { |
748 | if (l_entry && l_entry->crtc == crtc) { | |
749 | struct intel_encoder *intel_encoder = enc_to_intel_encoder(l_entry); | |
21d40d37 | 750 | if (intel_encoder->type == type) |
79e53945 JB |
751 | return true; |
752 | } | |
753 | } | |
754 | return false; | |
755 | } | |
756 | ||
7c04d1d9 | 757 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
758 | /** |
759 | * Returns whether the given set of divisors are valid for a given refclk with | |
760 | * the given connectors. | |
761 | */ | |
762 | ||
763 | static bool intel_PLL_is_valid(struct drm_crtc *crtc, intel_clock_t *clock) | |
764 | { | |
765 | const intel_limit_t *limit = intel_limit (crtc); | |
2177832f | 766 | struct drm_device *dev = crtc->dev; |
79e53945 JB |
767 | |
768 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) | |
769 | INTELPllInvalid ("p1 out of range\n"); | |
770 | if (clock->p < limit->p.min || limit->p.max < clock->p) | |
771 | INTELPllInvalid ("p out of range\n"); | |
772 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) | |
773 | INTELPllInvalid ("m2 out of range\n"); | |
774 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) | |
775 | INTELPllInvalid ("m1 out of range\n"); | |
f2b115e6 | 776 | if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev)) |
79e53945 JB |
777 | INTELPllInvalid ("m1 <= m2\n"); |
778 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
779 | INTELPllInvalid ("m out of range\n"); | |
780 | if (clock->n < limit->n.min || limit->n.max < clock->n) | |
781 | INTELPllInvalid ("n out of range\n"); | |
782 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) | |
783 | INTELPllInvalid ("vco out of range\n"); | |
784 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, | |
785 | * connector, etc., rather than just a single range. | |
786 | */ | |
787 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
788 | INTELPllInvalid ("dot out of range\n"); | |
789 | ||
790 | return true; | |
791 | } | |
792 | ||
d4906093 ML |
793 | static bool |
794 | intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
795 | int target, int refclk, intel_clock_t *best_clock) | |
796 | ||
79e53945 JB |
797 | { |
798 | struct drm_device *dev = crtc->dev; | |
799 | struct drm_i915_private *dev_priv = dev->dev_private; | |
800 | intel_clock_t clock; | |
79e53945 JB |
801 | int err = target; |
802 | ||
bc5e5718 | 803 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && |
832cc28d | 804 | (I915_READ(LVDS)) != 0) { |
79e53945 JB |
805 | /* |
806 | * For LVDS, if the panel is on, just rely on its current | |
807 | * settings for dual-channel. We haven't figured out how to | |
808 | * reliably set up different single/dual channel state, if we | |
809 | * even can. | |
810 | */ | |
811 | if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) == | |
812 | LVDS_CLKB_POWER_UP) | |
813 | clock.p2 = limit->p2.p2_fast; | |
814 | else | |
815 | clock.p2 = limit->p2.p2_slow; | |
816 | } else { | |
817 | if (target < limit->p2.dot_limit) | |
818 | clock.p2 = limit->p2.p2_slow; | |
819 | else | |
820 | clock.p2 = limit->p2.p2_fast; | |
821 | } | |
822 | ||
823 | memset (best_clock, 0, sizeof (*best_clock)); | |
824 | ||
42158660 ZY |
825 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
826 | clock.m1++) { | |
827 | for (clock.m2 = limit->m2.min; | |
828 | clock.m2 <= limit->m2.max; clock.m2++) { | |
f2b115e6 AJ |
829 | /* m1 is always 0 in Pineview */ |
830 | if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev)) | |
42158660 ZY |
831 | break; |
832 | for (clock.n = limit->n.min; | |
833 | clock.n <= limit->n.max; clock.n++) { | |
834 | for (clock.p1 = limit->p1.min; | |
835 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
836 | int this_err; |
837 | ||
2177832f | 838 | intel_clock(dev, refclk, &clock); |
79e53945 JB |
839 | |
840 | if (!intel_PLL_is_valid(crtc, &clock)) | |
841 | continue; | |
842 | ||
843 | this_err = abs(clock.dot - target); | |
844 | if (this_err < err) { | |
845 | *best_clock = clock; | |
846 | err = this_err; | |
847 | } | |
848 | } | |
849 | } | |
850 | } | |
851 | } | |
852 | ||
853 | return (err != target); | |
854 | } | |
855 | ||
d4906093 ML |
856 | static bool |
857 | intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
858 | int target, int refclk, intel_clock_t *best_clock) | |
859 | { | |
860 | struct drm_device *dev = crtc->dev; | |
861 | struct drm_i915_private *dev_priv = dev->dev_private; | |
862 | intel_clock_t clock; | |
863 | int max_n; | |
864 | bool found; | |
865 | /* approximately equals target * 0.00488 */ | |
866 | int err_most = (target >> 8) + (target >> 10); | |
867 | found = false; | |
868 | ||
869 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
4547668a ZY |
870 | int lvds_reg; |
871 | ||
c619eed4 | 872 | if (HAS_PCH_SPLIT(dev)) |
4547668a ZY |
873 | lvds_reg = PCH_LVDS; |
874 | else | |
875 | lvds_reg = LVDS; | |
876 | if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) == | |
d4906093 ML |
877 | LVDS_CLKB_POWER_UP) |
878 | clock.p2 = limit->p2.p2_fast; | |
879 | else | |
880 | clock.p2 = limit->p2.p2_slow; | |
881 | } else { | |
882 | if (target < limit->p2.dot_limit) | |
883 | clock.p2 = limit->p2.p2_slow; | |
884 | else | |
885 | clock.p2 = limit->p2.p2_fast; | |
886 | } | |
887 | ||
888 | memset(best_clock, 0, sizeof(*best_clock)); | |
889 | max_n = limit->n.max; | |
f77f13e2 | 890 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 891 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 892 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
893 | for (clock.m1 = limit->m1.max; |
894 | clock.m1 >= limit->m1.min; clock.m1--) { | |
895 | for (clock.m2 = limit->m2.max; | |
896 | clock.m2 >= limit->m2.min; clock.m2--) { | |
897 | for (clock.p1 = limit->p1.max; | |
898 | clock.p1 >= limit->p1.min; clock.p1--) { | |
899 | int this_err; | |
900 | ||
2177832f | 901 | intel_clock(dev, refclk, &clock); |
d4906093 ML |
902 | if (!intel_PLL_is_valid(crtc, &clock)) |
903 | continue; | |
904 | this_err = abs(clock.dot - target) ; | |
905 | if (this_err < err_most) { | |
906 | *best_clock = clock; | |
907 | err_most = this_err; | |
908 | max_n = clock.n; | |
909 | found = true; | |
910 | } | |
911 | } | |
912 | } | |
913 | } | |
914 | } | |
2c07245f ZW |
915 | return found; |
916 | } | |
917 | ||
5eb08b69 | 918 | static bool |
f2b115e6 AJ |
919 | intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc, |
920 | int target, int refclk, intel_clock_t *best_clock) | |
5eb08b69 ZW |
921 | { |
922 | struct drm_device *dev = crtc->dev; | |
923 | intel_clock_t clock; | |
4547668a ZY |
924 | |
925 | /* return directly when it is eDP */ | |
926 | if (HAS_eDP) | |
927 | return true; | |
928 | ||
5eb08b69 ZW |
929 | if (target < 200000) { |
930 | clock.n = 1; | |
931 | clock.p1 = 2; | |
932 | clock.p2 = 10; | |
933 | clock.m1 = 12; | |
934 | clock.m2 = 9; | |
935 | } else { | |
936 | clock.n = 2; | |
937 | clock.p1 = 1; | |
938 | clock.p2 = 10; | |
939 | clock.m1 = 14; | |
940 | clock.m2 = 8; | |
941 | } | |
942 | intel_clock(dev, refclk, &clock); | |
943 | memcpy(best_clock, &clock, sizeof(intel_clock_t)); | |
944 | return true; | |
945 | } | |
946 | ||
a4fc5ed6 KP |
947 | /* DisplayPort has only two frequencies, 162MHz and 270MHz */ |
948 | static bool | |
949 | intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc, | |
950 | int target, int refclk, intel_clock_t *best_clock) | |
951 | { | |
952 | intel_clock_t clock; | |
953 | if (target < 200000) { | |
a4fc5ed6 KP |
954 | clock.p1 = 2; |
955 | clock.p2 = 10; | |
b3d25495 KP |
956 | clock.n = 2; |
957 | clock.m1 = 23; | |
958 | clock.m2 = 8; | |
a4fc5ed6 | 959 | } else { |
a4fc5ed6 KP |
960 | clock.p1 = 1; |
961 | clock.p2 = 10; | |
b3d25495 KP |
962 | clock.n = 1; |
963 | clock.m1 = 14; | |
964 | clock.m2 = 2; | |
a4fc5ed6 | 965 | } |
b3d25495 KP |
966 | clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2); |
967 | clock.p = (clock.p1 * clock.p2); | |
968 | clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p; | |
fe798b97 | 969 | clock.vco = 0; |
a4fc5ed6 KP |
970 | memcpy(best_clock, &clock, sizeof(intel_clock_t)); |
971 | return true; | |
972 | } | |
973 | ||
79e53945 JB |
974 | void |
975 | intel_wait_for_vblank(struct drm_device *dev) | |
976 | { | |
977 | /* Wait for 20ms, i.e. one cycle at 50hz. */ | |
311089d3 | 978 | msleep(20); |
79e53945 JB |
979 | } |
980 | ||
80824003 JB |
981 | /* Parameters have changed, update FBC info */ |
982 | static void i8xx_enable_fbc(struct drm_crtc *crtc, unsigned long interval) | |
983 | { | |
984 | struct drm_device *dev = crtc->dev; | |
985 | struct drm_i915_private *dev_priv = dev->dev_private; | |
986 | struct drm_framebuffer *fb = crtc->fb; | |
987 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
23010e43 | 988 | struct drm_i915_gem_object *obj_priv = to_intel_bo(intel_fb->obj); |
80824003 JB |
989 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
990 | int plane, i; | |
991 | u32 fbc_ctl, fbc_ctl2; | |
992 | ||
993 | dev_priv->cfb_pitch = dev_priv->cfb_size / FBC_LL_SIZE; | |
994 | ||
995 | if (fb->pitch < dev_priv->cfb_pitch) | |
996 | dev_priv->cfb_pitch = fb->pitch; | |
997 | ||
998 | /* FBC_CTL wants 64B units */ | |
999 | dev_priv->cfb_pitch = (dev_priv->cfb_pitch / 64) - 1; | |
1000 | dev_priv->cfb_fence = obj_priv->fence_reg; | |
1001 | dev_priv->cfb_plane = intel_crtc->plane; | |
1002 | plane = dev_priv->cfb_plane == 0 ? FBC_CTL_PLANEA : FBC_CTL_PLANEB; | |
1003 | ||
1004 | /* Clear old tags */ | |
1005 | for (i = 0; i < (FBC_LL_SIZE / 32) + 1; i++) | |
1006 | I915_WRITE(FBC_TAG + (i * 4), 0); | |
1007 | ||
1008 | /* Set it up... */ | |
1009 | fbc_ctl2 = FBC_CTL_FENCE_DBL | FBC_CTL_IDLE_IMM | plane; | |
1010 | if (obj_priv->tiling_mode != I915_TILING_NONE) | |
1011 | fbc_ctl2 |= FBC_CTL_CPU_FENCE; | |
1012 | I915_WRITE(FBC_CONTROL2, fbc_ctl2); | |
1013 | I915_WRITE(FBC_FENCE_OFF, crtc->y); | |
1014 | ||
1015 | /* enable it... */ | |
1016 | fbc_ctl = FBC_CTL_EN | FBC_CTL_PERIODIC; | |
ee25df2b | 1017 | if (IS_I945GM(dev)) |
49677901 | 1018 | fbc_ctl |= FBC_CTL_C3_IDLE; /* 945 needs special SR handling */ |
80824003 JB |
1019 | fbc_ctl |= (dev_priv->cfb_pitch & 0xff) << FBC_CTL_STRIDE_SHIFT; |
1020 | fbc_ctl |= (interval & 0x2fff) << FBC_CTL_INTERVAL_SHIFT; | |
1021 | if (obj_priv->tiling_mode != I915_TILING_NONE) | |
1022 | fbc_ctl |= dev_priv->cfb_fence; | |
1023 | I915_WRITE(FBC_CONTROL, fbc_ctl); | |
1024 | ||
28c97730 | 1025 | DRM_DEBUG_KMS("enabled FBC, pitch %ld, yoff %d, plane %d, ", |
80824003 JB |
1026 | dev_priv->cfb_pitch, crtc->y, dev_priv->cfb_plane); |
1027 | } | |
1028 | ||
1029 | void i8xx_disable_fbc(struct drm_device *dev) | |
1030 | { | |
1031 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9517a92f | 1032 | unsigned long timeout = jiffies + msecs_to_jiffies(1); |
80824003 JB |
1033 | u32 fbc_ctl; |
1034 | ||
c1a1cdc1 JB |
1035 | if (!I915_HAS_FBC(dev)) |
1036 | return; | |
1037 | ||
9517a92f JB |
1038 | if (!(I915_READ(FBC_CONTROL) & FBC_CTL_EN)) |
1039 | return; /* Already off, just return */ | |
1040 | ||
80824003 JB |
1041 | /* Disable compression */ |
1042 | fbc_ctl = I915_READ(FBC_CONTROL); | |
1043 | fbc_ctl &= ~FBC_CTL_EN; | |
1044 | I915_WRITE(FBC_CONTROL, fbc_ctl); | |
1045 | ||
1046 | /* Wait for compressing bit to clear */ | |
9517a92f JB |
1047 | while (I915_READ(FBC_STATUS) & FBC_STAT_COMPRESSING) { |
1048 | if (time_after(jiffies, timeout)) { | |
1049 | DRM_DEBUG_DRIVER("FBC idle timed out\n"); | |
1050 | break; | |
1051 | } | |
1052 | ; /* do nothing */ | |
1053 | } | |
80824003 JB |
1054 | |
1055 | intel_wait_for_vblank(dev); | |
1056 | ||
28c97730 | 1057 | DRM_DEBUG_KMS("disabled FBC\n"); |
80824003 JB |
1058 | } |
1059 | ||
ee5382ae | 1060 | static bool i8xx_fbc_enabled(struct drm_device *dev) |
80824003 | 1061 | { |
80824003 JB |
1062 | struct drm_i915_private *dev_priv = dev->dev_private; |
1063 | ||
1064 | return I915_READ(FBC_CONTROL) & FBC_CTL_EN; | |
1065 | } | |
1066 | ||
74dff282 JB |
1067 | static void g4x_enable_fbc(struct drm_crtc *crtc, unsigned long interval) |
1068 | { | |
1069 | struct drm_device *dev = crtc->dev; | |
1070 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1071 | struct drm_framebuffer *fb = crtc->fb; | |
1072 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
23010e43 | 1073 | struct drm_i915_gem_object *obj_priv = to_intel_bo(intel_fb->obj); |
74dff282 JB |
1074 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
1075 | int plane = (intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : | |
1076 | DPFC_CTL_PLANEB); | |
1077 | unsigned long stall_watermark = 200; | |
1078 | u32 dpfc_ctl; | |
1079 | ||
1080 | dev_priv->cfb_pitch = (dev_priv->cfb_pitch / 64) - 1; | |
1081 | dev_priv->cfb_fence = obj_priv->fence_reg; | |
1082 | dev_priv->cfb_plane = intel_crtc->plane; | |
1083 | ||
1084 | dpfc_ctl = plane | DPFC_SR_EN | DPFC_CTL_LIMIT_1X; | |
1085 | if (obj_priv->tiling_mode != I915_TILING_NONE) { | |
1086 | dpfc_ctl |= DPFC_CTL_FENCE_EN | dev_priv->cfb_fence; | |
1087 | I915_WRITE(DPFC_CHICKEN, DPFC_HT_MODIFY); | |
1088 | } else { | |
1089 | I915_WRITE(DPFC_CHICKEN, ~DPFC_HT_MODIFY); | |
1090 | } | |
1091 | ||
1092 | I915_WRITE(DPFC_CONTROL, dpfc_ctl); | |
1093 | I915_WRITE(DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN | | |
1094 | (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) | | |
1095 | (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT)); | |
1096 | I915_WRITE(DPFC_FENCE_YOFF, crtc->y); | |
1097 | ||
1098 | /* enable it... */ | |
1099 | I915_WRITE(DPFC_CONTROL, I915_READ(DPFC_CONTROL) | DPFC_CTL_EN); | |
1100 | ||
28c97730 | 1101 | DRM_DEBUG_KMS("enabled fbc on plane %d\n", intel_crtc->plane); |
74dff282 JB |
1102 | } |
1103 | ||
1104 | void g4x_disable_fbc(struct drm_device *dev) | |
1105 | { | |
1106 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1107 | u32 dpfc_ctl; | |
1108 | ||
1109 | /* Disable compression */ | |
1110 | dpfc_ctl = I915_READ(DPFC_CONTROL); | |
1111 | dpfc_ctl &= ~DPFC_CTL_EN; | |
1112 | I915_WRITE(DPFC_CONTROL, dpfc_ctl); | |
1113 | intel_wait_for_vblank(dev); | |
1114 | ||
28c97730 | 1115 | DRM_DEBUG_KMS("disabled FBC\n"); |
74dff282 JB |
1116 | } |
1117 | ||
ee5382ae | 1118 | static bool g4x_fbc_enabled(struct drm_device *dev) |
74dff282 | 1119 | { |
74dff282 JB |
1120 | struct drm_i915_private *dev_priv = dev->dev_private; |
1121 | ||
1122 | return I915_READ(DPFC_CONTROL) & DPFC_CTL_EN; | |
1123 | } | |
1124 | ||
ee5382ae AJ |
1125 | bool intel_fbc_enabled(struct drm_device *dev) |
1126 | { | |
1127 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1128 | ||
1129 | if (!dev_priv->display.fbc_enabled) | |
1130 | return false; | |
1131 | ||
1132 | return dev_priv->display.fbc_enabled(dev); | |
1133 | } | |
1134 | ||
1135 | void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval) | |
1136 | { | |
1137 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; | |
1138 | ||
1139 | if (!dev_priv->display.enable_fbc) | |
1140 | return; | |
1141 | ||
1142 | dev_priv->display.enable_fbc(crtc, interval); | |
1143 | } | |
1144 | ||
1145 | void intel_disable_fbc(struct drm_device *dev) | |
1146 | { | |
1147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1148 | ||
1149 | if (!dev_priv->display.disable_fbc) | |
1150 | return; | |
1151 | ||
1152 | dev_priv->display.disable_fbc(dev); | |
1153 | } | |
1154 | ||
80824003 JB |
1155 | /** |
1156 | * intel_update_fbc - enable/disable FBC as needed | |
1157 | * @crtc: CRTC to point the compressor at | |
1158 | * @mode: mode in use | |
1159 | * | |
1160 | * Set up the framebuffer compression hardware at mode set time. We | |
1161 | * enable it if possible: | |
1162 | * - plane A only (on pre-965) | |
1163 | * - no pixel mulitply/line duplication | |
1164 | * - no alpha buffer discard | |
1165 | * - no dual wide | |
1166 | * - framebuffer <= 2048 in width, 1536 in height | |
1167 | * | |
1168 | * We can't assume that any compression will take place (worst case), | |
1169 | * so the compressed buffer has to be the same size as the uncompressed | |
1170 | * one. It also must reside (along with the line length buffer) in | |
1171 | * stolen memory. | |
1172 | * | |
1173 | * We need to enable/disable FBC on a global basis. | |
1174 | */ | |
1175 | static void intel_update_fbc(struct drm_crtc *crtc, | |
1176 | struct drm_display_mode *mode) | |
1177 | { | |
1178 | struct drm_device *dev = crtc->dev; | |
1179 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1180 | struct drm_framebuffer *fb = crtc->fb; | |
1181 | struct intel_framebuffer *intel_fb; | |
1182 | struct drm_i915_gem_object *obj_priv; | |
1183 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1184 | int plane = intel_crtc->plane; | |
1185 | ||
1186 | if (!i915_powersave) | |
1187 | return; | |
1188 | ||
ee5382ae | 1189 | if (!I915_HAS_FBC(dev)) |
e70236a8 JB |
1190 | return; |
1191 | ||
80824003 JB |
1192 | if (!crtc->fb) |
1193 | return; | |
1194 | ||
1195 | intel_fb = to_intel_framebuffer(fb); | |
23010e43 | 1196 | obj_priv = to_intel_bo(intel_fb->obj); |
80824003 JB |
1197 | |
1198 | /* | |
1199 | * If FBC is already on, we just have to verify that we can | |
1200 | * keep it that way... | |
1201 | * Need to disable if: | |
1202 | * - changing FBC params (stride, fence, mode) | |
1203 | * - new fb is too large to fit in compressed buffer | |
1204 | * - going to an unsupported config (interlace, pixel multiply, etc.) | |
1205 | */ | |
1206 | if (intel_fb->obj->size > dev_priv->cfb_size) { | |
28c97730 ZY |
1207 | DRM_DEBUG_KMS("framebuffer too large, disabling " |
1208 | "compression\n"); | |
b5e50c3f | 1209 | dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL; |
80824003 JB |
1210 | goto out_disable; |
1211 | } | |
1212 | if ((mode->flags & DRM_MODE_FLAG_INTERLACE) || | |
1213 | (mode->flags & DRM_MODE_FLAG_DBLSCAN)) { | |
28c97730 ZY |
1214 | DRM_DEBUG_KMS("mode incompatible with compression, " |
1215 | "disabling\n"); | |
b5e50c3f | 1216 | dev_priv->no_fbc_reason = FBC_UNSUPPORTED_MODE; |
80824003 JB |
1217 | goto out_disable; |
1218 | } | |
1219 | if ((mode->hdisplay > 2048) || | |
1220 | (mode->vdisplay > 1536)) { | |
28c97730 | 1221 | DRM_DEBUG_KMS("mode too large for compression, disabling\n"); |
b5e50c3f | 1222 | dev_priv->no_fbc_reason = FBC_MODE_TOO_LARGE; |
80824003 JB |
1223 | goto out_disable; |
1224 | } | |
74dff282 | 1225 | if ((IS_I915GM(dev) || IS_I945GM(dev)) && plane != 0) { |
28c97730 | 1226 | DRM_DEBUG_KMS("plane not 0, disabling compression\n"); |
b5e50c3f | 1227 | dev_priv->no_fbc_reason = FBC_BAD_PLANE; |
80824003 JB |
1228 | goto out_disable; |
1229 | } | |
1230 | if (obj_priv->tiling_mode != I915_TILING_X) { | |
28c97730 | 1231 | DRM_DEBUG_KMS("framebuffer not tiled, disabling compression\n"); |
b5e50c3f | 1232 | dev_priv->no_fbc_reason = FBC_NOT_TILED; |
80824003 JB |
1233 | goto out_disable; |
1234 | } | |
1235 | ||
ee5382ae | 1236 | if (intel_fbc_enabled(dev)) { |
80824003 | 1237 | /* We can re-enable it in this case, but need to update pitch */ |
ee5382ae AJ |
1238 | if ((fb->pitch > dev_priv->cfb_pitch) || |
1239 | (obj_priv->fence_reg != dev_priv->cfb_fence) || | |
1240 | (plane != dev_priv->cfb_plane)) | |
1241 | intel_disable_fbc(dev); | |
80824003 JB |
1242 | } |
1243 | ||
ee5382ae AJ |
1244 | /* Now try to turn it back on if possible */ |
1245 | if (!intel_fbc_enabled(dev)) | |
1246 | intel_enable_fbc(crtc, 500); | |
80824003 JB |
1247 | |
1248 | return; | |
1249 | ||
1250 | out_disable: | |
80824003 | 1251 | /* Multiple disables should be harmless */ |
a939406f CW |
1252 | if (intel_fbc_enabled(dev)) { |
1253 | DRM_DEBUG_KMS("unsupported config, disabling FBC\n"); | |
ee5382ae | 1254 | intel_disable_fbc(dev); |
a939406f | 1255 | } |
80824003 JB |
1256 | } |
1257 | ||
6b95a207 KH |
1258 | static int |
1259 | intel_pin_and_fence_fb_obj(struct drm_device *dev, struct drm_gem_object *obj) | |
1260 | { | |
23010e43 | 1261 | struct drm_i915_gem_object *obj_priv = to_intel_bo(obj); |
6b95a207 KH |
1262 | u32 alignment; |
1263 | int ret; | |
1264 | ||
1265 | switch (obj_priv->tiling_mode) { | |
1266 | case I915_TILING_NONE: | |
1267 | alignment = 64 * 1024; | |
1268 | break; | |
1269 | case I915_TILING_X: | |
1270 | /* pin() will align the object as required by fence */ | |
1271 | alignment = 0; | |
1272 | break; | |
1273 | case I915_TILING_Y: | |
1274 | /* FIXME: Is this true? */ | |
1275 | DRM_ERROR("Y tiled not allowed for scan out buffers\n"); | |
1276 | return -EINVAL; | |
1277 | default: | |
1278 | BUG(); | |
1279 | } | |
1280 | ||
6b95a207 KH |
1281 | ret = i915_gem_object_pin(obj, alignment); |
1282 | if (ret != 0) | |
1283 | return ret; | |
1284 | ||
1285 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
1286 | * fence, whereas 965+ only requires a fence if using | |
1287 | * framebuffer compression. For simplicity, we always install | |
1288 | * a fence as the cost is not that onerous. | |
1289 | */ | |
1290 | if (obj_priv->fence_reg == I915_FENCE_REG_NONE && | |
1291 | obj_priv->tiling_mode != I915_TILING_NONE) { | |
1292 | ret = i915_gem_object_get_fence_reg(obj); | |
1293 | if (ret != 0) { | |
1294 | i915_gem_object_unpin(obj); | |
1295 | return ret; | |
1296 | } | |
1297 | } | |
1298 | ||
1299 | return 0; | |
1300 | } | |
1301 | ||
5c3b82e2 | 1302 | static int |
3c4fdcfb KH |
1303 | intel_pipe_set_base(struct drm_crtc *crtc, int x, int y, |
1304 | struct drm_framebuffer *old_fb) | |
79e53945 JB |
1305 | { |
1306 | struct drm_device *dev = crtc->dev; | |
1307 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1308 | struct drm_i915_master_private *master_priv; | |
1309 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1310 | struct intel_framebuffer *intel_fb; | |
1311 | struct drm_i915_gem_object *obj_priv; | |
1312 | struct drm_gem_object *obj; | |
1313 | int pipe = intel_crtc->pipe; | |
80824003 | 1314 | int plane = intel_crtc->plane; |
79e53945 | 1315 | unsigned long Start, Offset; |
80824003 JB |
1316 | int dspbase = (plane == 0 ? DSPAADDR : DSPBADDR); |
1317 | int dspsurf = (plane == 0 ? DSPASURF : DSPBSURF); | |
1318 | int dspstride = (plane == 0) ? DSPASTRIDE : DSPBSTRIDE; | |
1319 | int dsptileoff = (plane == 0 ? DSPATILEOFF : DSPBTILEOFF); | |
1320 | int dspcntr_reg = (plane == 0) ? DSPACNTR : DSPBCNTR; | |
6b95a207 | 1321 | u32 dspcntr; |
5c3b82e2 | 1322 | int ret; |
79e53945 JB |
1323 | |
1324 | /* no fb bound */ | |
1325 | if (!crtc->fb) { | |
28c97730 | 1326 | DRM_DEBUG_KMS("No FB bound\n"); |
5c3b82e2 CW |
1327 | return 0; |
1328 | } | |
1329 | ||
80824003 | 1330 | switch (plane) { |
5c3b82e2 CW |
1331 | case 0: |
1332 | case 1: | |
1333 | break; | |
1334 | default: | |
80824003 | 1335 | DRM_ERROR("Can't update plane %d in SAREA\n", plane); |
5c3b82e2 | 1336 | return -EINVAL; |
79e53945 JB |
1337 | } |
1338 | ||
1339 | intel_fb = to_intel_framebuffer(crtc->fb); | |
79e53945 | 1340 | obj = intel_fb->obj; |
23010e43 | 1341 | obj_priv = to_intel_bo(obj); |
79e53945 | 1342 | |
5c3b82e2 | 1343 | mutex_lock(&dev->struct_mutex); |
6b95a207 | 1344 | ret = intel_pin_and_fence_fb_obj(dev, obj); |
5c3b82e2 CW |
1345 | if (ret != 0) { |
1346 | mutex_unlock(&dev->struct_mutex); | |
1347 | return ret; | |
1348 | } | |
79e53945 | 1349 | |
b9241ea3 | 1350 | ret = i915_gem_object_set_to_display_plane(obj); |
5c3b82e2 | 1351 | if (ret != 0) { |
8c4b8c3f | 1352 | i915_gem_object_unpin(obj); |
5c3b82e2 CW |
1353 | mutex_unlock(&dev->struct_mutex); |
1354 | return ret; | |
1355 | } | |
79e53945 JB |
1356 | |
1357 | dspcntr = I915_READ(dspcntr_reg); | |
712531bf JB |
1358 | /* Mask out pixel format bits in case we change it */ |
1359 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
79e53945 JB |
1360 | switch (crtc->fb->bits_per_pixel) { |
1361 | case 8: | |
1362 | dspcntr |= DISPPLANE_8BPP; | |
1363 | break; | |
1364 | case 16: | |
1365 | if (crtc->fb->depth == 15) | |
1366 | dspcntr |= DISPPLANE_15_16BPP; | |
1367 | else | |
1368 | dspcntr |= DISPPLANE_16BPP; | |
1369 | break; | |
1370 | case 24: | |
1371 | case 32: | |
a4f45cf1 KH |
1372 | if (crtc->fb->depth == 30) |
1373 | dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA; | |
1374 | else | |
1375 | dspcntr |= DISPPLANE_32BPP_NO_ALPHA; | |
79e53945 JB |
1376 | break; |
1377 | default: | |
1378 | DRM_ERROR("Unknown color depth\n"); | |
8c4b8c3f | 1379 | i915_gem_object_unpin(obj); |
5c3b82e2 CW |
1380 | mutex_unlock(&dev->struct_mutex); |
1381 | return -EINVAL; | |
79e53945 | 1382 | } |
f544847f JB |
1383 | if (IS_I965G(dev)) { |
1384 | if (obj_priv->tiling_mode != I915_TILING_NONE) | |
1385 | dspcntr |= DISPPLANE_TILED; | |
1386 | else | |
1387 | dspcntr &= ~DISPPLANE_TILED; | |
1388 | } | |
1389 | ||
bad720ff | 1390 | if (HAS_PCH_SPLIT(dev)) |
553bd149 ZW |
1391 | /* must disable */ |
1392 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
1393 | ||
79e53945 JB |
1394 | I915_WRITE(dspcntr_reg, dspcntr); |
1395 | ||
5c3b82e2 CW |
1396 | Start = obj_priv->gtt_offset; |
1397 | Offset = y * crtc->fb->pitch + x * (crtc->fb->bits_per_pixel / 8); | |
1398 | ||
a7faf32d CW |
1399 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
1400 | Start, Offset, x, y, crtc->fb->pitch); | |
5c3b82e2 | 1401 | I915_WRITE(dspstride, crtc->fb->pitch); |
79e53945 JB |
1402 | if (IS_I965G(dev)) { |
1403 | I915_WRITE(dspbase, Offset); | |
1404 | I915_READ(dspbase); | |
1405 | I915_WRITE(dspsurf, Start); | |
1406 | I915_READ(dspsurf); | |
f544847f | 1407 | I915_WRITE(dsptileoff, (y << 16) | x); |
79e53945 JB |
1408 | } else { |
1409 | I915_WRITE(dspbase, Start + Offset); | |
1410 | I915_READ(dspbase); | |
1411 | } | |
1412 | ||
74dff282 | 1413 | if ((IS_I965G(dev) || plane == 0)) |
edb81956 JB |
1414 | intel_update_fbc(crtc, &crtc->mode); |
1415 | ||
3c4fdcfb KH |
1416 | intel_wait_for_vblank(dev); |
1417 | ||
1418 | if (old_fb) { | |
1419 | intel_fb = to_intel_framebuffer(old_fb); | |
23010e43 | 1420 | obj_priv = to_intel_bo(intel_fb->obj); |
3c4fdcfb KH |
1421 | i915_gem_object_unpin(intel_fb->obj); |
1422 | } | |
652c393a JB |
1423 | intel_increase_pllclock(crtc, true); |
1424 | ||
5c3b82e2 | 1425 | mutex_unlock(&dev->struct_mutex); |
79e53945 JB |
1426 | |
1427 | if (!dev->primary->master) | |
5c3b82e2 | 1428 | return 0; |
79e53945 JB |
1429 | |
1430 | master_priv = dev->primary->master->driver_priv; | |
1431 | if (!master_priv->sarea_priv) | |
5c3b82e2 | 1432 | return 0; |
79e53945 | 1433 | |
5c3b82e2 | 1434 | if (pipe) { |
79e53945 JB |
1435 | master_priv->sarea_priv->pipeB_x = x; |
1436 | master_priv->sarea_priv->pipeB_y = y; | |
5c3b82e2 CW |
1437 | } else { |
1438 | master_priv->sarea_priv->pipeA_x = x; | |
1439 | master_priv->sarea_priv->pipeA_y = y; | |
79e53945 | 1440 | } |
5c3b82e2 CW |
1441 | |
1442 | return 0; | |
79e53945 JB |
1443 | } |
1444 | ||
24f119c7 ZW |
1445 | /* Disable the VGA plane that we never use */ |
1446 | static void i915_disable_vga (struct drm_device *dev) | |
1447 | { | |
1448 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1449 | u8 sr1; | |
1450 | u32 vga_reg; | |
1451 | ||
bad720ff | 1452 | if (HAS_PCH_SPLIT(dev)) |
24f119c7 ZW |
1453 | vga_reg = CPU_VGACNTRL; |
1454 | else | |
1455 | vga_reg = VGACNTRL; | |
1456 | ||
1457 | if (I915_READ(vga_reg) & VGA_DISP_DISABLE) | |
1458 | return; | |
1459 | ||
1460 | I915_WRITE8(VGA_SR_INDEX, 1); | |
1461 | sr1 = I915_READ8(VGA_SR_DATA); | |
1462 | I915_WRITE8(VGA_SR_DATA, sr1 | (1 << 5)); | |
1463 | udelay(100); | |
1464 | ||
1465 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); | |
1466 | } | |
1467 | ||
f2b115e6 | 1468 | static void ironlake_disable_pll_edp (struct drm_crtc *crtc) |
32f9d658 ZW |
1469 | { |
1470 | struct drm_device *dev = crtc->dev; | |
1471 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1472 | u32 dpa_ctl; | |
1473 | ||
28c97730 | 1474 | DRM_DEBUG_KMS("\n"); |
32f9d658 ZW |
1475 | dpa_ctl = I915_READ(DP_A); |
1476 | dpa_ctl &= ~DP_PLL_ENABLE; | |
1477 | I915_WRITE(DP_A, dpa_ctl); | |
1478 | } | |
1479 | ||
f2b115e6 | 1480 | static void ironlake_enable_pll_edp (struct drm_crtc *crtc) |
32f9d658 ZW |
1481 | { |
1482 | struct drm_device *dev = crtc->dev; | |
1483 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1484 | u32 dpa_ctl; | |
1485 | ||
1486 | dpa_ctl = I915_READ(DP_A); | |
1487 | dpa_ctl |= DP_PLL_ENABLE; | |
1488 | I915_WRITE(DP_A, dpa_ctl); | |
1489 | udelay(200); | |
1490 | } | |
1491 | ||
1492 | ||
f2b115e6 | 1493 | static void ironlake_set_pll_edp (struct drm_crtc *crtc, int clock) |
32f9d658 ZW |
1494 | { |
1495 | struct drm_device *dev = crtc->dev; | |
1496 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1497 | u32 dpa_ctl; | |
1498 | ||
28c97730 | 1499 | DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock); |
32f9d658 ZW |
1500 | dpa_ctl = I915_READ(DP_A); |
1501 | dpa_ctl &= ~DP_PLL_FREQ_MASK; | |
1502 | ||
1503 | if (clock < 200000) { | |
1504 | u32 temp; | |
1505 | dpa_ctl |= DP_PLL_FREQ_160MHZ; | |
1506 | /* workaround for 160Mhz: | |
1507 | 1) program 0x4600c bits 15:0 = 0x8124 | |
1508 | 2) program 0x46010 bit 0 = 1 | |
1509 | 3) program 0x46034 bit 24 = 1 | |
1510 | 4) program 0x64000 bit 14 = 1 | |
1511 | */ | |
1512 | temp = I915_READ(0x4600c); | |
1513 | temp &= 0xffff0000; | |
1514 | I915_WRITE(0x4600c, temp | 0x8124); | |
1515 | ||
1516 | temp = I915_READ(0x46010); | |
1517 | I915_WRITE(0x46010, temp | 1); | |
1518 | ||
1519 | temp = I915_READ(0x46034); | |
1520 | I915_WRITE(0x46034, temp | (1 << 24)); | |
1521 | } else { | |
1522 | dpa_ctl |= DP_PLL_FREQ_270MHZ; | |
1523 | } | |
1524 | I915_WRITE(DP_A, dpa_ctl); | |
1525 | ||
1526 | udelay(500); | |
1527 | } | |
1528 | ||
8db9d77b ZW |
1529 | /* The FDI link training functions for ILK/Ibexpeak. */ |
1530 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
1531 | { | |
1532 | struct drm_device *dev = crtc->dev; | |
1533 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1534 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1535 | int pipe = intel_crtc->pipe; | |
1536 | int fdi_tx_reg = (pipe == 0) ? FDI_TXA_CTL : FDI_TXB_CTL; | |
1537 | int fdi_rx_reg = (pipe == 0) ? FDI_RXA_CTL : FDI_RXB_CTL; | |
1538 | int fdi_rx_iir_reg = (pipe == 0) ? FDI_RXA_IIR : FDI_RXB_IIR; | |
1539 | int fdi_rx_imr_reg = (pipe == 0) ? FDI_RXA_IMR : FDI_RXB_IMR; | |
1540 | u32 temp, tries = 0; | |
1541 | ||
1542 | /* enable CPU FDI TX and PCH FDI RX */ | |
1543 | temp = I915_READ(fdi_tx_reg); | |
1544 | temp |= FDI_TX_ENABLE; | |
77ffb597 AJ |
1545 | temp &= ~(7 << 19); |
1546 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
8db9d77b ZW |
1547 | temp &= ~FDI_LINK_TRAIN_NONE; |
1548 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
1549 | I915_WRITE(fdi_tx_reg, temp); | |
1550 | I915_READ(fdi_tx_reg); | |
1551 | ||
1552 | temp = I915_READ(fdi_rx_reg); | |
1553 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1554 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
1555 | I915_WRITE(fdi_rx_reg, temp | FDI_RX_ENABLE); | |
1556 | I915_READ(fdi_rx_reg); | |
1557 | udelay(150); | |
1558 | ||
1559 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
1560 | for train result */ | |
1561 | temp = I915_READ(fdi_rx_imr_reg); | |
1562 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
1563 | temp &= ~FDI_RX_BIT_LOCK; | |
1564 | I915_WRITE(fdi_rx_imr_reg, temp); | |
1565 | I915_READ(fdi_rx_imr_reg); | |
1566 | udelay(150); | |
1567 | ||
1568 | for (;;) { | |
1569 | temp = I915_READ(fdi_rx_iir_reg); | |
1570 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
1571 | ||
1572 | if ((temp & FDI_RX_BIT_LOCK)) { | |
1573 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
1574 | I915_WRITE(fdi_rx_iir_reg, | |
1575 | temp | FDI_RX_BIT_LOCK); | |
1576 | break; | |
1577 | } | |
1578 | ||
1579 | tries++; | |
1580 | ||
1581 | if (tries > 5) { | |
1582 | DRM_DEBUG_KMS("FDI train 1 fail!\n"); | |
1583 | break; | |
1584 | } | |
1585 | } | |
1586 | ||
1587 | /* Train 2 */ | |
1588 | temp = I915_READ(fdi_tx_reg); | |
1589 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1590 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
1591 | I915_WRITE(fdi_tx_reg, temp); | |
1592 | ||
1593 | temp = I915_READ(fdi_rx_reg); | |
1594 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1595 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
1596 | I915_WRITE(fdi_rx_reg, temp); | |
1597 | udelay(150); | |
1598 | ||
1599 | tries = 0; | |
1600 | ||
1601 | for (;;) { | |
1602 | temp = I915_READ(fdi_rx_iir_reg); | |
1603 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
1604 | ||
1605 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
1606 | I915_WRITE(fdi_rx_iir_reg, | |
1607 | temp | FDI_RX_SYMBOL_LOCK); | |
1608 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
1609 | break; | |
1610 | } | |
1611 | ||
1612 | tries++; | |
1613 | ||
1614 | if (tries > 5) { | |
1615 | DRM_DEBUG_KMS("FDI train 2 fail!\n"); | |
1616 | break; | |
1617 | } | |
1618 | } | |
1619 | ||
1620 | DRM_DEBUG_KMS("FDI train done\n"); | |
1621 | } | |
1622 | ||
1623 | static int snb_b_fdi_train_param [] = { | |
1624 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, | |
1625 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
1626 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
1627 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
1628 | }; | |
1629 | ||
1630 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
1631 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
1632 | { | |
1633 | struct drm_device *dev = crtc->dev; | |
1634 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1635 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1636 | int pipe = intel_crtc->pipe; | |
1637 | int fdi_tx_reg = (pipe == 0) ? FDI_TXA_CTL : FDI_TXB_CTL; | |
1638 | int fdi_rx_reg = (pipe == 0) ? FDI_RXA_CTL : FDI_RXB_CTL; | |
1639 | int fdi_rx_iir_reg = (pipe == 0) ? FDI_RXA_IIR : FDI_RXB_IIR; | |
1640 | int fdi_rx_imr_reg = (pipe == 0) ? FDI_RXA_IMR : FDI_RXB_IMR; | |
1641 | u32 temp, i; | |
1642 | ||
1643 | /* enable CPU FDI TX and PCH FDI RX */ | |
1644 | temp = I915_READ(fdi_tx_reg); | |
1645 | temp |= FDI_TX_ENABLE; | |
77ffb597 AJ |
1646 | temp &= ~(7 << 19); |
1647 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
8db9d77b ZW |
1648 | temp &= ~FDI_LINK_TRAIN_NONE; |
1649 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
1650 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
1651 | /* SNB-B */ | |
1652 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
1653 | I915_WRITE(fdi_tx_reg, temp); | |
1654 | I915_READ(fdi_tx_reg); | |
1655 | ||
1656 | temp = I915_READ(fdi_rx_reg); | |
1657 | if (HAS_PCH_CPT(dev)) { | |
1658 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
1659 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
1660 | } else { | |
1661 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1662 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
1663 | } | |
1664 | I915_WRITE(fdi_rx_reg, temp | FDI_RX_ENABLE); | |
1665 | I915_READ(fdi_rx_reg); | |
1666 | udelay(150); | |
1667 | ||
1668 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
1669 | for train result */ | |
1670 | temp = I915_READ(fdi_rx_imr_reg); | |
1671 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
1672 | temp &= ~FDI_RX_BIT_LOCK; | |
1673 | I915_WRITE(fdi_rx_imr_reg, temp); | |
1674 | I915_READ(fdi_rx_imr_reg); | |
1675 | udelay(150); | |
1676 | ||
1677 | for (i = 0; i < 4; i++ ) { | |
1678 | temp = I915_READ(fdi_tx_reg); | |
1679 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
1680 | temp |= snb_b_fdi_train_param[i]; | |
1681 | I915_WRITE(fdi_tx_reg, temp); | |
1682 | udelay(500); | |
1683 | ||
1684 | temp = I915_READ(fdi_rx_iir_reg); | |
1685 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
1686 | ||
1687 | if (temp & FDI_RX_BIT_LOCK) { | |
1688 | I915_WRITE(fdi_rx_iir_reg, | |
1689 | temp | FDI_RX_BIT_LOCK); | |
1690 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
1691 | break; | |
1692 | } | |
1693 | } | |
1694 | if (i == 4) | |
1695 | DRM_DEBUG_KMS("FDI train 1 fail!\n"); | |
1696 | ||
1697 | /* Train 2 */ | |
1698 | temp = I915_READ(fdi_tx_reg); | |
1699 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1700 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
1701 | if (IS_GEN6(dev)) { | |
1702 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
1703 | /* SNB-B */ | |
1704 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
1705 | } | |
1706 | I915_WRITE(fdi_tx_reg, temp); | |
1707 | ||
1708 | temp = I915_READ(fdi_rx_reg); | |
1709 | if (HAS_PCH_CPT(dev)) { | |
1710 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
1711 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
1712 | } else { | |
1713 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1714 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
1715 | } | |
1716 | I915_WRITE(fdi_rx_reg, temp); | |
1717 | udelay(150); | |
1718 | ||
1719 | for (i = 0; i < 4; i++ ) { | |
1720 | temp = I915_READ(fdi_tx_reg); | |
1721 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
1722 | temp |= snb_b_fdi_train_param[i]; | |
1723 | I915_WRITE(fdi_tx_reg, temp); | |
1724 | udelay(500); | |
1725 | ||
1726 | temp = I915_READ(fdi_rx_iir_reg); | |
1727 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
1728 | ||
1729 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
1730 | I915_WRITE(fdi_rx_iir_reg, | |
1731 | temp | FDI_RX_SYMBOL_LOCK); | |
1732 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
1733 | break; | |
1734 | } | |
1735 | } | |
1736 | if (i == 4) | |
1737 | DRM_DEBUG_KMS("FDI train 2 fail!\n"); | |
1738 | ||
1739 | DRM_DEBUG_KMS("FDI train done.\n"); | |
1740 | } | |
1741 | ||
f2b115e6 | 1742 | static void ironlake_crtc_dpms(struct drm_crtc *crtc, int mode) |
2c07245f ZW |
1743 | { |
1744 | struct drm_device *dev = crtc->dev; | |
1745 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1746 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1747 | int pipe = intel_crtc->pipe; | |
7662c8bd | 1748 | int plane = intel_crtc->plane; |
2c07245f ZW |
1749 | int pch_dpll_reg = (pipe == 0) ? PCH_DPLL_A : PCH_DPLL_B; |
1750 | int pipeconf_reg = (pipe == 0) ? PIPEACONF : PIPEBCONF; | |
1751 | int dspcntr_reg = (plane == 0) ? DSPACNTR : DSPBCNTR; | |
1752 | int dspbase_reg = (plane == 0) ? DSPAADDR : DSPBADDR; | |
1753 | int fdi_tx_reg = (pipe == 0) ? FDI_TXA_CTL : FDI_TXB_CTL; | |
1754 | int fdi_rx_reg = (pipe == 0) ? FDI_RXA_CTL : FDI_RXB_CTL; | |
2c07245f ZW |
1755 | int transconf_reg = (pipe == 0) ? TRANSACONF : TRANSBCONF; |
1756 | int pf_ctl_reg = (pipe == 0) ? PFA_CTL_1 : PFB_CTL_1; | |
249c0e64 | 1757 | int pf_win_size = (pipe == 0) ? PFA_WIN_SZ : PFB_WIN_SZ; |
8dd81a38 | 1758 | int pf_win_pos = (pipe == 0) ? PFA_WIN_POS : PFB_WIN_POS; |
2c07245f ZW |
1759 | int cpu_htot_reg = (pipe == 0) ? HTOTAL_A : HTOTAL_B; |
1760 | int cpu_hblank_reg = (pipe == 0) ? HBLANK_A : HBLANK_B; | |
1761 | int cpu_hsync_reg = (pipe == 0) ? HSYNC_A : HSYNC_B; | |
1762 | int cpu_vtot_reg = (pipe == 0) ? VTOTAL_A : VTOTAL_B; | |
1763 | int cpu_vblank_reg = (pipe == 0) ? VBLANK_A : VBLANK_B; | |
1764 | int cpu_vsync_reg = (pipe == 0) ? VSYNC_A : VSYNC_B; | |
1765 | int trans_htot_reg = (pipe == 0) ? TRANS_HTOTAL_A : TRANS_HTOTAL_B; | |
1766 | int trans_hblank_reg = (pipe == 0) ? TRANS_HBLANK_A : TRANS_HBLANK_B; | |
1767 | int trans_hsync_reg = (pipe == 0) ? TRANS_HSYNC_A : TRANS_HSYNC_B; | |
1768 | int trans_vtot_reg = (pipe == 0) ? TRANS_VTOTAL_A : TRANS_VTOTAL_B; | |
1769 | int trans_vblank_reg = (pipe == 0) ? TRANS_VBLANK_A : TRANS_VBLANK_B; | |
1770 | int trans_vsync_reg = (pipe == 0) ? TRANS_VSYNC_A : TRANS_VSYNC_B; | |
8db9d77b | 1771 | int trans_dpll_sel = (pipe == 0) ? 0 : 1; |
2c07245f | 1772 | u32 temp; |
8db9d77b | 1773 | int n; |
8faf3b31 ZY |
1774 | u32 pipe_bpc; |
1775 | ||
1776 | temp = I915_READ(pipeconf_reg); | |
1777 | pipe_bpc = temp & PIPE_BPC_MASK; | |
79e53945 | 1778 | |
2c07245f ZW |
1779 | /* XXX: When our outputs are all unaware of DPMS modes other than off |
1780 | * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC. | |
1781 | */ | |
1782 | switch (mode) { | |
1783 | case DRM_MODE_DPMS_ON: | |
1784 | case DRM_MODE_DPMS_STANDBY: | |
1785 | case DRM_MODE_DPMS_SUSPEND: | |
28c97730 | 1786 | DRM_DEBUG_KMS("crtc %d dpms on\n", pipe); |
1b3c7a47 ZW |
1787 | |
1788 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1789 | temp = I915_READ(PCH_LVDS); | |
1790 | if ((temp & LVDS_PORT_EN) == 0) { | |
1791 | I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN); | |
1792 | POSTING_READ(PCH_LVDS); | |
1793 | } | |
1794 | } | |
1795 | ||
32f9d658 ZW |
1796 | if (HAS_eDP) { |
1797 | /* enable eDP PLL */ | |
f2b115e6 | 1798 | ironlake_enable_pll_edp(crtc); |
32f9d658 | 1799 | } else { |
2c07245f | 1800 | |
32f9d658 ZW |
1801 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
1802 | temp = I915_READ(fdi_rx_reg); | |
8faf3b31 ZY |
1803 | /* |
1804 | * make the BPC in FDI Rx be consistent with that in | |
1805 | * pipeconf reg. | |
1806 | */ | |
1807 | temp &= ~(0x7 << 16); | |
1808 | temp |= (pipe_bpc << 11); | |
77ffb597 AJ |
1809 | temp &= ~(7 << 19); |
1810 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
1811 | I915_WRITE(fdi_rx_reg, temp | FDI_RX_PLL_ENABLE); | |
32f9d658 ZW |
1812 | I915_READ(fdi_rx_reg); |
1813 | udelay(200); | |
1814 | ||
8db9d77b ZW |
1815 | /* Switch from Rawclk to PCDclk */ |
1816 | temp = I915_READ(fdi_rx_reg); | |
1817 | I915_WRITE(fdi_rx_reg, temp | FDI_SEL_PCDCLK); | |
32f9d658 ZW |
1818 | I915_READ(fdi_rx_reg); |
1819 | udelay(200); | |
1820 | ||
f2b115e6 | 1821 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
32f9d658 ZW |
1822 | temp = I915_READ(fdi_tx_reg); |
1823 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
1824 | I915_WRITE(fdi_tx_reg, temp | FDI_TX_PLL_ENABLE); | |
1825 | I915_READ(fdi_tx_reg); | |
1826 | udelay(100); | |
1827 | } | |
2c07245f ZW |
1828 | } |
1829 | ||
8dd81a38 ZW |
1830 | /* Enable panel fitting for LVDS */ |
1831 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1832 | temp = I915_READ(pf_ctl_reg); | |
b1f60b70 | 1833 | I915_WRITE(pf_ctl_reg, temp | PF_ENABLE | PF_FILTER_MED_3x3); |
8dd81a38 ZW |
1834 | |
1835 | /* currently full aspect */ | |
1836 | I915_WRITE(pf_win_pos, 0); | |
1837 | ||
1838 | I915_WRITE(pf_win_size, | |
1839 | (dev_priv->panel_fixed_mode->hdisplay << 16) | | |
1840 | (dev_priv->panel_fixed_mode->vdisplay)); | |
1841 | } | |
1842 | ||
2c07245f ZW |
1843 | /* Enable CPU pipe */ |
1844 | temp = I915_READ(pipeconf_reg); | |
1845 | if ((temp & PIPEACONF_ENABLE) == 0) { | |
1846 | I915_WRITE(pipeconf_reg, temp | PIPEACONF_ENABLE); | |
1847 | I915_READ(pipeconf_reg); | |
1848 | udelay(100); | |
1849 | } | |
1850 | ||
1851 | /* configure and enable CPU plane */ | |
1852 | temp = I915_READ(dspcntr_reg); | |
1853 | if ((temp & DISPLAY_PLANE_ENABLE) == 0) { | |
1854 | I915_WRITE(dspcntr_reg, temp | DISPLAY_PLANE_ENABLE); | |
1855 | /* Flush the plane changes */ | |
1856 | I915_WRITE(dspbase_reg, I915_READ(dspbase_reg)); | |
1857 | } | |
1858 | ||
32f9d658 | 1859 | if (!HAS_eDP) { |
8db9d77b ZW |
1860 | /* For PCH output, training FDI link */ |
1861 | if (IS_GEN6(dev)) | |
1862 | gen6_fdi_link_train(crtc); | |
1863 | else | |
1864 | ironlake_fdi_link_train(crtc); | |
2c07245f | 1865 | |
8db9d77b ZW |
1866 | /* enable PCH DPLL */ |
1867 | temp = I915_READ(pch_dpll_reg); | |
1868 | if ((temp & DPLL_VCO_ENABLE) == 0) { | |
1869 | I915_WRITE(pch_dpll_reg, temp | DPLL_VCO_ENABLE); | |
1870 | I915_READ(pch_dpll_reg); | |
32f9d658 | 1871 | } |
8db9d77b | 1872 | udelay(200); |
2c07245f | 1873 | |
8db9d77b ZW |
1874 | if (HAS_PCH_CPT(dev)) { |
1875 | /* Be sure PCH DPLL SEL is set */ | |
1876 | temp = I915_READ(PCH_DPLL_SEL); | |
1877 | if (trans_dpll_sel == 0 && | |
1878 | (temp & TRANSA_DPLL_ENABLE) == 0) | |
1879 | temp |= (TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL); | |
1880 | else if (trans_dpll_sel == 1 && | |
1881 | (temp & TRANSB_DPLL_ENABLE) == 0) | |
1882 | temp |= (TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL); | |
1883 | I915_WRITE(PCH_DPLL_SEL, temp); | |
1884 | I915_READ(PCH_DPLL_SEL); | |
32f9d658 | 1885 | } |
2c07245f | 1886 | |
32f9d658 ZW |
1887 | /* set transcoder timing */ |
1888 | I915_WRITE(trans_htot_reg, I915_READ(cpu_htot_reg)); | |
1889 | I915_WRITE(trans_hblank_reg, I915_READ(cpu_hblank_reg)); | |
1890 | I915_WRITE(trans_hsync_reg, I915_READ(cpu_hsync_reg)); | |
2c07245f | 1891 | |
32f9d658 ZW |
1892 | I915_WRITE(trans_vtot_reg, I915_READ(cpu_vtot_reg)); |
1893 | I915_WRITE(trans_vblank_reg, I915_READ(cpu_vblank_reg)); | |
1894 | I915_WRITE(trans_vsync_reg, I915_READ(cpu_vsync_reg)); | |
2c07245f | 1895 | |
8db9d77b ZW |
1896 | /* enable normal train */ |
1897 | temp = I915_READ(fdi_tx_reg); | |
1898 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1899 | I915_WRITE(fdi_tx_reg, temp | FDI_LINK_TRAIN_NONE | | |
1900 | FDI_TX_ENHANCE_FRAME_ENABLE); | |
1901 | I915_READ(fdi_tx_reg); | |
1902 | ||
1903 | temp = I915_READ(fdi_rx_reg); | |
1904 | if (HAS_PCH_CPT(dev)) { | |
1905 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
1906 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
1907 | } else { | |
1908 | temp &= ~FDI_LINK_TRAIN_NONE; | |
1909 | temp |= FDI_LINK_TRAIN_NONE; | |
1910 | } | |
1911 | I915_WRITE(fdi_rx_reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
1912 | I915_READ(fdi_rx_reg); | |
1913 | ||
1914 | /* wait one idle pattern time */ | |
1915 | udelay(100); | |
1916 | ||
e3421a18 ZW |
1917 | /* For PCH DP, enable TRANS_DP_CTL */ |
1918 | if (HAS_PCH_CPT(dev) && | |
1919 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { | |
1920 | int trans_dp_ctl = (pipe == 0) ? TRANS_DP_CTL_A : TRANS_DP_CTL_B; | |
1921 | int reg; | |
1922 | ||
1923 | reg = I915_READ(trans_dp_ctl); | |
1924 | reg &= ~TRANS_DP_PORT_SEL_MASK; | |
1925 | reg = TRANS_DP_OUTPUT_ENABLE | | |
1926 | TRANS_DP_ENH_FRAMING | | |
1927 | TRANS_DP_VSYNC_ACTIVE_HIGH | | |
1928 | TRANS_DP_HSYNC_ACTIVE_HIGH; | |
1929 | ||
1930 | switch (intel_trans_dp_port_sel(crtc)) { | |
1931 | case PCH_DP_B: | |
1932 | reg |= TRANS_DP_PORT_SEL_B; | |
1933 | break; | |
1934 | case PCH_DP_C: | |
1935 | reg |= TRANS_DP_PORT_SEL_C; | |
1936 | break; | |
1937 | case PCH_DP_D: | |
1938 | reg |= TRANS_DP_PORT_SEL_D; | |
1939 | break; | |
1940 | default: | |
1941 | DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n"); | |
1942 | reg |= TRANS_DP_PORT_SEL_B; | |
1943 | break; | |
1944 | } | |
1945 | ||
1946 | I915_WRITE(trans_dp_ctl, reg); | |
1947 | POSTING_READ(trans_dp_ctl); | |
1948 | } | |
1949 | ||
32f9d658 ZW |
1950 | /* enable PCH transcoder */ |
1951 | temp = I915_READ(transconf_reg); | |
8faf3b31 ZY |
1952 | /* |
1953 | * make the BPC in transcoder be consistent with | |
1954 | * that in pipeconf reg. | |
1955 | */ | |
1956 | temp &= ~PIPE_BPC_MASK; | |
1957 | temp |= pipe_bpc; | |
32f9d658 ZW |
1958 | I915_WRITE(transconf_reg, temp | TRANS_ENABLE); |
1959 | I915_READ(transconf_reg); | |
2c07245f | 1960 | |
32f9d658 ZW |
1961 | while ((I915_READ(transconf_reg) & TRANS_STATE_ENABLE) == 0) |
1962 | ; | |
2c07245f | 1963 | |
32f9d658 | 1964 | } |
2c07245f ZW |
1965 | |
1966 | intel_crtc_load_lut(crtc); | |
1967 | ||
1968 | break; | |
1969 | case DRM_MODE_DPMS_OFF: | |
28c97730 | 1970 | DRM_DEBUG_KMS("crtc %d dpms off\n", pipe); |
2c07245f | 1971 | |
c062df61 | 1972 | drm_vblank_off(dev, pipe); |
2c07245f ZW |
1973 | /* Disable display plane */ |
1974 | temp = I915_READ(dspcntr_reg); | |
1975 | if ((temp & DISPLAY_PLANE_ENABLE) != 0) { | |
1976 | I915_WRITE(dspcntr_reg, temp & ~DISPLAY_PLANE_ENABLE); | |
1977 | /* Flush the plane changes */ | |
1978 | I915_WRITE(dspbase_reg, I915_READ(dspbase_reg)); | |
1979 | I915_READ(dspbase_reg); | |
1980 | } | |
1981 | ||
1b3c7a47 ZW |
1982 | i915_disable_vga(dev); |
1983 | ||
2c07245f ZW |
1984 | /* disable cpu pipe, disable after all planes disabled */ |
1985 | temp = I915_READ(pipeconf_reg); | |
1986 | if ((temp & PIPEACONF_ENABLE) != 0) { | |
1987 | I915_WRITE(pipeconf_reg, temp & ~PIPEACONF_ENABLE); | |
1988 | I915_READ(pipeconf_reg); | |
249c0e64 | 1989 | n = 0; |
2c07245f | 1990 | /* wait for cpu pipe off, pipe state */ |
249c0e64 ZW |
1991 | while ((I915_READ(pipeconf_reg) & I965_PIPECONF_ACTIVE) != 0) { |
1992 | n++; | |
1993 | if (n < 60) { | |
1994 | udelay(500); | |
1995 | continue; | |
1996 | } else { | |
28c97730 ZY |
1997 | DRM_DEBUG_KMS("pipe %d off delay\n", |
1998 | pipe); | |
249c0e64 ZW |
1999 | break; |
2000 | } | |
2001 | } | |
2c07245f | 2002 | } else |
28c97730 | 2003 | DRM_DEBUG_KMS("crtc %d is disabled\n", pipe); |
2c07245f | 2004 | |
1b3c7a47 ZW |
2005 | udelay(100); |
2006 | ||
2007 | /* Disable PF */ | |
2008 | temp = I915_READ(pf_ctl_reg); | |
2009 | if ((temp & PF_ENABLE) != 0) { | |
2010 | I915_WRITE(pf_ctl_reg, temp & ~PF_ENABLE); | |
2011 | I915_READ(pf_ctl_reg); | |
32f9d658 | 2012 | } |
1b3c7a47 | 2013 | I915_WRITE(pf_win_size, 0); |
8db9d77b ZW |
2014 | POSTING_READ(pf_win_size); |
2015 | ||
32f9d658 | 2016 | |
2c07245f ZW |
2017 | /* disable CPU FDI tx and PCH FDI rx */ |
2018 | temp = I915_READ(fdi_tx_reg); | |
2019 | I915_WRITE(fdi_tx_reg, temp & ~FDI_TX_ENABLE); | |
2020 | I915_READ(fdi_tx_reg); | |
2021 | ||
2022 | temp = I915_READ(fdi_rx_reg); | |
8faf3b31 ZY |
2023 | /* BPC in FDI rx is consistent with that in pipeconf */ |
2024 | temp &= ~(0x07 << 16); | |
2025 | temp |= (pipe_bpc << 11); | |
2c07245f ZW |
2026 | I915_WRITE(fdi_rx_reg, temp & ~FDI_RX_ENABLE); |
2027 | I915_READ(fdi_rx_reg); | |
2028 | ||
249c0e64 ZW |
2029 | udelay(100); |
2030 | ||
2c07245f ZW |
2031 | /* still set train pattern 1 */ |
2032 | temp = I915_READ(fdi_tx_reg); | |
2033 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2034 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2035 | I915_WRITE(fdi_tx_reg, temp); | |
8db9d77b | 2036 | POSTING_READ(fdi_tx_reg); |
2c07245f ZW |
2037 | |
2038 | temp = I915_READ(fdi_rx_reg); | |
8db9d77b ZW |
2039 | if (HAS_PCH_CPT(dev)) { |
2040 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2041 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2042 | } else { | |
2043 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2044 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2045 | } | |
2c07245f | 2046 | I915_WRITE(fdi_rx_reg, temp); |
8db9d77b | 2047 | POSTING_READ(fdi_rx_reg); |
2c07245f | 2048 | |
249c0e64 ZW |
2049 | udelay(100); |
2050 | ||
1b3c7a47 ZW |
2051 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { |
2052 | temp = I915_READ(PCH_LVDS); | |
2053 | I915_WRITE(PCH_LVDS, temp & ~LVDS_PORT_EN); | |
2054 | I915_READ(PCH_LVDS); | |
2055 | udelay(100); | |
2056 | } | |
2057 | ||
2c07245f ZW |
2058 | /* disable PCH transcoder */ |
2059 | temp = I915_READ(transconf_reg); | |
2060 | if ((temp & TRANS_ENABLE) != 0) { | |
2061 | I915_WRITE(transconf_reg, temp & ~TRANS_ENABLE); | |
2062 | I915_READ(transconf_reg); | |
249c0e64 | 2063 | n = 0; |
2c07245f | 2064 | /* wait for PCH transcoder off, transcoder state */ |
249c0e64 ZW |
2065 | while ((I915_READ(transconf_reg) & TRANS_STATE_ENABLE) != 0) { |
2066 | n++; | |
2067 | if (n < 60) { | |
2068 | udelay(500); | |
2069 | continue; | |
2070 | } else { | |
28c97730 ZY |
2071 | DRM_DEBUG_KMS("transcoder %d off " |
2072 | "delay\n", pipe); | |
249c0e64 ZW |
2073 | break; |
2074 | } | |
2075 | } | |
2c07245f | 2076 | } |
8db9d77b | 2077 | |
8faf3b31 ZY |
2078 | temp = I915_READ(transconf_reg); |
2079 | /* BPC in transcoder is consistent with that in pipeconf */ | |
2080 | temp &= ~PIPE_BPC_MASK; | |
2081 | temp |= pipe_bpc; | |
2082 | I915_WRITE(transconf_reg, temp); | |
2083 | I915_READ(transconf_reg); | |
1b3c7a47 ZW |
2084 | udelay(100); |
2085 | ||
8db9d77b | 2086 | if (HAS_PCH_CPT(dev)) { |
e3421a18 ZW |
2087 | /* disable TRANS_DP_CTL */ |
2088 | int trans_dp_ctl = (pipe == 0) ? TRANS_DP_CTL_A : TRANS_DP_CTL_B; | |
2089 | int reg; | |
2090 | ||
2091 | reg = I915_READ(trans_dp_ctl); | |
2092 | reg &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK); | |
2093 | I915_WRITE(trans_dp_ctl, reg); | |
2094 | POSTING_READ(trans_dp_ctl); | |
8db9d77b ZW |
2095 | |
2096 | /* disable DPLL_SEL */ | |
2097 | temp = I915_READ(PCH_DPLL_SEL); | |
2098 | if (trans_dpll_sel == 0) | |
2099 | temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL); | |
2100 | else | |
2101 | temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL); | |
2102 | I915_WRITE(PCH_DPLL_SEL, temp); | |
2103 | I915_READ(PCH_DPLL_SEL); | |
2104 | ||
2105 | } | |
2106 | ||
2c07245f ZW |
2107 | /* disable PCH DPLL */ |
2108 | temp = I915_READ(pch_dpll_reg); | |
8db9d77b ZW |
2109 | I915_WRITE(pch_dpll_reg, temp & ~DPLL_VCO_ENABLE); |
2110 | I915_READ(pch_dpll_reg); | |
2c07245f | 2111 | |
1b3c7a47 | 2112 | if (HAS_eDP) { |
f2b115e6 | 2113 | ironlake_disable_pll_edp(crtc); |
2c07245f ZW |
2114 | } |
2115 | ||
8db9d77b | 2116 | /* Switch from PCDclk to Rawclk */ |
1b3c7a47 ZW |
2117 | temp = I915_READ(fdi_rx_reg); |
2118 | temp &= ~FDI_SEL_PCDCLK; | |
2119 | I915_WRITE(fdi_rx_reg, temp); | |
2120 | I915_READ(fdi_rx_reg); | |
2121 | ||
8db9d77b ZW |
2122 | /* Disable CPU FDI TX PLL */ |
2123 | temp = I915_READ(fdi_tx_reg); | |
2124 | I915_WRITE(fdi_tx_reg, temp & ~FDI_TX_PLL_ENABLE); | |
2125 | I915_READ(fdi_tx_reg); | |
2126 | udelay(100); | |
2127 | ||
1b3c7a47 ZW |
2128 | temp = I915_READ(fdi_rx_reg); |
2129 | temp &= ~FDI_RX_PLL_ENABLE; | |
2130 | I915_WRITE(fdi_rx_reg, temp); | |
2131 | I915_READ(fdi_rx_reg); | |
2132 | ||
2c07245f | 2133 | /* Wait for the clocks to turn off. */ |
1b3c7a47 | 2134 | udelay(100); |
2c07245f ZW |
2135 | break; |
2136 | } | |
2137 | } | |
2138 | ||
02e792fb DV |
2139 | static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable) |
2140 | { | |
2141 | struct intel_overlay *overlay; | |
03f77ea5 | 2142 | int ret; |
02e792fb DV |
2143 | |
2144 | if (!enable && intel_crtc->overlay) { | |
2145 | overlay = intel_crtc->overlay; | |
2146 | mutex_lock(&overlay->dev->struct_mutex); | |
03f77ea5 DV |
2147 | for (;;) { |
2148 | ret = intel_overlay_switch_off(overlay); | |
2149 | if (ret == 0) | |
2150 | break; | |
2151 | ||
2152 | ret = intel_overlay_recover_from_interrupt(overlay, 0); | |
2153 | if (ret != 0) { | |
2154 | /* overlay doesn't react anymore. Usually | |
2155 | * results in a black screen and an unkillable | |
2156 | * X server. */ | |
2157 | BUG(); | |
2158 | overlay->hw_wedged = HW_WEDGED; | |
2159 | break; | |
2160 | } | |
2161 | } | |
02e792fb DV |
2162 | mutex_unlock(&overlay->dev->struct_mutex); |
2163 | } | |
2164 | /* Let userspace switch the overlay on again. In most cases userspace | |
2165 | * has to recompute where to put it anyway. */ | |
2166 | ||
2167 | return; | |
2168 | } | |
2169 | ||
2c07245f | 2170 | static void i9xx_crtc_dpms(struct drm_crtc *crtc, int mode) |
79e53945 JB |
2171 | { |
2172 | struct drm_device *dev = crtc->dev; | |
79e53945 JB |
2173 | struct drm_i915_private *dev_priv = dev->dev_private; |
2174 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2175 | int pipe = intel_crtc->pipe; | |
80824003 | 2176 | int plane = intel_crtc->plane; |
79e53945 | 2177 | int dpll_reg = (pipe == 0) ? DPLL_A : DPLL_B; |
80824003 JB |
2178 | int dspcntr_reg = (plane == 0) ? DSPACNTR : DSPBCNTR; |
2179 | int dspbase_reg = (plane == 0) ? DSPAADDR : DSPBADDR; | |
79e53945 JB |
2180 | int pipeconf_reg = (pipe == 0) ? PIPEACONF : PIPEBCONF; |
2181 | u32 temp; | |
79e53945 JB |
2182 | |
2183 | /* XXX: When our outputs are all unaware of DPMS modes other than off | |
2184 | * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC. | |
2185 | */ | |
2186 | switch (mode) { | |
2187 | case DRM_MODE_DPMS_ON: | |
2188 | case DRM_MODE_DPMS_STANDBY: | |
2189 | case DRM_MODE_DPMS_SUSPEND: | |
629598da JB |
2190 | intel_update_watermarks(dev); |
2191 | ||
79e53945 JB |
2192 | /* Enable the DPLL */ |
2193 | temp = I915_READ(dpll_reg); | |
2194 | if ((temp & DPLL_VCO_ENABLE) == 0) { | |
2195 | I915_WRITE(dpll_reg, temp); | |
2196 | I915_READ(dpll_reg); | |
2197 | /* Wait for the clocks to stabilize. */ | |
2198 | udelay(150); | |
2199 | I915_WRITE(dpll_reg, temp | DPLL_VCO_ENABLE); | |
2200 | I915_READ(dpll_reg); | |
2201 | /* Wait for the clocks to stabilize. */ | |
2202 | udelay(150); | |
2203 | I915_WRITE(dpll_reg, temp | DPLL_VCO_ENABLE); | |
2204 | I915_READ(dpll_reg); | |
2205 | /* Wait for the clocks to stabilize. */ | |
2206 | udelay(150); | |
2207 | } | |
2208 | ||
2209 | /* Enable the pipe */ | |
2210 | temp = I915_READ(pipeconf_reg); | |
2211 | if ((temp & PIPEACONF_ENABLE) == 0) | |
2212 | I915_WRITE(pipeconf_reg, temp | PIPEACONF_ENABLE); | |
2213 | ||
2214 | /* Enable the plane */ | |
2215 | temp = I915_READ(dspcntr_reg); | |
2216 | if ((temp & DISPLAY_PLANE_ENABLE) == 0) { | |
2217 | I915_WRITE(dspcntr_reg, temp | DISPLAY_PLANE_ENABLE); | |
2218 | /* Flush the plane changes */ | |
2219 | I915_WRITE(dspbase_reg, I915_READ(dspbase_reg)); | |
2220 | } | |
2221 | ||
2222 | intel_crtc_load_lut(crtc); | |
2223 | ||
74dff282 JB |
2224 | if ((IS_I965G(dev) || plane == 0)) |
2225 | intel_update_fbc(crtc, &crtc->mode); | |
80824003 | 2226 | |
79e53945 | 2227 | /* Give the overlay scaler a chance to enable if it's on this pipe */ |
02e792fb | 2228 | intel_crtc_dpms_overlay(intel_crtc, true); |
79e53945 JB |
2229 | break; |
2230 | case DRM_MODE_DPMS_OFF: | |
7662c8bd | 2231 | intel_update_watermarks(dev); |
02e792fb | 2232 | |
79e53945 | 2233 | /* Give the overlay scaler a chance to disable if it's on this pipe */ |
02e792fb | 2234 | intel_crtc_dpms_overlay(intel_crtc, false); |
778c9026 | 2235 | drm_vblank_off(dev, pipe); |
79e53945 | 2236 | |
e70236a8 JB |
2237 | if (dev_priv->cfb_plane == plane && |
2238 | dev_priv->display.disable_fbc) | |
2239 | dev_priv->display.disable_fbc(dev); | |
80824003 | 2240 | |
79e53945 | 2241 | /* Disable the VGA plane that we never use */ |
24f119c7 | 2242 | i915_disable_vga(dev); |
79e53945 JB |
2243 | |
2244 | /* Disable display plane */ | |
2245 | temp = I915_READ(dspcntr_reg); | |
2246 | if ((temp & DISPLAY_PLANE_ENABLE) != 0) { | |
2247 | I915_WRITE(dspcntr_reg, temp & ~DISPLAY_PLANE_ENABLE); | |
2248 | /* Flush the plane changes */ | |
2249 | I915_WRITE(dspbase_reg, I915_READ(dspbase_reg)); | |
2250 | I915_READ(dspbase_reg); | |
2251 | } | |
2252 | ||
2253 | if (!IS_I9XX(dev)) { | |
2254 | /* Wait for vblank for the disable to take effect */ | |
2255 | intel_wait_for_vblank(dev); | |
2256 | } | |
2257 | ||
2258 | /* Next, disable display pipes */ | |
2259 | temp = I915_READ(pipeconf_reg); | |
2260 | if ((temp & PIPEACONF_ENABLE) != 0) { | |
2261 | I915_WRITE(pipeconf_reg, temp & ~PIPEACONF_ENABLE); | |
2262 | I915_READ(pipeconf_reg); | |
2263 | } | |
2264 | ||
2265 | /* Wait for vblank for the disable to take effect. */ | |
2266 | intel_wait_for_vblank(dev); | |
2267 | ||
2268 | temp = I915_READ(dpll_reg); | |
2269 | if ((temp & DPLL_VCO_ENABLE) != 0) { | |
2270 | I915_WRITE(dpll_reg, temp & ~DPLL_VCO_ENABLE); | |
2271 | I915_READ(dpll_reg); | |
2272 | } | |
2273 | ||
2274 | /* Wait for the clocks to turn off. */ | |
2275 | udelay(150); | |
2276 | break; | |
2277 | } | |
2c07245f ZW |
2278 | } |
2279 | ||
2280 | /** | |
2281 | * Sets the power management mode of the pipe and plane. | |
2282 | * | |
2283 | * This code should probably grow support for turning the cursor off and back | |
2284 | * on appropriately at the same time as we're turning the pipe off/on. | |
2285 | */ | |
2286 | static void intel_crtc_dpms(struct drm_crtc *crtc, int mode) | |
2287 | { | |
2288 | struct drm_device *dev = crtc->dev; | |
e70236a8 | 2289 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f ZW |
2290 | struct drm_i915_master_private *master_priv; |
2291 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2292 | int pipe = intel_crtc->pipe; | |
2293 | bool enabled; | |
2294 | ||
e70236a8 | 2295 | dev_priv->display.dpms(crtc, mode); |
79e53945 | 2296 | |
65655d4a DV |
2297 | intel_crtc->dpms_mode = mode; |
2298 | ||
79e53945 JB |
2299 | if (!dev->primary->master) |
2300 | return; | |
2301 | ||
2302 | master_priv = dev->primary->master->driver_priv; | |
2303 | if (!master_priv->sarea_priv) | |
2304 | return; | |
2305 | ||
2306 | enabled = crtc->enabled && mode != DRM_MODE_DPMS_OFF; | |
2307 | ||
2308 | switch (pipe) { | |
2309 | case 0: | |
2310 | master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0; | |
2311 | master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0; | |
2312 | break; | |
2313 | case 1: | |
2314 | master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0; | |
2315 | master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0; | |
2316 | break; | |
2317 | default: | |
2318 | DRM_ERROR("Can't update pipe %d in SAREA\n", pipe); | |
2319 | break; | |
2320 | } | |
79e53945 JB |
2321 | } |
2322 | ||
2323 | static void intel_crtc_prepare (struct drm_crtc *crtc) | |
2324 | { | |
2325 | struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private; | |
2326 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_OFF); | |
2327 | } | |
2328 | ||
2329 | static void intel_crtc_commit (struct drm_crtc *crtc) | |
2330 | { | |
2331 | struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private; | |
2332 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON); | |
2333 | } | |
2334 | ||
2335 | void intel_encoder_prepare (struct drm_encoder *encoder) | |
2336 | { | |
2337 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
2338 | /* lvds has its own version of prepare see intel_lvds_prepare */ | |
2339 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF); | |
2340 | } | |
2341 | ||
2342 | void intel_encoder_commit (struct drm_encoder *encoder) | |
2343 | { | |
2344 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
2345 | /* lvds has its own version of commit see intel_lvds_commit */ | |
2346 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON); | |
2347 | } | |
2348 | ||
2349 | static bool intel_crtc_mode_fixup(struct drm_crtc *crtc, | |
2350 | struct drm_display_mode *mode, | |
2351 | struct drm_display_mode *adjusted_mode) | |
2352 | { | |
2c07245f | 2353 | struct drm_device *dev = crtc->dev; |
bad720ff | 2354 | if (HAS_PCH_SPLIT(dev)) { |
2c07245f ZW |
2355 | /* FDI link clock is fixed at 2.7G */ |
2356 | if (mode->clock * 3 > 27000 * 4) | |
2357 | return MODE_CLOCK_HIGH; | |
2358 | } | |
734b4157 KH |
2359 | |
2360 | drm_mode_set_crtcinfo(adjusted_mode, 0); | |
79e53945 JB |
2361 | return true; |
2362 | } | |
2363 | ||
e70236a8 JB |
2364 | static int i945_get_display_clock_speed(struct drm_device *dev) |
2365 | { | |
2366 | return 400000; | |
2367 | } | |
79e53945 | 2368 | |
e70236a8 | 2369 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 2370 | { |
e70236a8 JB |
2371 | return 333000; |
2372 | } | |
79e53945 | 2373 | |
e70236a8 JB |
2374 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
2375 | { | |
2376 | return 200000; | |
2377 | } | |
79e53945 | 2378 | |
e70236a8 JB |
2379 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
2380 | { | |
2381 | u16 gcfgc = 0; | |
79e53945 | 2382 | |
e70236a8 JB |
2383 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
2384 | ||
2385 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
2386 | return 133000; | |
2387 | else { | |
2388 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
2389 | case GC_DISPLAY_CLOCK_333_MHZ: | |
2390 | return 333000; | |
2391 | default: | |
2392 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
2393 | return 190000; | |
79e53945 | 2394 | } |
e70236a8 JB |
2395 | } |
2396 | } | |
2397 | ||
2398 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
2399 | { | |
2400 | return 266000; | |
2401 | } | |
2402 | ||
2403 | static int i855_get_display_clock_speed(struct drm_device *dev) | |
2404 | { | |
2405 | u16 hpllcc = 0; | |
2406 | /* Assume that the hardware is in the high speed state. This | |
2407 | * should be the default. | |
2408 | */ | |
2409 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
2410 | case GC_CLOCK_133_200: | |
2411 | case GC_CLOCK_100_200: | |
2412 | return 200000; | |
2413 | case GC_CLOCK_166_250: | |
2414 | return 250000; | |
2415 | case GC_CLOCK_100_133: | |
79e53945 | 2416 | return 133000; |
e70236a8 | 2417 | } |
79e53945 | 2418 | |
e70236a8 JB |
2419 | /* Shouldn't happen */ |
2420 | return 0; | |
2421 | } | |
79e53945 | 2422 | |
e70236a8 JB |
2423 | static int i830_get_display_clock_speed(struct drm_device *dev) |
2424 | { | |
2425 | return 133000; | |
79e53945 JB |
2426 | } |
2427 | ||
79e53945 JB |
2428 | /** |
2429 | * Return the pipe currently connected to the panel fitter, | |
2430 | * or -1 if the panel fitter is not present or not in use | |
2431 | */ | |
02e792fb | 2432 | int intel_panel_fitter_pipe (struct drm_device *dev) |
79e53945 JB |
2433 | { |
2434 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2435 | u32 pfit_control; | |
2436 | ||
2437 | /* i830 doesn't have a panel fitter */ | |
2438 | if (IS_I830(dev)) | |
2439 | return -1; | |
2440 | ||
2441 | pfit_control = I915_READ(PFIT_CONTROL); | |
2442 | ||
2443 | /* See if the panel fitter is in use */ | |
2444 | if ((pfit_control & PFIT_ENABLE) == 0) | |
2445 | return -1; | |
2446 | ||
2447 | /* 965 can place panel fitter on either pipe */ | |
2448 | if (IS_I965G(dev)) | |
2449 | return (pfit_control >> 29) & 0x3; | |
2450 | ||
2451 | /* older chips can only use pipe 1 */ | |
2452 | return 1; | |
2453 | } | |
2454 | ||
2c07245f ZW |
2455 | struct fdi_m_n { |
2456 | u32 tu; | |
2457 | u32 gmch_m; | |
2458 | u32 gmch_n; | |
2459 | u32 link_m; | |
2460 | u32 link_n; | |
2461 | }; | |
2462 | ||
2463 | static void | |
2464 | fdi_reduce_ratio(u32 *num, u32 *den) | |
2465 | { | |
2466 | while (*num > 0xffffff || *den > 0xffffff) { | |
2467 | *num >>= 1; | |
2468 | *den >>= 1; | |
2469 | } | |
2470 | } | |
2471 | ||
2472 | #define DATA_N 0x800000 | |
2473 | #define LINK_N 0x80000 | |
2474 | ||
2475 | static void | |
f2b115e6 AJ |
2476 | ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock, |
2477 | int link_clock, struct fdi_m_n *m_n) | |
2c07245f ZW |
2478 | { |
2479 | u64 temp; | |
2480 | ||
2481 | m_n->tu = 64; /* default size */ | |
2482 | ||
2483 | temp = (u64) DATA_N * pixel_clock; | |
2484 | temp = div_u64(temp, link_clock); | |
58a27471 ZW |
2485 | m_n->gmch_m = div_u64(temp * bits_per_pixel, nlanes); |
2486 | m_n->gmch_m >>= 3; /* convert to bytes_per_pixel */ | |
2c07245f ZW |
2487 | m_n->gmch_n = DATA_N; |
2488 | fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n); | |
2489 | ||
2490 | temp = (u64) LINK_N * pixel_clock; | |
2491 | m_n->link_m = div_u64(temp, link_clock); | |
2492 | m_n->link_n = LINK_N; | |
2493 | fdi_reduce_ratio(&m_n->link_m, &m_n->link_n); | |
2494 | } | |
2495 | ||
2496 | ||
7662c8bd SL |
2497 | struct intel_watermark_params { |
2498 | unsigned long fifo_size; | |
2499 | unsigned long max_wm; | |
2500 | unsigned long default_wm; | |
2501 | unsigned long guard_size; | |
2502 | unsigned long cacheline_size; | |
2503 | }; | |
2504 | ||
f2b115e6 AJ |
2505 | /* Pineview has different values for various configs */ |
2506 | static struct intel_watermark_params pineview_display_wm = { | |
2507 | PINEVIEW_DISPLAY_FIFO, | |
2508 | PINEVIEW_MAX_WM, | |
2509 | PINEVIEW_DFT_WM, | |
2510 | PINEVIEW_GUARD_WM, | |
2511 | PINEVIEW_FIFO_LINE_SIZE | |
7662c8bd | 2512 | }; |
f2b115e6 AJ |
2513 | static struct intel_watermark_params pineview_display_hplloff_wm = { |
2514 | PINEVIEW_DISPLAY_FIFO, | |
2515 | PINEVIEW_MAX_WM, | |
2516 | PINEVIEW_DFT_HPLLOFF_WM, | |
2517 | PINEVIEW_GUARD_WM, | |
2518 | PINEVIEW_FIFO_LINE_SIZE | |
7662c8bd | 2519 | }; |
f2b115e6 AJ |
2520 | static struct intel_watermark_params pineview_cursor_wm = { |
2521 | PINEVIEW_CURSOR_FIFO, | |
2522 | PINEVIEW_CURSOR_MAX_WM, | |
2523 | PINEVIEW_CURSOR_DFT_WM, | |
2524 | PINEVIEW_CURSOR_GUARD_WM, | |
2525 | PINEVIEW_FIFO_LINE_SIZE, | |
7662c8bd | 2526 | }; |
f2b115e6 AJ |
2527 | static struct intel_watermark_params pineview_cursor_hplloff_wm = { |
2528 | PINEVIEW_CURSOR_FIFO, | |
2529 | PINEVIEW_CURSOR_MAX_WM, | |
2530 | PINEVIEW_CURSOR_DFT_WM, | |
2531 | PINEVIEW_CURSOR_GUARD_WM, | |
2532 | PINEVIEW_FIFO_LINE_SIZE | |
7662c8bd | 2533 | }; |
0e442c60 JB |
2534 | static struct intel_watermark_params g4x_wm_info = { |
2535 | G4X_FIFO_SIZE, | |
2536 | G4X_MAX_WM, | |
2537 | G4X_MAX_WM, | |
2538 | 2, | |
2539 | G4X_FIFO_LINE_SIZE, | |
2540 | }; | |
7662c8bd | 2541 | static struct intel_watermark_params i945_wm_info = { |
dff33cfc | 2542 | I945_FIFO_SIZE, |
7662c8bd SL |
2543 | I915_MAX_WM, |
2544 | 1, | |
dff33cfc JB |
2545 | 2, |
2546 | I915_FIFO_LINE_SIZE | |
7662c8bd SL |
2547 | }; |
2548 | static struct intel_watermark_params i915_wm_info = { | |
dff33cfc | 2549 | I915_FIFO_SIZE, |
7662c8bd SL |
2550 | I915_MAX_WM, |
2551 | 1, | |
dff33cfc | 2552 | 2, |
7662c8bd SL |
2553 | I915_FIFO_LINE_SIZE |
2554 | }; | |
2555 | static struct intel_watermark_params i855_wm_info = { | |
2556 | I855GM_FIFO_SIZE, | |
2557 | I915_MAX_WM, | |
2558 | 1, | |
dff33cfc | 2559 | 2, |
7662c8bd SL |
2560 | I830_FIFO_LINE_SIZE |
2561 | }; | |
2562 | static struct intel_watermark_params i830_wm_info = { | |
2563 | I830_FIFO_SIZE, | |
2564 | I915_MAX_WM, | |
2565 | 1, | |
dff33cfc | 2566 | 2, |
7662c8bd SL |
2567 | I830_FIFO_LINE_SIZE |
2568 | }; | |
2569 | ||
7f8a8569 ZW |
2570 | static struct intel_watermark_params ironlake_display_wm_info = { |
2571 | ILK_DISPLAY_FIFO, | |
2572 | ILK_DISPLAY_MAXWM, | |
2573 | ILK_DISPLAY_DFTWM, | |
2574 | 2, | |
2575 | ILK_FIFO_LINE_SIZE | |
2576 | }; | |
2577 | ||
2578 | static struct intel_watermark_params ironlake_display_srwm_info = { | |
2579 | ILK_DISPLAY_SR_FIFO, | |
2580 | ILK_DISPLAY_MAX_SRWM, | |
2581 | ILK_DISPLAY_DFT_SRWM, | |
2582 | 2, | |
2583 | ILK_FIFO_LINE_SIZE | |
2584 | }; | |
2585 | ||
2586 | static struct intel_watermark_params ironlake_cursor_srwm_info = { | |
2587 | ILK_CURSOR_SR_FIFO, | |
2588 | ILK_CURSOR_MAX_SRWM, | |
2589 | ILK_CURSOR_DFT_SRWM, | |
2590 | 2, | |
2591 | ILK_FIFO_LINE_SIZE | |
2592 | }; | |
2593 | ||
dff33cfc JB |
2594 | /** |
2595 | * intel_calculate_wm - calculate watermark level | |
2596 | * @clock_in_khz: pixel clock | |
2597 | * @wm: chip FIFO params | |
2598 | * @pixel_size: display pixel size | |
2599 | * @latency_ns: memory latency for the platform | |
2600 | * | |
2601 | * Calculate the watermark level (the level at which the display plane will | |
2602 | * start fetching from memory again). Each chip has a different display | |
2603 | * FIFO size and allocation, so the caller needs to figure that out and pass | |
2604 | * in the correct intel_watermark_params structure. | |
2605 | * | |
2606 | * As the pixel clock runs, the FIFO will be drained at a rate that depends | |
2607 | * on the pixel size. When it reaches the watermark level, it'll start | |
2608 | * fetching FIFO line sized based chunks from memory until the FIFO fills | |
2609 | * past the watermark point. If the FIFO drains completely, a FIFO underrun | |
2610 | * will occur, and a display engine hang could result. | |
2611 | */ | |
7662c8bd SL |
2612 | static unsigned long intel_calculate_wm(unsigned long clock_in_khz, |
2613 | struct intel_watermark_params *wm, | |
2614 | int pixel_size, | |
2615 | unsigned long latency_ns) | |
2616 | { | |
390c4dd4 | 2617 | long entries_required, wm_size; |
dff33cfc | 2618 | |
d660467c JB |
2619 | /* |
2620 | * Note: we need to make sure we don't overflow for various clock & | |
2621 | * latency values. | |
2622 | * clocks go from a few thousand to several hundred thousand. | |
2623 | * latency is usually a few thousand | |
2624 | */ | |
2625 | entries_required = ((clock_in_khz / 1000) * pixel_size * latency_ns) / | |
2626 | 1000; | |
dff33cfc | 2627 | entries_required /= wm->cacheline_size; |
7662c8bd | 2628 | |
28c97730 | 2629 | DRM_DEBUG_KMS("FIFO entries required for mode: %d\n", entries_required); |
dff33cfc JB |
2630 | |
2631 | wm_size = wm->fifo_size - (entries_required + wm->guard_size); | |
2632 | ||
28c97730 | 2633 | DRM_DEBUG_KMS("FIFO watermark level: %d\n", wm_size); |
7662c8bd | 2634 | |
390c4dd4 JB |
2635 | /* Don't promote wm_size to unsigned... */ |
2636 | if (wm_size > (long)wm->max_wm) | |
7662c8bd | 2637 | wm_size = wm->max_wm; |
390c4dd4 | 2638 | if (wm_size <= 0) |
7662c8bd SL |
2639 | wm_size = wm->default_wm; |
2640 | return wm_size; | |
2641 | } | |
2642 | ||
2643 | struct cxsr_latency { | |
2644 | int is_desktop; | |
95534263 | 2645 | int is_ddr3; |
7662c8bd SL |
2646 | unsigned long fsb_freq; |
2647 | unsigned long mem_freq; | |
2648 | unsigned long display_sr; | |
2649 | unsigned long display_hpll_disable; | |
2650 | unsigned long cursor_sr; | |
2651 | unsigned long cursor_hpll_disable; | |
2652 | }; | |
2653 | ||
2654 | static struct cxsr_latency cxsr_latency_table[] = { | |
95534263 LP |
2655 | {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */ |
2656 | {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */ | |
2657 | {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */ | |
2658 | {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */ | |
2659 | {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */ | |
2660 | ||
2661 | {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */ | |
2662 | {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */ | |
2663 | {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */ | |
2664 | {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */ | |
2665 | {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */ | |
2666 | ||
2667 | {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */ | |
2668 | {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */ | |
2669 | {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */ | |
2670 | {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */ | |
2671 | {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */ | |
2672 | ||
2673 | {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */ | |
2674 | {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */ | |
2675 | {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */ | |
2676 | {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */ | |
2677 | {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */ | |
2678 | ||
2679 | {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */ | |
2680 | {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */ | |
2681 | {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */ | |
2682 | {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */ | |
2683 | {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */ | |
2684 | ||
2685 | {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */ | |
2686 | {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */ | |
2687 | {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */ | |
2688 | {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */ | |
2689 | {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */ | |
7662c8bd SL |
2690 | }; |
2691 | ||
95534263 LP |
2692 | static struct cxsr_latency *intel_get_cxsr_latency(int is_desktop, int is_ddr3, |
2693 | int fsb, int mem) | |
7662c8bd SL |
2694 | { |
2695 | int i; | |
2696 | struct cxsr_latency *latency; | |
2697 | ||
2698 | if (fsb == 0 || mem == 0) | |
2699 | return NULL; | |
2700 | ||
2701 | for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) { | |
2702 | latency = &cxsr_latency_table[i]; | |
2703 | if (is_desktop == latency->is_desktop && | |
95534263 | 2704 | is_ddr3 == latency->is_ddr3 && |
decbbcda JSR |
2705 | fsb == latency->fsb_freq && mem == latency->mem_freq) |
2706 | return latency; | |
7662c8bd | 2707 | } |
decbbcda | 2708 | |
28c97730 | 2709 | DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n"); |
decbbcda JSR |
2710 | |
2711 | return NULL; | |
7662c8bd SL |
2712 | } |
2713 | ||
f2b115e6 | 2714 | static void pineview_disable_cxsr(struct drm_device *dev) |
7662c8bd SL |
2715 | { |
2716 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2717 | u32 reg; | |
2718 | ||
2719 | /* deactivate cxsr */ | |
2720 | reg = I915_READ(DSPFW3); | |
f2b115e6 | 2721 | reg &= ~(PINEVIEW_SELF_REFRESH_EN); |
7662c8bd SL |
2722 | I915_WRITE(DSPFW3, reg); |
2723 | DRM_INFO("Big FIFO is disabled\n"); | |
2724 | } | |
2725 | ||
bcc24fb4 JB |
2726 | /* |
2727 | * Latency for FIFO fetches is dependent on several factors: | |
2728 | * - memory configuration (speed, channels) | |
2729 | * - chipset | |
2730 | * - current MCH state | |
2731 | * It can be fairly high in some situations, so here we assume a fairly | |
2732 | * pessimal value. It's a tradeoff between extra memory fetches (if we | |
2733 | * set this value too high, the FIFO will fetch frequently to stay full) | |
2734 | * and power consumption (set it too low to save power and we might see | |
2735 | * FIFO underruns and display "flicker"). | |
2736 | * | |
2737 | * A value of 5us seems to be a good balance; safe for very low end | |
2738 | * platforms but not overly aggressive on lower latency configs. | |
2739 | */ | |
69e302a9 | 2740 | static const int latency_ns = 5000; |
7662c8bd | 2741 | |
e70236a8 | 2742 | static int i9xx_get_fifo_size(struct drm_device *dev, int plane) |
dff33cfc JB |
2743 | { |
2744 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2745 | uint32_t dsparb = I915_READ(DSPARB); | |
2746 | int size; | |
2747 | ||
e70236a8 | 2748 | if (plane == 0) |
f3601326 | 2749 | size = dsparb & 0x7f; |
e70236a8 JB |
2750 | else |
2751 | size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - | |
2752 | (dsparb & 0x7f); | |
dff33cfc | 2753 | |
28c97730 ZY |
2754 | DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb, |
2755 | plane ? "B" : "A", size); | |
dff33cfc JB |
2756 | |
2757 | return size; | |
2758 | } | |
7662c8bd | 2759 | |
e70236a8 JB |
2760 | static int i85x_get_fifo_size(struct drm_device *dev, int plane) |
2761 | { | |
2762 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2763 | uint32_t dsparb = I915_READ(DSPARB); | |
2764 | int size; | |
2765 | ||
2766 | if (plane == 0) | |
2767 | size = dsparb & 0x1ff; | |
2768 | else | |
2769 | size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - | |
2770 | (dsparb & 0x1ff); | |
2771 | size >>= 1; /* Convert to cachelines */ | |
dff33cfc | 2772 | |
28c97730 ZY |
2773 | DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb, |
2774 | plane ? "B" : "A", size); | |
dff33cfc JB |
2775 | |
2776 | return size; | |
2777 | } | |
7662c8bd | 2778 | |
e70236a8 JB |
2779 | static int i845_get_fifo_size(struct drm_device *dev, int plane) |
2780 | { | |
2781 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2782 | uint32_t dsparb = I915_READ(DSPARB); | |
2783 | int size; | |
2784 | ||
2785 | size = dsparb & 0x7f; | |
2786 | size >>= 2; /* Convert to cachelines */ | |
2787 | ||
28c97730 ZY |
2788 | DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb, |
2789 | plane ? "B" : "A", | |
e70236a8 JB |
2790 | size); |
2791 | ||
2792 | return size; | |
2793 | } | |
2794 | ||
2795 | static int i830_get_fifo_size(struct drm_device *dev, int plane) | |
2796 | { | |
2797 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2798 | uint32_t dsparb = I915_READ(DSPARB); | |
2799 | int size; | |
2800 | ||
2801 | size = dsparb & 0x7f; | |
2802 | size >>= 1; /* Convert to cachelines */ | |
2803 | ||
28c97730 ZY |
2804 | DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb, |
2805 | plane ? "B" : "A", size); | |
e70236a8 JB |
2806 | |
2807 | return size; | |
2808 | } | |
2809 | ||
d4294342 ZY |
2810 | static void pineview_update_wm(struct drm_device *dev, int planea_clock, |
2811 | int planeb_clock, int sr_hdisplay, int pixel_size) | |
2812 | { | |
2813 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2814 | u32 reg; | |
2815 | unsigned long wm; | |
2816 | struct cxsr_latency *latency; | |
2817 | int sr_clock; | |
2818 | ||
95534263 LP |
2819 | latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3, |
2820 | dev_priv->fsb_freq, dev_priv->mem_freq); | |
d4294342 ZY |
2821 | if (!latency) { |
2822 | DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n"); | |
2823 | pineview_disable_cxsr(dev); | |
2824 | return; | |
2825 | } | |
2826 | ||
2827 | if (!planea_clock || !planeb_clock) { | |
2828 | sr_clock = planea_clock ? planea_clock : planeb_clock; | |
2829 | ||
2830 | /* Display SR */ | |
2831 | wm = intel_calculate_wm(sr_clock, &pineview_display_wm, | |
2832 | pixel_size, latency->display_sr); | |
2833 | reg = I915_READ(DSPFW1); | |
2834 | reg &= ~DSPFW_SR_MASK; | |
2835 | reg |= wm << DSPFW_SR_SHIFT; | |
2836 | I915_WRITE(DSPFW1, reg); | |
2837 | DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg); | |
2838 | ||
2839 | /* cursor SR */ | |
2840 | wm = intel_calculate_wm(sr_clock, &pineview_cursor_wm, | |
2841 | pixel_size, latency->cursor_sr); | |
2842 | reg = I915_READ(DSPFW3); | |
2843 | reg &= ~DSPFW_CURSOR_SR_MASK; | |
2844 | reg |= (wm & 0x3f) << DSPFW_CURSOR_SR_SHIFT; | |
2845 | I915_WRITE(DSPFW3, reg); | |
2846 | ||
2847 | /* Display HPLL off SR */ | |
2848 | wm = intel_calculate_wm(sr_clock, &pineview_display_hplloff_wm, | |
2849 | pixel_size, latency->display_hpll_disable); | |
2850 | reg = I915_READ(DSPFW3); | |
2851 | reg &= ~DSPFW_HPLL_SR_MASK; | |
2852 | reg |= wm & DSPFW_HPLL_SR_MASK; | |
2853 | I915_WRITE(DSPFW3, reg); | |
2854 | ||
2855 | /* cursor HPLL off SR */ | |
2856 | wm = intel_calculate_wm(sr_clock, &pineview_cursor_hplloff_wm, | |
2857 | pixel_size, latency->cursor_hpll_disable); | |
2858 | reg = I915_READ(DSPFW3); | |
2859 | reg &= ~DSPFW_HPLL_CURSOR_MASK; | |
2860 | reg |= (wm & 0x3f) << DSPFW_HPLL_CURSOR_SHIFT; | |
2861 | I915_WRITE(DSPFW3, reg); | |
2862 | DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg); | |
2863 | ||
2864 | /* activate cxsr */ | |
2865 | reg = I915_READ(DSPFW3); | |
2866 | reg |= PINEVIEW_SELF_REFRESH_EN; | |
2867 | I915_WRITE(DSPFW3, reg); | |
2868 | DRM_DEBUG_KMS("Self-refresh is enabled\n"); | |
2869 | } else { | |
2870 | pineview_disable_cxsr(dev); | |
2871 | DRM_DEBUG_KMS("Self-refresh is disabled\n"); | |
2872 | } | |
2873 | } | |
2874 | ||
0e442c60 JB |
2875 | static void g4x_update_wm(struct drm_device *dev, int planea_clock, |
2876 | int planeb_clock, int sr_hdisplay, int pixel_size) | |
652c393a JB |
2877 | { |
2878 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0e442c60 JB |
2879 | int total_size, cacheline_size; |
2880 | int planea_wm, planeb_wm, cursora_wm, cursorb_wm, cursor_sr; | |
2881 | struct intel_watermark_params planea_params, planeb_params; | |
2882 | unsigned long line_time_us; | |
2883 | int sr_clock, sr_entries = 0, entries_required; | |
652c393a | 2884 | |
0e442c60 JB |
2885 | /* Create copies of the base settings for each pipe */ |
2886 | planea_params = planeb_params = g4x_wm_info; | |
2887 | ||
2888 | /* Grab a couple of global values before we overwrite them */ | |
2889 | total_size = planea_params.fifo_size; | |
2890 | cacheline_size = planea_params.cacheline_size; | |
2891 | ||
2892 | /* | |
2893 | * Note: we need to make sure we don't overflow for various clock & | |
2894 | * latency values. | |
2895 | * clocks go from a few thousand to several hundred thousand. | |
2896 | * latency is usually a few thousand | |
2897 | */ | |
2898 | entries_required = ((planea_clock / 1000) * pixel_size * latency_ns) / | |
2899 | 1000; | |
2900 | entries_required /= G4X_FIFO_LINE_SIZE; | |
2901 | planea_wm = entries_required + planea_params.guard_size; | |
2902 | ||
2903 | entries_required = ((planeb_clock / 1000) * pixel_size * latency_ns) / | |
2904 | 1000; | |
2905 | entries_required /= G4X_FIFO_LINE_SIZE; | |
2906 | planeb_wm = entries_required + planeb_params.guard_size; | |
2907 | ||
2908 | cursora_wm = cursorb_wm = 16; | |
2909 | cursor_sr = 32; | |
2910 | ||
2911 | DRM_DEBUG("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm); | |
2912 | ||
2913 | /* Calc sr entries for one plane configs */ | |
2914 | if (sr_hdisplay && (!planea_clock || !planeb_clock)) { | |
2915 | /* self-refresh has much higher latency */ | |
69e302a9 | 2916 | static const int sr_latency_ns = 12000; |
0e442c60 JB |
2917 | |
2918 | sr_clock = planea_clock ? planea_clock : planeb_clock; | |
2919 | line_time_us = ((sr_hdisplay * 1000) / sr_clock); | |
2920 | ||
2921 | /* Use ns/us then divide to preserve precision */ | |
2922 | sr_entries = (((sr_latency_ns / line_time_us) + 1) * | |
2923 | pixel_size * sr_hdisplay) / 1000; | |
2924 | sr_entries = roundup(sr_entries / cacheline_size, 1); | |
2925 | DRM_DEBUG("self-refresh entries: %d\n", sr_entries); | |
2926 | I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN); | |
33c5fd12 DJ |
2927 | } else { |
2928 | /* Turn off self refresh if both pipes are enabled */ | |
2929 | I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF) | |
2930 | & ~FW_BLC_SELF_EN); | |
0e442c60 JB |
2931 | } |
2932 | ||
2933 | DRM_DEBUG("Setting FIFO watermarks - A: %d, B: %d, SR %d\n", | |
2934 | planea_wm, planeb_wm, sr_entries); | |
2935 | ||
2936 | planea_wm &= 0x3f; | |
2937 | planeb_wm &= 0x3f; | |
2938 | ||
2939 | I915_WRITE(DSPFW1, (sr_entries << DSPFW_SR_SHIFT) | | |
2940 | (cursorb_wm << DSPFW_CURSORB_SHIFT) | | |
2941 | (planeb_wm << DSPFW_PLANEB_SHIFT) | planea_wm); | |
2942 | I915_WRITE(DSPFW2, (I915_READ(DSPFW2) & DSPFW_CURSORA_MASK) | | |
2943 | (cursora_wm << DSPFW_CURSORA_SHIFT)); | |
2944 | /* HPLL off in SR has some issues on G4x... disable it */ | |
2945 | I915_WRITE(DSPFW3, (I915_READ(DSPFW3) & ~DSPFW_HPLL_SR_EN) | | |
2946 | (cursor_sr << DSPFW_CURSOR_SR_SHIFT)); | |
652c393a JB |
2947 | } |
2948 | ||
1dc7546d JB |
2949 | static void i965_update_wm(struct drm_device *dev, int planea_clock, |
2950 | int planeb_clock, int sr_hdisplay, int pixel_size) | |
7662c8bd SL |
2951 | { |
2952 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1dc7546d JB |
2953 | unsigned long line_time_us; |
2954 | int sr_clock, sr_entries, srwm = 1; | |
2955 | ||
2956 | /* Calc sr entries for one plane configs */ | |
2957 | if (sr_hdisplay && (!planea_clock || !planeb_clock)) { | |
2958 | /* self-refresh has much higher latency */ | |
69e302a9 | 2959 | static const int sr_latency_ns = 12000; |
1dc7546d JB |
2960 | |
2961 | sr_clock = planea_clock ? planea_clock : planeb_clock; | |
2962 | line_time_us = ((sr_hdisplay * 1000) / sr_clock); | |
2963 | ||
2964 | /* Use ns/us then divide to preserve precision */ | |
2965 | sr_entries = (((sr_latency_ns / line_time_us) + 1) * | |
2966 | pixel_size * sr_hdisplay) / 1000; | |
2967 | sr_entries = roundup(sr_entries / I915_FIFO_LINE_SIZE, 1); | |
2968 | DRM_DEBUG("self-refresh entries: %d\n", sr_entries); | |
2969 | srwm = I945_FIFO_SIZE - sr_entries; | |
2970 | if (srwm < 0) | |
2971 | srwm = 1; | |
2972 | srwm &= 0x3f; | |
adcdbc66 JB |
2973 | if (IS_I965GM(dev)) |
2974 | I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN); | |
33c5fd12 DJ |
2975 | } else { |
2976 | /* Turn off self refresh if both pipes are enabled */ | |
adcdbc66 JB |
2977 | if (IS_I965GM(dev)) |
2978 | I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF) | |
2979 | & ~FW_BLC_SELF_EN); | |
1dc7546d | 2980 | } |
7662c8bd | 2981 | |
1dc7546d JB |
2982 | DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n", |
2983 | srwm); | |
7662c8bd SL |
2984 | |
2985 | /* 965 has limitations... */ | |
1dc7546d JB |
2986 | I915_WRITE(DSPFW1, (srwm << DSPFW_SR_SHIFT) | (8 << 16) | (8 << 8) | |
2987 | (8 << 0)); | |
7662c8bd SL |
2988 | I915_WRITE(DSPFW2, (8 << 8) | (8 << 0)); |
2989 | } | |
2990 | ||
2991 | static void i9xx_update_wm(struct drm_device *dev, int planea_clock, | |
2992 | int planeb_clock, int sr_hdisplay, int pixel_size) | |
2993 | { | |
2994 | struct drm_i915_private *dev_priv = dev->dev_private; | |
dff33cfc JB |
2995 | uint32_t fwater_lo; |
2996 | uint32_t fwater_hi; | |
2997 | int total_size, cacheline_size, cwm, srwm = 1; | |
2998 | int planea_wm, planeb_wm; | |
2999 | struct intel_watermark_params planea_params, planeb_params; | |
7662c8bd SL |
3000 | unsigned long line_time_us; |
3001 | int sr_clock, sr_entries = 0; | |
3002 | ||
dff33cfc | 3003 | /* Create copies of the base settings for each pipe */ |
7662c8bd | 3004 | if (IS_I965GM(dev) || IS_I945GM(dev)) |
dff33cfc | 3005 | planea_params = planeb_params = i945_wm_info; |
7662c8bd | 3006 | else if (IS_I9XX(dev)) |
dff33cfc | 3007 | planea_params = planeb_params = i915_wm_info; |
7662c8bd | 3008 | else |
dff33cfc | 3009 | planea_params = planeb_params = i855_wm_info; |
7662c8bd | 3010 | |
dff33cfc JB |
3011 | /* Grab a couple of global values before we overwrite them */ |
3012 | total_size = planea_params.fifo_size; | |
3013 | cacheline_size = planea_params.cacheline_size; | |
7662c8bd | 3014 | |
dff33cfc | 3015 | /* Update per-plane FIFO sizes */ |
e70236a8 JB |
3016 | planea_params.fifo_size = dev_priv->display.get_fifo_size(dev, 0); |
3017 | planeb_params.fifo_size = dev_priv->display.get_fifo_size(dev, 1); | |
7662c8bd | 3018 | |
dff33cfc JB |
3019 | planea_wm = intel_calculate_wm(planea_clock, &planea_params, |
3020 | pixel_size, latency_ns); | |
3021 | planeb_wm = intel_calculate_wm(planeb_clock, &planeb_params, | |
3022 | pixel_size, latency_ns); | |
28c97730 | 3023 | DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm); |
7662c8bd SL |
3024 | |
3025 | /* | |
3026 | * Overlay gets an aggressive default since video jitter is bad. | |
3027 | */ | |
3028 | cwm = 2; | |
3029 | ||
dff33cfc | 3030 | /* Calc sr entries for one plane configs */ |
652c393a JB |
3031 | if (HAS_FW_BLC(dev) && sr_hdisplay && |
3032 | (!planea_clock || !planeb_clock)) { | |
dff33cfc | 3033 | /* self-refresh has much higher latency */ |
69e302a9 | 3034 | static const int sr_latency_ns = 6000; |
dff33cfc | 3035 | |
7662c8bd | 3036 | sr_clock = planea_clock ? planea_clock : planeb_clock; |
dff33cfc JB |
3037 | line_time_us = ((sr_hdisplay * 1000) / sr_clock); |
3038 | ||
3039 | /* Use ns/us then divide to preserve precision */ | |
3040 | sr_entries = (((sr_latency_ns / line_time_us) + 1) * | |
3041 | pixel_size * sr_hdisplay) / 1000; | |
3042 | sr_entries = roundup(sr_entries / cacheline_size, 1); | |
28c97730 | 3043 | DRM_DEBUG_KMS("self-refresh entries: %d\n", sr_entries); |
dff33cfc JB |
3044 | srwm = total_size - sr_entries; |
3045 | if (srwm < 0) | |
3046 | srwm = 1; | |
ee980b80 LP |
3047 | |
3048 | if (IS_I945G(dev) || IS_I945GM(dev)) | |
3049 | I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_FIFO_MASK | (srwm & 0xff)); | |
3050 | else if (IS_I915GM(dev)) { | |
3051 | /* 915M has a smaller SRWM field */ | |
3052 | I915_WRITE(FW_BLC_SELF, srwm & 0x3f); | |
3053 | I915_WRITE(INSTPM, I915_READ(INSTPM) | INSTPM_SELF_EN); | |
3054 | } | |
33c5fd12 DJ |
3055 | } else { |
3056 | /* Turn off self refresh if both pipes are enabled */ | |
ee980b80 LP |
3057 | if (IS_I945G(dev) || IS_I945GM(dev)) { |
3058 | I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF) | |
3059 | & ~FW_BLC_SELF_EN); | |
3060 | } else if (IS_I915GM(dev)) { | |
3061 | I915_WRITE(INSTPM, I915_READ(INSTPM) & ~INSTPM_SELF_EN); | |
3062 | } | |
7662c8bd SL |
3063 | } |
3064 | ||
28c97730 | 3065 | DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n", |
dff33cfc | 3066 | planea_wm, planeb_wm, cwm, srwm); |
7662c8bd | 3067 | |
dff33cfc JB |
3068 | fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f); |
3069 | fwater_hi = (cwm & 0x1f); | |
3070 | ||
3071 | /* Set request length to 8 cachelines per fetch */ | |
3072 | fwater_lo = fwater_lo | (1 << 24) | (1 << 8); | |
3073 | fwater_hi = fwater_hi | (1 << 8); | |
7662c8bd SL |
3074 | |
3075 | I915_WRITE(FW_BLC, fwater_lo); | |
3076 | I915_WRITE(FW_BLC2, fwater_hi); | |
7662c8bd SL |
3077 | } |
3078 | ||
e70236a8 JB |
3079 | static void i830_update_wm(struct drm_device *dev, int planea_clock, int unused, |
3080 | int unused2, int pixel_size) | |
7662c8bd SL |
3081 | { |
3082 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f3601326 | 3083 | uint32_t fwater_lo = I915_READ(FW_BLC) & ~0xfff; |
dff33cfc | 3084 | int planea_wm; |
7662c8bd | 3085 | |
e70236a8 | 3086 | i830_wm_info.fifo_size = dev_priv->display.get_fifo_size(dev, 0); |
7662c8bd | 3087 | |
dff33cfc JB |
3088 | planea_wm = intel_calculate_wm(planea_clock, &i830_wm_info, |
3089 | pixel_size, latency_ns); | |
f3601326 JB |
3090 | fwater_lo |= (3<<8) | planea_wm; |
3091 | ||
28c97730 | 3092 | DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm); |
7662c8bd SL |
3093 | |
3094 | I915_WRITE(FW_BLC, fwater_lo); | |
3095 | } | |
3096 | ||
7f8a8569 ZW |
3097 | #define ILK_LP0_PLANE_LATENCY 700 |
3098 | ||
3099 | static void ironlake_update_wm(struct drm_device *dev, int planea_clock, | |
3100 | int planeb_clock, int sr_hdisplay, int pixel_size) | |
3101 | { | |
3102 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3103 | int planea_wm, planeb_wm, cursora_wm, cursorb_wm; | |
3104 | int sr_wm, cursor_wm; | |
3105 | unsigned long line_time_us; | |
3106 | int sr_clock, entries_required; | |
3107 | u32 reg_value; | |
3108 | ||
3109 | /* Calculate and update the watermark for plane A */ | |
3110 | if (planea_clock) { | |
3111 | entries_required = ((planea_clock / 1000) * pixel_size * | |
3112 | ILK_LP0_PLANE_LATENCY) / 1000; | |
3113 | entries_required = DIV_ROUND_UP(entries_required, | |
3114 | ironlake_display_wm_info.cacheline_size); | |
3115 | planea_wm = entries_required + | |
3116 | ironlake_display_wm_info.guard_size; | |
3117 | ||
3118 | if (planea_wm > (int)ironlake_display_wm_info.max_wm) | |
3119 | planea_wm = ironlake_display_wm_info.max_wm; | |
3120 | ||
3121 | cursora_wm = 16; | |
3122 | reg_value = I915_READ(WM0_PIPEA_ILK); | |
3123 | reg_value &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK); | |
3124 | reg_value |= (planea_wm << WM0_PIPE_PLANE_SHIFT) | | |
3125 | (cursora_wm & WM0_PIPE_CURSOR_MASK); | |
3126 | I915_WRITE(WM0_PIPEA_ILK, reg_value); | |
3127 | DRM_DEBUG_KMS("FIFO watermarks For pipe A - plane %d, " | |
3128 | "cursor: %d\n", planea_wm, cursora_wm); | |
3129 | } | |
3130 | /* Calculate and update the watermark for plane B */ | |
3131 | if (planeb_clock) { | |
3132 | entries_required = ((planeb_clock / 1000) * pixel_size * | |
3133 | ILK_LP0_PLANE_LATENCY) / 1000; | |
3134 | entries_required = DIV_ROUND_UP(entries_required, | |
3135 | ironlake_display_wm_info.cacheline_size); | |
3136 | planeb_wm = entries_required + | |
3137 | ironlake_display_wm_info.guard_size; | |
3138 | ||
3139 | if (planeb_wm > (int)ironlake_display_wm_info.max_wm) | |
3140 | planeb_wm = ironlake_display_wm_info.max_wm; | |
3141 | ||
3142 | cursorb_wm = 16; | |
3143 | reg_value = I915_READ(WM0_PIPEB_ILK); | |
3144 | reg_value &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK); | |
3145 | reg_value |= (planeb_wm << WM0_PIPE_PLANE_SHIFT) | | |
3146 | (cursorb_wm & WM0_PIPE_CURSOR_MASK); | |
3147 | I915_WRITE(WM0_PIPEB_ILK, reg_value); | |
3148 | DRM_DEBUG_KMS("FIFO watermarks For pipe B - plane %d, " | |
3149 | "cursor: %d\n", planeb_wm, cursorb_wm); | |
3150 | } | |
3151 | ||
3152 | /* | |
3153 | * Calculate and update the self-refresh watermark only when one | |
3154 | * display plane is used. | |
3155 | */ | |
3156 | if (!planea_clock || !planeb_clock) { | |
3157 | int line_count; | |
3158 | /* Read the self-refresh latency. The unit is 0.5us */ | |
3159 | int ilk_sr_latency = I915_READ(MLTR_ILK) & ILK_SRLT_MASK; | |
3160 | ||
3161 | sr_clock = planea_clock ? planea_clock : planeb_clock; | |
3162 | line_time_us = ((sr_hdisplay * 1000) / sr_clock); | |
3163 | ||
3164 | /* Use ns/us then divide to preserve precision */ | |
3165 | line_count = ((ilk_sr_latency * 500) / line_time_us + 1000) | |
3166 | / 1000; | |
3167 | ||
3168 | /* calculate the self-refresh watermark for display plane */ | |
3169 | entries_required = line_count * sr_hdisplay * pixel_size; | |
3170 | entries_required = DIV_ROUND_UP(entries_required, | |
3171 | ironlake_display_srwm_info.cacheline_size); | |
3172 | sr_wm = entries_required + | |
3173 | ironlake_display_srwm_info.guard_size; | |
3174 | ||
3175 | /* calculate the self-refresh watermark for display cursor */ | |
3176 | entries_required = line_count * pixel_size * 64; | |
3177 | entries_required = DIV_ROUND_UP(entries_required, | |
3178 | ironlake_cursor_srwm_info.cacheline_size); | |
3179 | cursor_wm = entries_required + | |
3180 | ironlake_cursor_srwm_info.guard_size; | |
3181 | ||
3182 | /* configure watermark and enable self-refresh */ | |
3183 | reg_value = I915_READ(WM1_LP_ILK); | |
3184 | reg_value &= ~(WM1_LP_LATENCY_MASK | WM1_LP_SR_MASK | | |
3185 | WM1_LP_CURSOR_MASK); | |
3186 | reg_value |= WM1_LP_SR_EN | | |
3187 | (ilk_sr_latency << WM1_LP_LATENCY_SHIFT) | | |
3188 | (sr_wm << WM1_LP_SR_SHIFT) | cursor_wm; | |
3189 | ||
3190 | I915_WRITE(WM1_LP_ILK, reg_value); | |
3191 | DRM_DEBUG_KMS("self-refresh watermark: display plane %d " | |
3192 | "cursor %d\n", sr_wm, cursor_wm); | |
3193 | ||
3194 | } else { | |
3195 | /* Turn off self refresh if both pipes are enabled */ | |
3196 | I915_WRITE(WM1_LP_ILK, I915_READ(WM1_LP_ILK) & ~WM1_LP_SR_EN); | |
3197 | } | |
3198 | } | |
7662c8bd SL |
3199 | /** |
3200 | * intel_update_watermarks - update FIFO watermark values based on current modes | |
3201 | * | |
3202 | * Calculate watermark values for the various WM regs based on current mode | |
3203 | * and plane configuration. | |
3204 | * | |
3205 | * There are several cases to deal with here: | |
3206 | * - normal (i.e. non-self-refresh) | |
3207 | * - self-refresh (SR) mode | |
3208 | * - lines are large relative to FIFO size (buffer can hold up to 2) | |
3209 | * - lines are small relative to FIFO size (buffer can hold more than 2 | |
3210 | * lines), so need to account for TLB latency | |
3211 | * | |
3212 | * The normal calculation is: | |
3213 | * watermark = dotclock * bytes per pixel * latency | |
3214 | * where latency is platform & configuration dependent (we assume pessimal | |
3215 | * values here). | |
3216 | * | |
3217 | * The SR calculation is: | |
3218 | * watermark = (trunc(latency/line time)+1) * surface width * | |
3219 | * bytes per pixel | |
3220 | * where | |
3221 | * line time = htotal / dotclock | |
3222 | * and latency is assumed to be high, as above. | |
3223 | * | |
3224 | * The final value programmed to the register should always be rounded up, | |
3225 | * and include an extra 2 entries to account for clock crossings. | |
3226 | * | |
3227 | * We don't use the sprite, so we can ignore that. And on Crestline we have | |
3228 | * to set the non-SR watermarks to 8. | |
3229 | */ | |
3230 | static void intel_update_watermarks(struct drm_device *dev) | |
3231 | { | |
e70236a8 | 3232 | struct drm_i915_private *dev_priv = dev->dev_private; |
7662c8bd SL |
3233 | struct drm_crtc *crtc; |
3234 | struct intel_crtc *intel_crtc; | |
3235 | int sr_hdisplay = 0; | |
3236 | unsigned long planea_clock = 0, planeb_clock = 0, sr_clock = 0; | |
3237 | int enabled = 0, pixel_size = 0; | |
3238 | ||
c03342fa ZW |
3239 | if (!dev_priv->display.update_wm) |
3240 | return; | |
3241 | ||
7662c8bd SL |
3242 | /* Get the clock config from both planes */ |
3243 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
3244 | intel_crtc = to_intel_crtc(crtc); | |
3245 | if (crtc->enabled) { | |
3246 | enabled++; | |
3247 | if (intel_crtc->plane == 0) { | |
28c97730 | 3248 | DRM_DEBUG_KMS("plane A (pipe %d) clock: %d\n", |
7662c8bd SL |
3249 | intel_crtc->pipe, crtc->mode.clock); |
3250 | planea_clock = crtc->mode.clock; | |
3251 | } else { | |
28c97730 | 3252 | DRM_DEBUG_KMS("plane B (pipe %d) clock: %d\n", |
7662c8bd SL |
3253 | intel_crtc->pipe, crtc->mode.clock); |
3254 | planeb_clock = crtc->mode.clock; | |
3255 | } | |
3256 | sr_hdisplay = crtc->mode.hdisplay; | |
3257 | sr_clock = crtc->mode.clock; | |
3258 | if (crtc->fb) | |
3259 | pixel_size = crtc->fb->bits_per_pixel / 8; | |
3260 | else | |
3261 | pixel_size = 4; /* by default */ | |
3262 | } | |
3263 | } | |
3264 | ||
3265 | if (enabled <= 0) | |
3266 | return; | |
3267 | ||
e70236a8 JB |
3268 | dev_priv->display.update_wm(dev, planea_clock, planeb_clock, |
3269 | sr_hdisplay, pixel_size); | |
7662c8bd SL |
3270 | } |
3271 | ||
5c3b82e2 CW |
3272 | static int intel_crtc_mode_set(struct drm_crtc *crtc, |
3273 | struct drm_display_mode *mode, | |
3274 | struct drm_display_mode *adjusted_mode, | |
3275 | int x, int y, | |
3276 | struct drm_framebuffer *old_fb) | |
79e53945 JB |
3277 | { |
3278 | struct drm_device *dev = crtc->dev; | |
3279 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3280 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3281 | int pipe = intel_crtc->pipe; | |
80824003 | 3282 | int plane = intel_crtc->plane; |
79e53945 JB |
3283 | int fp_reg = (pipe == 0) ? FPA0 : FPB0; |
3284 | int dpll_reg = (pipe == 0) ? DPLL_A : DPLL_B; | |
3285 | int dpll_md_reg = (intel_crtc->pipe == 0) ? DPLL_A_MD : DPLL_B_MD; | |
80824003 | 3286 | int dspcntr_reg = (plane == 0) ? DSPACNTR : DSPBCNTR; |
79e53945 JB |
3287 | int pipeconf_reg = (pipe == 0) ? PIPEACONF : PIPEBCONF; |
3288 | int htot_reg = (pipe == 0) ? HTOTAL_A : HTOTAL_B; | |
3289 | int hblank_reg = (pipe == 0) ? HBLANK_A : HBLANK_B; | |
3290 | int hsync_reg = (pipe == 0) ? HSYNC_A : HSYNC_B; | |
3291 | int vtot_reg = (pipe == 0) ? VTOTAL_A : VTOTAL_B; | |
3292 | int vblank_reg = (pipe == 0) ? VBLANK_A : VBLANK_B; | |
3293 | int vsync_reg = (pipe == 0) ? VSYNC_A : VSYNC_B; | |
80824003 JB |
3294 | int dspsize_reg = (plane == 0) ? DSPASIZE : DSPBSIZE; |
3295 | int dsppos_reg = (plane == 0) ? DSPAPOS : DSPBPOS; | |
79e53945 | 3296 | int pipesrc_reg = (pipe == 0) ? PIPEASRC : PIPEBSRC; |
c751ce4f | 3297 | int refclk, num_connectors = 0; |
652c393a JB |
3298 | intel_clock_t clock, reduced_clock; |
3299 | u32 dpll = 0, fp = 0, fp2 = 0, dspcntr, pipeconf; | |
3300 | bool ok, has_reduced_clock = false, is_sdvo = false, is_dvo = false; | |
a4fc5ed6 | 3301 | bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false; |
32f9d658 | 3302 | bool is_edp = false; |
79e53945 | 3303 | struct drm_mode_config *mode_config = &dev->mode_config; |
c5e4df33 | 3304 | struct drm_encoder *encoder; |
55f78c43 | 3305 | struct intel_encoder *intel_encoder = NULL; |
d4906093 | 3306 | const intel_limit_t *limit; |
5c3b82e2 | 3307 | int ret; |
2c07245f ZW |
3308 | struct fdi_m_n m_n = {0}; |
3309 | int data_m1_reg = (pipe == 0) ? PIPEA_DATA_M1 : PIPEB_DATA_M1; | |
3310 | int data_n1_reg = (pipe == 0) ? PIPEA_DATA_N1 : PIPEB_DATA_N1; | |
3311 | int link_m1_reg = (pipe == 0) ? PIPEA_LINK_M1 : PIPEB_LINK_M1; | |
3312 | int link_n1_reg = (pipe == 0) ? PIPEA_LINK_N1 : PIPEB_LINK_N1; | |
3313 | int pch_fp_reg = (pipe == 0) ? PCH_FPA0 : PCH_FPB0; | |
3314 | int pch_dpll_reg = (pipe == 0) ? PCH_DPLL_A : PCH_DPLL_B; | |
3315 | int fdi_rx_reg = (pipe == 0) ? FDI_RXA_CTL : FDI_RXB_CTL; | |
8db9d77b ZW |
3316 | int fdi_tx_reg = (pipe == 0) ? FDI_TXA_CTL : FDI_TXB_CTL; |
3317 | int trans_dpll_sel = (pipe == 0) ? 0 : 1; | |
541998a1 | 3318 | int lvds_reg = LVDS; |
2c07245f ZW |
3319 | u32 temp; |
3320 | int sdvo_pixel_multiply; | |
5eb08b69 | 3321 | int target_clock; |
79e53945 JB |
3322 | |
3323 | drm_vblank_pre_modeset(dev, pipe); | |
3324 | ||
c5e4df33 | 3325 | list_for_each_entry(encoder, &mode_config->encoder_list, head) { |
79e53945 | 3326 | |
c5e4df33 | 3327 | if (!encoder || encoder->crtc != crtc) |
79e53945 JB |
3328 | continue; |
3329 | ||
c5e4df33 ZW |
3330 | intel_encoder = enc_to_intel_encoder(encoder); |
3331 | ||
21d40d37 | 3332 | switch (intel_encoder->type) { |
79e53945 JB |
3333 | case INTEL_OUTPUT_LVDS: |
3334 | is_lvds = true; | |
3335 | break; | |
3336 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 3337 | case INTEL_OUTPUT_HDMI: |
79e53945 | 3338 | is_sdvo = true; |
21d40d37 | 3339 | if (intel_encoder->needs_tv_clock) |
e2f0ba97 | 3340 | is_tv = true; |
79e53945 JB |
3341 | break; |
3342 | case INTEL_OUTPUT_DVO: | |
3343 | is_dvo = true; | |
3344 | break; | |
3345 | case INTEL_OUTPUT_TVOUT: | |
3346 | is_tv = true; | |
3347 | break; | |
3348 | case INTEL_OUTPUT_ANALOG: | |
3349 | is_crt = true; | |
3350 | break; | |
a4fc5ed6 KP |
3351 | case INTEL_OUTPUT_DISPLAYPORT: |
3352 | is_dp = true; | |
3353 | break; | |
32f9d658 ZW |
3354 | case INTEL_OUTPUT_EDP: |
3355 | is_edp = true; | |
3356 | break; | |
79e53945 | 3357 | } |
43565a06 | 3358 | |
c751ce4f | 3359 | num_connectors++; |
79e53945 JB |
3360 | } |
3361 | ||
c751ce4f | 3362 | if (is_lvds && dev_priv->lvds_use_ssc && num_connectors < 2) { |
43565a06 | 3363 | refclk = dev_priv->lvds_ssc_freq * 1000; |
28c97730 ZY |
3364 | DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n", |
3365 | refclk / 1000); | |
43565a06 | 3366 | } else if (IS_I9XX(dev)) { |
79e53945 | 3367 | refclk = 96000; |
bad720ff | 3368 | if (HAS_PCH_SPLIT(dev)) |
2c07245f | 3369 | refclk = 120000; /* 120Mhz refclk */ |
79e53945 JB |
3370 | } else { |
3371 | refclk = 48000; | |
3372 | } | |
a4fc5ed6 | 3373 | |
79e53945 | 3374 | |
d4906093 ML |
3375 | /* |
3376 | * Returns a set of divisors for the desired target clock with the given | |
3377 | * refclk, or FALSE. The returned values represent the clock equation: | |
3378 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
3379 | */ | |
3380 | limit = intel_limit(crtc); | |
3381 | ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, &clock); | |
79e53945 JB |
3382 | if (!ok) { |
3383 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
1f803ee5 | 3384 | drm_vblank_post_modeset(dev, pipe); |
5c3b82e2 | 3385 | return -EINVAL; |
79e53945 JB |
3386 | } |
3387 | ||
ddc9003c ZY |
3388 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
3389 | has_reduced_clock = limit->find_pll(limit, crtc, | |
18f9ed12 | 3390 | dev_priv->lvds_downclock, |
652c393a JB |
3391 | refclk, |
3392 | &reduced_clock); | |
18f9ed12 ZY |
3393 | if (has_reduced_clock && (clock.p != reduced_clock.p)) { |
3394 | /* | |
3395 | * If the different P is found, it means that we can't | |
3396 | * switch the display clock by using the FP0/FP1. | |
3397 | * In such case we will disable the LVDS downclock | |
3398 | * feature. | |
3399 | */ | |
3400 | DRM_DEBUG_KMS("Different P is found for " | |
3401 | "LVDS clock/downclock\n"); | |
3402 | has_reduced_clock = 0; | |
3403 | } | |
652c393a | 3404 | } |
7026d4ac ZW |
3405 | /* SDVO TV has fixed PLL values depend on its clock range, |
3406 | this mirrors vbios setting. */ | |
3407 | if (is_sdvo && is_tv) { | |
3408 | if (adjusted_mode->clock >= 100000 | |
3409 | && adjusted_mode->clock < 140500) { | |
3410 | clock.p1 = 2; | |
3411 | clock.p2 = 10; | |
3412 | clock.n = 3; | |
3413 | clock.m1 = 16; | |
3414 | clock.m2 = 8; | |
3415 | } else if (adjusted_mode->clock >= 140500 | |
3416 | && adjusted_mode->clock <= 200000) { | |
3417 | clock.p1 = 1; | |
3418 | clock.p2 = 10; | |
3419 | clock.n = 6; | |
3420 | clock.m1 = 12; | |
3421 | clock.m2 = 8; | |
3422 | } | |
3423 | } | |
3424 | ||
2c07245f | 3425 | /* FDI link */ |
bad720ff | 3426 | if (HAS_PCH_SPLIT(dev)) { |
77ffb597 | 3427 | int lane = 0, link_bw, bpp; |
32f9d658 ZW |
3428 | /* eDP doesn't require FDI link, so just set DP M/N |
3429 | according to current link config */ | |
3430 | if (is_edp) { | |
5eb08b69 | 3431 | target_clock = mode->clock; |
55f78c43 | 3432 | intel_edp_link_config(intel_encoder, |
32f9d658 ZW |
3433 | &lane, &link_bw); |
3434 | } else { | |
3435 | /* DP over FDI requires target mode clock | |
3436 | instead of link clock */ | |
3437 | if (is_dp) | |
3438 | target_clock = mode->clock; | |
3439 | else | |
3440 | target_clock = adjusted_mode->clock; | |
32f9d658 ZW |
3441 | link_bw = 270000; |
3442 | } | |
58a27471 ZW |
3443 | |
3444 | /* determine panel color depth */ | |
3445 | temp = I915_READ(pipeconf_reg); | |
e5a95eb7 ZY |
3446 | temp &= ~PIPE_BPC_MASK; |
3447 | if (is_lvds) { | |
3448 | int lvds_reg = I915_READ(PCH_LVDS); | |
3449 | /* the BPC will be 6 if it is 18-bit LVDS panel */ | |
3450 | if ((lvds_reg & LVDS_A3_POWER_MASK) == LVDS_A3_POWER_UP) | |
3451 | temp |= PIPE_8BPC; | |
3452 | else | |
3453 | temp |= PIPE_6BPC; | |
885a5fb5 ZW |
3454 | } else if (is_edp) { |
3455 | switch (dev_priv->edp_bpp/3) { | |
3456 | case 8: | |
3457 | temp |= PIPE_8BPC; | |
3458 | break; | |
3459 | case 10: | |
3460 | temp |= PIPE_10BPC; | |
3461 | break; | |
3462 | case 6: | |
3463 | temp |= PIPE_6BPC; | |
3464 | break; | |
3465 | case 12: | |
3466 | temp |= PIPE_12BPC; | |
3467 | break; | |
3468 | } | |
e5a95eb7 ZY |
3469 | } else |
3470 | temp |= PIPE_8BPC; | |
3471 | I915_WRITE(pipeconf_reg, temp); | |
3472 | I915_READ(pipeconf_reg); | |
58a27471 ZW |
3473 | |
3474 | switch (temp & PIPE_BPC_MASK) { | |
3475 | case PIPE_8BPC: | |
3476 | bpp = 24; | |
3477 | break; | |
3478 | case PIPE_10BPC: | |
3479 | bpp = 30; | |
3480 | break; | |
3481 | case PIPE_6BPC: | |
3482 | bpp = 18; | |
3483 | break; | |
3484 | case PIPE_12BPC: | |
3485 | bpp = 36; | |
3486 | break; | |
3487 | default: | |
3488 | DRM_ERROR("unknown pipe bpc value\n"); | |
3489 | bpp = 24; | |
3490 | } | |
3491 | ||
77ffb597 AJ |
3492 | if (!lane) { |
3493 | /* | |
3494 | * Account for spread spectrum to avoid | |
3495 | * oversubscribing the link. Max center spread | |
3496 | * is 2.5%; use 5% for safety's sake. | |
3497 | */ | |
3498 | u32 bps = target_clock * bpp * 21 / 20; | |
3499 | lane = bps / (link_bw * 8) + 1; | |
3500 | } | |
3501 | ||
3502 | intel_crtc->fdi_lanes = lane; | |
3503 | ||
f2b115e6 | 3504 | ironlake_compute_m_n(bpp, lane, target_clock, link_bw, &m_n); |
5eb08b69 | 3505 | } |
2c07245f | 3506 | |
c038e51e ZW |
3507 | /* Ironlake: try to setup display ref clock before DPLL |
3508 | * enabling. This is only under driver's control after | |
3509 | * PCH B stepping, previous chipset stepping should be | |
3510 | * ignoring this setting. | |
3511 | */ | |
bad720ff | 3512 | if (HAS_PCH_SPLIT(dev)) { |
c038e51e ZW |
3513 | temp = I915_READ(PCH_DREF_CONTROL); |
3514 | /* Always enable nonspread source */ | |
3515 | temp &= ~DREF_NONSPREAD_SOURCE_MASK; | |
3516 | temp |= DREF_NONSPREAD_SOURCE_ENABLE; | |
3517 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3518 | POSTING_READ(PCH_DREF_CONTROL); | |
3519 | ||
3520 | temp &= ~DREF_SSC_SOURCE_MASK; | |
3521 | temp |= DREF_SSC_SOURCE_ENABLE; | |
3522 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3523 | POSTING_READ(PCH_DREF_CONTROL); | |
3524 | ||
3525 | udelay(200); | |
3526 | ||
3527 | if (is_edp) { | |
3528 | if (dev_priv->lvds_use_ssc) { | |
3529 | temp |= DREF_SSC1_ENABLE; | |
3530 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3531 | POSTING_READ(PCH_DREF_CONTROL); | |
3532 | ||
3533 | udelay(200); | |
3534 | ||
3535 | temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
3536 | temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
3537 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3538 | POSTING_READ(PCH_DREF_CONTROL); | |
3539 | } else { | |
3540 | temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
3541 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3542 | POSTING_READ(PCH_DREF_CONTROL); | |
3543 | } | |
3544 | } | |
3545 | } | |
3546 | ||
f2b115e6 | 3547 | if (IS_PINEVIEW(dev)) { |
2177832f | 3548 | fp = (1 << clock.n) << 16 | clock.m1 << 8 | clock.m2; |
652c393a JB |
3549 | if (has_reduced_clock) |
3550 | fp2 = (1 << reduced_clock.n) << 16 | | |
3551 | reduced_clock.m1 << 8 | reduced_clock.m2; | |
3552 | } else { | |
2177832f | 3553 | fp = clock.n << 16 | clock.m1 << 8 | clock.m2; |
652c393a JB |
3554 | if (has_reduced_clock) |
3555 | fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 | | |
3556 | reduced_clock.m2; | |
3557 | } | |
79e53945 | 3558 | |
bad720ff | 3559 | if (!HAS_PCH_SPLIT(dev)) |
2c07245f ZW |
3560 | dpll = DPLL_VGA_MODE_DIS; |
3561 | ||
79e53945 JB |
3562 | if (IS_I9XX(dev)) { |
3563 | if (is_lvds) | |
3564 | dpll |= DPLLB_MODE_LVDS; | |
3565 | else | |
3566 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
3567 | if (is_sdvo) { | |
3568 | dpll |= DPLL_DVO_HIGH_SPEED; | |
2c07245f | 3569 | sdvo_pixel_multiply = adjusted_mode->clock / mode->clock; |
942642a4 | 3570 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) |
79e53945 | 3571 | dpll |= (sdvo_pixel_multiply - 1) << SDVO_MULTIPLIER_SHIFT_HIRES; |
bad720ff | 3572 | else if (HAS_PCH_SPLIT(dev)) |
2c07245f | 3573 | dpll |= (sdvo_pixel_multiply - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
79e53945 | 3574 | } |
a4fc5ed6 KP |
3575 | if (is_dp) |
3576 | dpll |= DPLL_DVO_HIGH_SPEED; | |
79e53945 JB |
3577 | |
3578 | /* compute bitmask from p1 value */ | |
f2b115e6 AJ |
3579 | if (IS_PINEVIEW(dev)) |
3580 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
2c07245f | 3581 | else { |
2177832f | 3582 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
2c07245f | 3583 | /* also FPA1 */ |
bad720ff | 3584 | if (HAS_PCH_SPLIT(dev)) |
2c07245f | 3585 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
652c393a JB |
3586 | if (IS_G4X(dev) && has_reduced_clock) |
3587 | dpll |= (1 << (reduced_clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
2c07245f | 3588 | } |
79e53945 JB |
3589 | switch (clock.p2) { |
3590 | case 5: | |
3591 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
3592 | break; | |
3593 | case 7: | |
3594 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
3595 | break; | |
3596 | case 10: | |
3597 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
3598 | break; | |
3599 | case 14: | |
3600 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
3601 | break; | |
3602 | } | |
bad720ff | 3603 | if (IS_I965G(dev) && !HAS_PCH_SPLIT(dev)) |
79e53945 JB |
3604 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); |
3605 | } else { | |
3606 | if (is_lvds) { | |
3607 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
3608 | } else { | |
3609 | if (clock.p1 == 2) | |
3610 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
3611 | else | |
3612 | dpll |= (clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
3613 | if (clock.p2 == 4) | |
3614 | dpll |= PLL_P2_DIVIDE_BY_4; | |
3615 | } | |
3616 | } | |
3617 | ||
43565a06 KH |
3618 | if (is_sdvo && is_tv) |
3619 | dpll |= PLL_REF_INPUT_TVCLKINBC; | |
3620 | else if (is_tv) | |
79e53945 | 3621 | /* XXX: just matching BIOS for now */ |
43565a06 | 3622 | /* dpll |= PLL_REF_INPUT_TVCLKINBC; */ |
79e53945 | 3623 | dpll |= 3; |
c751ce4f | 3624 | else if (is_lvds && dev_priv->lvds_use_ssc && num_connectors < 2) |
43565a06 | 3625 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
3626 | else |
3627 | dpll |= PLL_REF_INPUT_DREFCLK; | |
3628 | ||
3629 | /* setup pipeconf */ | |
3630 | pipeconf = I915_READ(pipeconf_reg); | |
3631 | ||
3632 | /* Set up the display plane register */ | |
3633 | dspcntr = DISPPLANE_GAMMA_ENABLE; | |
3634 | ||
f2b115e6 | 3635 | /* Ironlake's plane is forced to pipe, bit 24 is to |
2c07245f | 3636 | enable color space conversion */ |
bad720ff | 3637 | if (!HAS_PCH_SPLIT(dev)) { |
2c07245f | 3638 | if (pipe == 0) |
80824003 | 3639 | dspcntr &= ~DISPPLANE_SEL_PIPE_MASK; |
2c07245f ZW |
3640 | else |
3641 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
3642 | } | |
79e53945 JB |
3643 | |
3644 | if (pipe == 0 && !IS_I965G(dev)) { | |
3645 | /* Enable pixel doubling when the dot clock is > 90% of the (display) | |
3646 | * core speed. | |
3647 | * | |
3648 | * XXX: No double-wide on 915GM pipe B. Is that the only reason for the | |
3649 | * pipe == 0 check? | |
3650 | */ | |
e70236a8 JB |
3651 | if (mode->clock > |
3652 | dev_priv->display.get_display_clock_speed(dev) * 9 / 10) | |
79e53945 JB |
3653 | pipeconf |= PIPEACONF_DOUBLE_WIDE; |
3654 | else | |
3655 | pipeconf &= ~PIPEACONF_DOUBLE_WIDE; | |
3656 | } | |
3657 | ||
8d86dc6a LT |
3658 | dspcntr |= DISPLAY_PLANE_ENABLE; |
3659 | pipeconf |= PIPEACONF_ENABLE; | |
3660 | dpll |= DPLL_VCO_ENABLE; | |
3661 | ||
3662 | ||
79e53945 | 3663 | /* Disable the panel fitter if it was on our pipe */ |
bad720ff | 3664 | if (!HAS_PCH_SPLIT(dev) && intel_panel_fitter_pipe(dev) == pipe) |
79e53945 JB |
3665 | I915_WRITE(PFIT_CONTROL, 0); |
3666 | ||
28c97730 | 3667 | DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B'); |
79e53945 JB |
3668 | drm_mode_debug_printmodeline(mode); |
3669 | ||
f2b115e6 | 3670 | /* assign to Ironlake registers */ |
bad720ff | 3671 | if (HAS_PCH_SPLIT(dev)) { |
2c07245f ZW |
3672 | fp_reg = pch_fp_reg; |
3673 | dpll_reg = pch_dpll_reg; | |
3674 | } | |
79e53945 | 3675 | |
32f9d658 | 3676 | if (is_edp) { |
f2b115e6 | 3677 | ironlake_disable_pll_edp(crtc); |
32f9d658 | 3678 | } else if ((dpll & DPLL_VCO_ENABLE)) { |
79e53945 JB |
3679 | I915_WRITE(fp_reg, fp); |
3680 | I915_WRITE(dpll_reg, dpll & ~DPLL_VCO_ENABLE); | |
3681 | I915_READ(dpll_reg); | |
3682 | udelay(150); | |
3683 | } | |
3684 | ||
8db9d77b ZW |
3685 | /* enable transcoder DPLL */ |
3686 | if (HAS_PCH_CPT(dev)) { | |
3687 | temp = I915_READ(PCH_DPLL_SEL); | |
3688 | if (trans_dpll_sel == 0) | |
3689 | temp |= (TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL); | |
3690 | else | |
3691 | temp |= (TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL); | |
3692 | I915_WRITE(PCH_DPLL_SEL, temp); | |
3693 | I915_READ(PCH_DPLL_SEL); | |
3694 | udelay(150); | |
3695 | } | |
3696 | ||
79e53945 JB |
3697 | /* The LVDS pin pair needs to be on before the DPLLs are enabled. |
3698 | * This is an exception to the general rule that mode_set doesn't turn | |
3699 | * things on. | |
3700 | */ | |
3701 | if (is_lvds) { | |
541998a1 | 3702 | u32 lvds; |
79e53945 | 3703 | |
bad720ff | 3704 | if (HAS_PCH_SPLIT(dev)) |
541998a1 ZW |
3705 | lvds_reg = PCH_LVDS; |
3706 | ||
3707 | lvds = I915_READ(lvds_reg); | |
0f3ee801 | 3708 | lvds |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP; |
b3b095b3 ZW |
3709 | if (pipe == 1) { |
3710 | if (HAS_PCH_CPT(dev)) | |
3711 | lvds |= PORT_TRANS_B_SEL_CPT; | |
3712 | else | |
3713 | lvds |= LVDS_PIPEB_SELECT; | |
3714 | } else { | |
3715 | if (HAS_PCH_CPT(dev)) | |
3716 | lvds &= ~PORT_TRANS_SEL_MASK; | |
3717 | else | |
3718 | lvds &= ~LVDS_PIPEB_SELECT; | |
3719 | } | |
a3e17eb8 ZY |
3720 | /* set the corresponsding LVDS_BORDER bit */ |
3721 | lvds |= dev_priv->lvds_border_bits; | |
79e53945 JB |
3722 | /* Set the B0-B3 data pairs corresponding to whether we're going to |
3723 | * set the DPLLs for dual-channel mode or not. | |
3724 | */ | |
3725 | if (clock.p2 == 7) | |
3726 | lvds |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP; | |
3727 | else | |
3728 | lvds &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP); | |
3729 | ||
3730 | /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP) | |
3731 | * appropriately here, but we need to look more thoroughly into how | |
3732 | * panels behave in the two modes. | |
3733 | */ | |
898822ce ZY |
3734 | /* set the dithering flag */ |
3735 | if (IS_I965G(dev)) { | |
3736 | if (dev_priv->lvds_dither) { | |
0a31a448 | 3737 | if (HAS_PCH_SPLIT(dev)) { |
898822ce | 3738 | pipeconf |= PIPE_ENABLE_DITHER; |
a392a103 | 3739 | pipeconf &= ~PIPE_DITHER_TYPE_MASK; |
0a31a448 AJ |
3740 | pipeconf |= PIPE_DITHER_TYPE_ST01; |
3741 | } else | |
898822ce ZY |
3742 | lvds |= LVDS_ENABLE_DITHER; |
3743 | } else { | |
0a31a448 | 3744 | if (HAS_PCH_SPLIT(dev)) { |
898822ce | 3745 | pipeconf &= ~PIPE_ENABLE_DITHER; |
0a31a448 AJ |
3746 | pipeconf &= ~PIPE_DITHER_TYPE_MASK; |
3747 | } else | |
898822ce ZY |
3748 | lvds &= ~LVDS_ENABLE_DITHER; |
3749 | } | |
3750 | } | |
541998a1 ZW |
3751 | I915_WRITE(lvds_reg, lvds); |
3752 | I915_READ(lvds_reg); | |
79e53945 | 3753 | } |
a4fc5ed6 KP |
3754 | if (is_dp) |
3755 | intel_dp_set_m_n(crtc, mode, adjusted_mode); | |
8db9d77b ZW |
3756 | else if (HAS_PCH_SPLIT(dev)) { |
3757 | /* For non-DP output, clear any trans DP clock recovery setting.*/ | |
3758 | if (pipe == 0) { | |
3759 | I915_WRITE(TRANSA_DATA_M1, 0); | |
3760 | I915_WRITE(TRANSA_DATA_N1, 0); | |
3761 | I915_WRITE(TRANSA_DP_LINK_M1, 0); | |
3762 | I915_WRITE(TRANSA_DP_LINK_N1, 0); | |
3763 | } else { | |
3764 | I915_WRITE(TRANSB_DATA_M1, 0); | |
3765 | I915_WRITE(TRANSB_DATA_N1, 0); | |
3766 | I915_WRITE(TRANSB_DP_LINK_M1, 0); | |
3767 | I915_WRITE(TRANSB_DP_LINK_N1, 0); | |
3768 | } | |
3769 | } | |
79e53945 | 3770 | |
32f9d658 ZW |
3771 | if (!is_edp) { |
3772 | I915_WRITE(fp_reg, fp); | |
79e53945 | 3773 | I915_WRITE(dpll_reg, dpll); |
32f9d658 ZW |
3774 | I915_READ(dpll_reg); |
3775 | /* Wait for the clocks to stabilize. */ | |
3776 | udelay(150); | |
3777 | ||
bad720ff | 3778 | if (IS_I965G(dev) && !HAS_PCH_SPLIT(dev)) { |
bb66c512 ZY |
3779 | if (is_sdvo) { |
3780 | sdvo_pixel_multiply = adjusted_mode->clock / mode->clock; | |
3781 | I915_WRITE(dpll_md_reg, (0 << DPLL_MD_UDI_DIVIDER_SHIFT) | | |
32f9d658 | 3782 | ((sdvo_pixel_multiply - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT)); |
bb66c512 ZY |
3783 | } else |
3784 | I915_WRITE(dpll_md_reg, 0); | |
32f9d658 ZW |
3785 | } else { |
3786 | /* write it again -- the BIOS does, after all */ | |
3787 | I915_WRITE(dpll_reg, dpll); | |
3788 | } | |
3789 | I915_READ(dpll_reg); | |
3790 | /* Wait for the clocks to stabilize. */ | |
3791 | udelay(150); | |
79e53945 | 3792 | } |
79e53945 | 3793 | |
652c393a JB |
3794 | if (is_lvds && has_reduced_clock && i915_powersave) { |
3795 | I915_WRITE(fp_reg + 4, fp2); | |
3796 | intel_crtc->lowfreq_avail = true; | |
3797 | if (HAS_PIPE_CXSR(dev)) { | |
28c97730 | 3798 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); |
652c393a JB |
3799 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; |
3800 | } | |
3801 | } else { | |
3802 | I915_WRITE(fp_reg + 4, fp); | |
3803 | intel_crtc->lowfreq_avail = false; | |
3804 | if (HAS_PIPE_CXSR(dev)) { | |
28c97730 | 3805 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); |
652c393a JB |
3806 | pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK; |
3807 | } | |
3808 | } | |
3809 | ||
734b4157 KH |
3810 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
3811 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; | |
3812 | /* the chip adds 2 halflines automatically */ | |
3813 | adjusted_mode->crtc_vdisplay -= 1; | |
3814 | adjusted_mode->crtc_vtotal -= 1; | |
3815 | adjusted_mode->crtc_vblank_start -= 1; | |
3816 | adjusted_mode->crtc_vblank_end -= 1; | |
3817 | adjusted_mode->crtc_vsync_end -= 1; | |
3818 | adjusted_mode->crtc_vsync_start -= 1; | |
3819 | } else | |
3820 | pipeconf &= ~PIPECONF_INTERLACE_W_FIELD_INDICATION; /* progressive */ | |
3821 | ||
79e53945 JB |
3822 | I915_WRITE(htot_reg, (adjusted_mode->crtc_hdisplay - 1) | |
3823 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
3824 | I915_WRITE(hblank_reg, (adjusted_mode->crtc_hblank_start - 1) | | |
3825 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
3826 | I915_WRITE(hsync_reg, (adjusted_mode->crtc_hsync_start - 1) | | |
3827 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
3828 | I915_WRITE(vtot_reg, (adjusted_mode->crtc_vdisplay - 1) | | |
3829 | ((adjusted_mode->crtc_vtotal - 1) << 16)); | |
3830 | I915_WRITE(vblank_reg, (adjusted_mode->crtc_vblank_start - 1) | | |
3831 | ((adjusted_mode->crtc_vblank_end - 1) << 16)); | |
3832 | I915_WRITE(vsync_reg, (adjusted_mode->crtc_vsync_start - 1) | | |
3833 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
3834 | /* pipesrc and dspsize control the size that is scaled from, which should | |
3835 | * always be the user's requested size. | |
3836 | */ | |
bad720ff | 3837 | if (!HAS_PCH_SPLIT(dev)) { |
2c07245f ZW |
3838 | I915_WRITE(dspsize_reg, ((mode->vdisplay - 1) << 16) | |
3839 | (mode->hdisplay - 1)); | |
3840 | I915_WRITE(dsppos_reg, 0); | |
3841 | } | |
79e53945 | 3842 | I915_WRITE(pipesrc_reg, ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1)); |
2c07245f | 3843 | |
bad720ff | 3844 | if (HAS_PCH_SPLIT(dev)) { |
2c07245f ZW |
3845 | I915_WRITE(data_m1_reg, TU_SIZE(m_n.tu) | m_n.gmch_m); |
3846 | I915_WRITE(data_n1_reg, TU_SIZE(m_n.tu) | m_n.gmch_n); | |
3847 | I915_WRITE(link_m1_reg, m_n.link_m); | |
3848 | I915_WRITE(link_n1_reg, m_n.link_n); | |
3849 | ||
32f9d658 | 3850 | if (is_edp) { |
f2b115e6 | 3851 | ironlake_set_pll_edp(crtc, adjusted_mode->clock); |
32f9d658 ZW |
3852 | } else { |
3853 | /* enable FDI RX PLL too */ | |
3854 | temp = I915_READ(fdi_rx_reg); | |
3855 | I915_WRITE(fdi_rx_reg, temp | FDI_RX_PLL_ENABLE); | |
8db9d77b ZW |
3856 | I915_READ(fdi_rx_reg); |
3857 | udelay(200); | |
3858 | ||
3859 | /* enable FDI TX PLL too */ | |
3860 | temp = I915_READ(fdi_tx_reg); | |
3861 | I915_WRITE(fdi_tx_reg, temp | FDI_TX_PLL_ENABLE); | |
3862 | I915_READ(fdi_tx_reg); | |
3863 | ||
3864 | /* enable FDI RX PCDCLK */ | |
3865 | temp = I915_READ(fdi_rx_reg); | |
3866 | I915_WRITE(fdi_rx_reg, temp | FDI_SEL_PCDCLK); | |
3867 | I915_READ(fdi_rx_reg); | |
32f9d658 ZW |
3868 | udelay(200); |
3869 | } | |
2c07245f ZW |
3870 | } |
3871 | ||
79e53945 JB |
3872 | I915_WRITE(pipeconf_reg, pipeconf); |
3873 | I915_READ(pipeconf_reg); | |
3874 | ||
3875 | intel_wait_for_vblank(dev); | |
3876 | ||
c2416fc6 | 3877 | if (IS_IRONLAKE(dev)) { |
553bd149 ZW |
3878 | /* enable address swizzle for tiling buffer */ |
3879 | temp = I915_READ(DISP_ARB_CTL); | |
3880 | I915_WRITE(DISP_ARB_CTL, temp | DISP_TILE_SURFACE_SWIZZLING); | |
3881 | } | |
3882 | ||
79e53945 JB |
3883 | I915_WRITE(dspcntr_reg, dspcntr); |
3884 | ||
3885 | /* Flush the plane changes */ | |
5c3b82e2 | 3886 | ret = intel_pipe_set_base(crtc, x, y, old_fb); |
7662c8bd | 3887 | |
74dff282 JB |
3888 | if ((IS_I965G(dev) || plane == 0)) |
3889 | intel_update_fbc(crtc, &crtc->mode); | |
e70236a8 | 3890 | |
7662c8bd SL |
3891 | intel_update_watermarks(dev); |
3892 | ||
79e53945 | 3893 | drm_vblank_post_modeset(dev, pipe); |
5c3b82e2 | 3894 | |
1f803ee5 | 3895 | return ret; |
79e53945 JB |
3896 | } |
3897 | ||
3898 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
3899 | void intel_crtc_load_lut(struct drm_crtc *crtc) | |
3900 | { | |
3901 | struct drm_device *dev = crtc->dev; | |
3902 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3903 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3904 | int palreg = (intel_crtc->pipe == 0) ? PALETTE_A : PALETTE_B; | |
3905 | int i; | |
3906 | ||
3907 | /* The clocks have to be on to load the palette. */ | |
3908 | if (!crtc->enabled) | |
3909 | return; | |
3910 | ||
f2b115e6 | 3911 | /* use legacy palette for Ironlake */ |
bad720ff | 3912 | if (HAS_PCH_SPLIT(dev)) |
2c07245f ZW |
3913 | palreg = (intel_crtc->pipe == 0) ? LGC_PALETTE_A : |
3914 | LGC_PALETTE_B; | |
3915 | ||
79e53945 JB |
3916 | for (i = 0; i < 256; i++) { |
3917 | I915_WRITE(palreg + 4 * i, | |
3918 | (intel_crtc->lut_r[i] << 16) | | |
3919 | (intel_crtc->lut_g[i] << 8) | | |
3920 | intel_crtc->lut_b[i]); | |
3921 | } | |
3922 | } | |
3923 | ||
3924 | static int intel_crtc_cursor_set(struct drm_crtc *crtc, | |
3925 | struct drm_file *file_priv, | |
3926 | uint32_t handle, | |
3927 | uint32_t width, uint32_t height) | |
3928 | { | |
3929 | struct drm_device *dev = crtc->dev; | |
3930 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3931 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3932 | struct drm_gem_object *bo; | |
3933 | struct drm_i915_gem_object *obj_priv; | |
3934 | int pipe = intel_crtc->pipe; | |
3935 | uint32_t control = (pipe == 0) ? CURACNTR : CURBCNTR; | |
3936 | uint32_t base = (pipe == 0) ? CURABASE : CURBBASE; | |
14b60391 | 3937 | uint32_t temp = I915_READ(control); |
79e53945 | 3938 | size_t addr; |
3f8bc370 | 3939 | int ret; |
79e53945 | 3940 | |
28c97730 | 3941 | DRM_DEBUG_KMS("\n"); |
79e53945 JB |
3942 | |
3943 | /* if we want to turn off the cursor ignore width and height */ | |
3944 | if (!handle) { | |
28c97730 | 3945 | DRM_DEBUG_KMS("cursor off\n"); |
14b60391 JB |
3946 | if (IS_MOBILE(dev) || IS_I9XX(dev)) { |
3947 | temp &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
3948 | temp |= CURSOR_MODE_DISABLE; | |
3949 | } else { | |
3950 | temp &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE); | |
3951 | } | |
3f8bc370 KH |
3952 | addr = 0; |
3953 | bo = NULL; | |
5004417d | 3954 | mutex_lock(&dev->struct_mutex); |
3f8bc370 | 3955 | goto finish; |
79e53945 JB |
3956 | } |
3957 | ||
3958 | /* Currently we only support 64x64 cursors */ | |
3959 | if (width != 64 || height != 64) { | |
3960 | DRM_ERROR("we currently only support 64x64 cursors\n"); | |
3961 | return -EINVAL; | |
3962 | } | |
3963 | ||
3964 | bo = drm_gem_object_lookup(dev, file_priv, handle); | |
3965 | if (!bo) | |
3966 | return -ENOENT; | |
3967 | ||
23010e43 | 3968 | obj_priv = to_intel_bo(bo); |
79e53945 JB |
3969 | |
3970 | if (bo->size < width * height * 4) { | |
3971 | DRM_ERROR("buffer is to small\n"); | |
34b8686e DA |
3972 | ret = -ENOMEM; |
3973 | goto fail; | |
79e53945 JB |
3974 | } |
3975 | ||
71acb5eb | 3976 | /* we only need to pin inside GTT if cursor is non-phy */ |
7f9872e0 | 3977 | mutex_lock(&dev->struct_mutex); |
b295d1b6 | 3978 | if (!dev_priv->info->cursor_needs_physical) { |
71acb5eb DA |
3979 | ret = i915_gem_object_pin(bo, PAGE_SIZE); |
3980 | if (ret) { | |
3981 | DRM_ERROR("failed to pin cursor bo\n"); | |
7f9872e0 | 3982 | goto fail_locked; |
71acb5eb | 3983 | } |
e7b526bb CW |
3984 | |
3985 | ret = i915_gem_object_set_to_gtt_domain(bo, 0); | |
3986 | if (ret) { | |
3987 | DRM_ERROR("failed to move cursor bo into the GTT\n"); | |
3988 | goto fail_unpin; | |
3989 | } | |
3990 | ||
79e53945 | 3991 | addr = obj_priv->gtt_offset; |
71acb5eb DA |
3992 | } else { |
3993 | ret = i915_gem_attach_phys_object(dev, bo, (pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1); | |
3994 | if (ret) { | |
3995 | DRM_ERROR("failed to attach phys object\n"); | |
7f9872e0 | 3996 | goto fail_locked; |
71acb5eb DA |
3997 | } |
3998 | addr = obj_priv->phys_obj->handle->busaddr; | |
3f8bc370 KH |
3999 | } |
4000 | ||
14b60391 JB |
4001 | if (!IS_I9XX(dev)) |
4002 | I915_WRITE(CURSIZE, (height << 12) | width); | |
4003 | ||
4004 | /* Hooray for CUR*CNTR differences */ | |
4005 | if (IS_MOBILE(dev) || IS_I9XX(dev)) { | |
4006 | temp &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT); | |
4007 | temp |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
4008 | temp |= (pipe << 28); /* Connect to correct pipe */ | |
4009 | } else { | |
4010 | temp &= ~(CURSOR_FORMAT_MASK); | |
4011 | temp |= CURSOR_ENABLE; | |
4012 | temp |= CURSOR_FORMAT_ARGB | CURSOR_GAMMA_ENABLE; | |
4013 | } | |
79e53945 | 4014 | |
3f8bc370 | 4015 | finish: |
79e53945 JB |
4016 | I915_WRITE(control, temp); |
4017 | I915_WRITE(base, addr); | |
4018 | ||
3f8bc370 | 4019 | if (intel_crtc->cursor_bo) { |
b295d1b6 | 4020 | if (dev_priv->info->cursor_needs_physical) { |
71acb5eb DA |
4021 | if (intel_crtc->cursor_bo != bo) |
4022 | i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo); | |
4023 | } else | |
4024 | i915_gem_object_unpin(intel_crtc->cursor_bo); | |
3f8bc370 KH |
4025 | drm_gem_object_unreference(intel_crtc->cursor_bo); |
4026 | } | |
80824003 | 4027 | |
7f9872e0 | 4028 | mutex_unlock(&dev->struct_mutex); |
3f8bc370 KH |
4029 | |
4030 | intel_crtc->cursor_addr = addr; | |
4031 | intel_crtc->cursor_bo = bo; | |
4032 | ||
79e53945 | 4033 | return 0; |
e7b526bb CW |
4034 | fail_unpin: |
4035 | i915_gem_object_unpin(bo); | |
7f9872e0 | 4036 | fail_locked: |
34b8686e | 4037 | mutex_unlock(&dev->struct_mutex); |
bc9025bd LB |
4038 | fail: |
4039 | drm_gem_object_unreference_unlocked(bo); | |
34b8686e | 4040 | return ret; |
79e53945 JB |
4041 | } |
4042 | ||
4043 | static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y) | |
4044 | { | |
4045 | struct drm_device *dev = crtc->dev; | |
4046 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4047 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
652c393a | 4048 | struct intel_framebuffer *intel_fb; |
79e53945 JB |
4049 | int pipe = intel_crtc->pipe; |
4050 | uint32_t temp = 0; | |
4051 | uint32_t adder; | |
4052 | ||
652c393a JB |
4053 | if (crtc->fb) { |
4054 | intel_fb = to_intel_framebuffer(crtc->fb); | |
4055 | intel_mark_busy(dev, intel_fb->obj); | |
4056 | } | |
4057 | ||
79e53945 | 4058 | if (x < 0) { |
2245fda8 | 4059 | temp |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; |
79e53945 JB |
4060 | x = -x; |
4061 | } | |
4062 | if (y < 0) { | |
2245fda8 | 4063 | temp |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; |
79e53945 JB |
4064 | y = -y; |
4065 | } | |
4066 | ||
2245fda8 KP |
4067 | temp |= x << CURSOR_X_SHIFT; |
4068 | temp |= y << CURSOR_Y_SHIFT; | |
79e53945 JB |
4069 | |
4070 | adder = intel_crtc->cursor_addr; | |
4071 | I915_WRITE((pipe == 0) ? CURAPOS : CURBPOS, temp); | |
4072 | I915_WRITE((pipe == 0) ? CURABASE : CURBBASE, adder); | |
4073 | ||
4074 | return 0; | |
4075 | } | |
4076 | ||
4077 | /** Sets the color ramps on behalf of RandR */ | |
4078 | void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green, | |
4079 | u16 blue, int regno) | |
4080 | { | |
4081 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4082 | ||
4083 | intel_crtc->lut_r[regno] = red >> 8; | |
4084 | intel_crtc->lut_g[regno] = green >> 8; | |
4085 | intel_crtc->lut_b[regno] = blue >> 8; | |
4086 | } | |
4087 | ||
b8c00ac5 DA |
4088 | void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green, |
4089 | u16 *blue, int regno) | |
4090 | { | |
4091 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4092 | ||
4093 | *red = intel_crtc->lut_r[regno] << 8; | |
4094 | *green = intel_crtc->lut_g[regno] << 8; | |
4095 | *blue = intel_crtc->lut_b[regno] << 8; | |
4096 | } | |
4097 | ||
79e53945 JB |
4098 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
4099 | u16 *blue, uint32_t size) | |
4100 | { | |
4101 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4102 | int i; | |
4103 | ||
4104 | if (size != 256) | |
4105 | return; | |
4106 | ||
4107 | for (i = 0; i < 256; i++) { | |
4108 | intel_crtc->lut_r[i] = red[i] >> 8; | |
4109 | intel_crtc->lut_g[i] = green[i] >> 8; | |
4110 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
4111 | } | |
4112 | ||
4113 | intel_crtc_load_lut(crtc); | |
4114 | } | |
4115 | ||
4116 | /** | |
4117 | * Get a pipe with a simple mode set on it for doing load-based monitor | |
4118 | * detection. | |
4119 | * | |
4120 | * It will be up to the load-detect code to adjust the pipe as appropriate for | |
c751ce4f | 4121 | * its requirements. The pipe will be connected to no other encoders. |
79e53945 | 4122 | * |
c751ce4f | 4123 | * Currently this code will only succeed if there is a pipe with no encoders |
79e53945 JB |
4124 | * configured for it. In the future, it could choose to temporarily disable |
4125 | * some outputs to free up a pipe for its use. | |
4126 | * | |
4127 | * \return crtc, or NULL if no pipes are available. | |
4128 | */ | |
4129 | ||
4130 | /* VESA 640x480x72Hz mode to set on the pipe */ | |
4131 | static struct drm_display_mode load_detect_mode = { | |
4132 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
4133 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
4134 | }; | |
4135 | ||
21d40d37 | 4136 | struct drm_crtc *intel_get_load_detect_pipe(struct intel_encoder *intel_encoder, |
c1c43977 | 4137 | struct drm_connector *connector, |
79e53945 JB |
4138 | struct drm_display_mode *mode, |
4139 | int *dpms_mode) | |
4140 | { | |
4141 | struct intel_crtc *intel_crtc; | |
4142 | struct drm_crtc *possible_crtc; | |
4143 | struct drm_crtc *supported_crtc =NULL; | |
21d40d37 | 4144 | struct drm_encoder *encoder = &intel_encoder->enc; |
79e53945 JB |
4145 | struct drm_crtc *crtc = NULL; |
4146 | struct drm_device *dev = encoder->dev; | |
4147 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
4148 | struct drm_crtc_helper_funcs *crtc_funcs; | |
4149 | int i = -1; | |
4150 | ||
4151 | /* | |
4152 | * Algorithm gets a little messy: | |
4153 | * - if the connector already has an assigned crtc, use it (but make | |
4154 | * sure it's on first) | |
4155 | * - try to find the first unused crtc that can drive this connector, | |
4156 | * and use that if we find one | |
4157 | * - if there are no unused crtcs available, try to use the first | |
4158 | * one we found that supports the connector | |
4159 | */ | |
4160 | ||
4161 | /* See if we already have a CRTC for this connector */ | |
4162 | if (encoder->crtc) { | |
4163 | crtc = encoder->crtc; | |
4164 | /* Make sure the crtc and connector are running */ | |
4165 | intel_crtc = to_intel_crtc(crtc); | |
4166 | *dpms_mode = intel_crtc->dpms_mode; | |
4167 | if (intel_crtc->dpms_mode != DRM_MODE_DPMS_ON) { | |
4168 | crtc_funcs = crtc->helper_private; | |
4169 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON); | |
4170 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON); | |
4171 | } | |
4172 | return crtc; | |
4173 | } | |
4174 | ||
4175 | /* Find an unused one (if possible) */ | |
4176 | list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) { | |
4177 | i++; | |
4178 | if (!(encoder->possible_crtcs & (1 << i))) | |
4179 | continue; | |
4180 | if (!possible_crtc->enabled) { | |
4181 | crtc = possible_crtc; | |
4182 | break; | |
4183 | } | |
4184 | if (!supported_crtc) | |
4185 | supported_crtc = possible_crtc; | |
4186 | } | |
4187 | ||
4188 | /* | |
4189 | * If we didn't find an unused CRTC, don't use any. | |
4190 | */ | |
4191 | if (!crtc) { | |
4192 | return NULL; | |
4193 | } | |
4194 | ||
4195 | encoder->crtc = crtc; | |
c1c43977 | 4196 | connector->encoder = encoder; |
21d40d37 | 4197 | intel_encoder->load_detect_temp = true; |
79e53945 JB |
4198 | |
4199 | intel_crtc = to_intel_crtc(crtc); | |
4200 | *dpms_mode = intel_crtc->dpms_mode; | |
4201 | ||
4202 | if (!crtc->enabled) { | |
4203 | if (!mode) | |
4204 | mode = &load_detect_mode; | |
3c4fdcfb | 4205 | drm_crtc_helper_set_mode(crtc, mode, 0, 0, crtc->fb); |
79e53945 JB |
4206 | } else { |
4207 | if (intel_crtc->dpms_mode != DRM_MODE_DPMS_ON) { | |
4208 | crtc_funcs = crtc->helper_private; | |
4209 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON); | |
4210 | } | |
4211 | ||
4212 | /* Add this connector to the crtc */ | |
4213 | encoder_funcs->mode_set(encoder, &crtc->mode, &crtc->mode); | |
4214 | encoder_funcs->commit(encoder); | |
4215 | } | |
4216 | /* let the connector get through one full cycle before testing */ | |
4217 | intel_wait_for_vblank(dev); | |
4218 | ||
4219 | return crtc; | |
4220 | } | |
4221 | ||
c1c43977 ZW |
4222 | void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder, |
4223 | struct drm_connector *connector, int dpms_mode) | |
79e53945 | 4224 | { |
21d40d37 | 4225 | struct drm_encoder *encoder = &intel_encoder->enc; |
79e53945 JB |
4226 | struct drm_device *dev = encoder->dev; |
4227 | struct drm_crtc *crtc = encoder->crtc; | |
4228 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
4229 | struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private; | |
4230 | ||
21d40d37 | 4231 | if (intel_encoder->load_detect_temp) { |
79e53945 | 4232 | encoder->crtc = NULL; |
c1c43977 | 4233 | connector->encoder = NULL; |
21d40d37 | 4234 | intel_encoder->load_detect_temp = false; |
79e53945 JB |
4235 | crtc->enabled = drm_helper_crtc_in_use(crtc); |
4236 | drm_helper_disable_unused_functions(dev); | |
4237 | } | |
4238 | ||
c751ce4f | 4239 | /* Switch crtc and encoder back off if necessary */ |
79e53945 JB |
4240 | if (crtc->enabled && dpms_mode != DRM_MODE_DPMS_ON) { |
4241 | if (encoder->crtc == crtc) | |
4242 | encoder_funcs->dpms(encoder, dpms_mode); | |
4243 | crtc_funcs->dpms(crtc, dpms_mode); | |
4244 | } | |
4245 | } | |
4246 | ||
4247 | /* Returns the clock of the currently programmed mode of the given pipe. */ | |
4248 | static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc) | |
4249 | { | |
4250 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4251 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4252 | int pipe = intel_crtc->pipe; | |
4253 | u32 dpll = I915_READ((pipe == 0) ? DPLL_A : DPLL_B); | |
4254 | u32 fp; | |
4255 | intel_clock_t clock; | |
4256 | ||
4257 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
4258 | fp = I915_READ((pipe == 0) ? FPA0 : FPB0); | |
4259 | else | |
4260 | fp = I915_READ((pipe == 0) ? FPA1 : FPB1); | |
4261 | ||
4262 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
4263 | if (IS_PINEVIEW(dev)) { |
4264 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
4265 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
4266 | } else { |
4267 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
4268 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
4269 | } | |
4270 | ||
79e53945 | 4271 | if (IS_I9XX(dev)) { |
f2b115e6 AJ |
4272 | if (IS_PINEVIEW(dev)) |
4273 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
4274 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
4275 | else |
4276 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
4277 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
4278 | ||
4279 | switch (dpll & DPLL_MODE_MASK) { | |
4280 | case DPLLB_MODE_DAC_SERIAL: | |
4281 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
4282 | 5 : 10; | |
4283 | break; | |
4284 | case DPLLB_MODE_LVDS: | |
4285 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
4286 | 7 : 14; | |
4287 | break; | |
4288 | default: | |
28c97730 | 4289 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 JB |
4290 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
4291 | return 0; | |
4292 | } | |
4293 | ||
4294 | /* XXX: Handle the 100Mhz refclk */ | |
2177832f | 4295 | intel_clock(dev, 96000, &clock); |
79e53945 JB |
4296 | } else { |
4297 | bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN); | |
4298 | ||
4299 | if (is_lvds) { | |
4300 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
4301 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
4302 | clock.p2 = 14; | |
4303 | ||
4304 | if ((dpll & PLL_REF_INPUT_MASK) == | |
4305 | PLLB_REF_INPUT_SPREADSPECTRUMIN) { | |
4306 | /* XXX: might not be 66MHz */ | |
2177832f | 4307 | intel_clock(dev, 66000, &clock); |
79e53945 | 4308 | } else |
2177832f | 4309 | intel_clock(dev, 48000, &clock); |
79e53945 JB |
4310 | } else { |
4311 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
4312 | clock.p1 = 2; | |
4313 | else { | |
4314 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
4315 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
4316 | } | |
4317 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
4318 | clock.p2 = 4; | |
4319 | else | |
4320 | clock.p2 = 2; | |
4321 | ||
2177832f | 4322 | intel_clock(dev, 48000, &clock); |
79e53945 JB |
4323 | } |
4324 | } | |
4325 | ||
4326 | /* XXX: It would be nice to validate the clocks, but we can't reuse | |
4327 | * i830PllIsValid() because it relies on the xf86_config connector | |
4328 | * configuration being accurate, which it isn't necessarily. | |
4329 | */ | |
4330 | ||
4331 | return clock.dot; | |
4332 | } | |
4333 | ||
4334 | /** Returns the currently programmed mode of the given pipe. */ | |
4335 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
4336 | struct drm_crtc *crtc) | |
4337 | { | |
4338 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4339 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4340 | int pipe = intel_crtc->pipe; | |
4341 | struct drm_display_mode *mode; | |
4342 | int htot = I915_READ((pipe == 0) ? HTOTAL_A : HTOTAL_B); | |
4343 | int hsync = I915_READ((pipe == 0) ? HSYNC_A : HSYNC_B); | |
4344 | int vtot = I915_READ((pipe == 0) ? VTOTAL_A : VTOTAL_B); | |
4345 | int vsync = I915_READ((pipe == 0) ? VSYNC_A : VSYNC_B); | |
4346 | ||
4347 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
4348 | if (!mode) | |
4349 | return NULL; | |
4350 | ||
4351 | mode->clock = intel_crtc_clock_get(dev, crtc); | |
4352 | mode->hdisplay = (htot & 0xffff) + 1; | |
4353 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
4354 | mode->hsync_start = (hsync & 0xffff) + 1; | |
4355 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
4356 | mode->vdisplay = (vtot & 0xffff) + 1; | |
4357 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
4358 | mode->vsync_start = (vsync & 0xffff) + 1; | |
4359 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
4360 | ||
4361 | drm_mode_set_name(mode); | |
4362 | drm_mode_set_crtcinfo(mode, 0); | |
4363 | ||
4364 | return mode; | |
4365 | } | |
4366 | ||
652c393a JB |
4367 | #define GPU_IDLE_TIMEOUT 500 /* ms */ |
4368 | ||
4369 | /* When this timer fires, we've been idle for awhile */ | |
4370 | static void intel_gpu_idle_timer(unsigned long arg) | |
4371 | { | |
4372 | struct drm_device *dev = (struct drm_device *)arg; | |
4373 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4374 | ||
44d98a61 | 4375 | DRM_DEBUG_DRIVER("idle timer fired, downclocking\n"); |
652c393a JB |
4376 | |
4377 | dev_priv->busy = false; | |
4378 | ||
01dfba93 | 4379 | queue_work(dev_priv->wq, &dev_priv->idle_work); |
652c393a JB |
4380 | } |
4381 | ||
652c393a JB |
4382 | #define CRTC_IDLE_TIMEOUT 1000 /* ms */ |
4383 | ||
4384 | static void intel_crtc_idle_timer(unsigned long arg) | |
4385 | { | |
4386 | struct intel_crtc *intel_crtc = (struct intel_crtc *)arg; | |
4387 | struct drm_crtc *crtc = &intel_crtc->base; | |
4388 | drm_i915_private_t *dev_priv = crtc->dev->dev_private; | |
4389 | ||
44d98a61 | 4390 | DRM_DEBUG_DRIVER("idle timer fired, downclocking\n"); |
652c393a JB |
4391 | |
4392 | intel_crtc->busy = false; | |
4393 | ||
01dfba93 | 4394 | queue_work(dev_priv->wq, &dev_priv->idle_work); |
652c393a JB |
4395 | } |
4396 | ||
4397 | static void intel_increase_pllclock(struct drm_crtc *crtc, bool schedule) | |
4398 | { | |
4399 | struct drm_device *dev = crtc->dev; | |
4400 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4401 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4402 | int pipe = intel_crtc->pipe; | |
4403 | int dpll_reg = (pipe == 0) ? DPLL_A : DPLL_B; | |
4404 | int dpll = I915_READ(dpll_reg); | |
4405 | ||
bad720ff | 4406 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
4407 | return; |
4408 | ||
4409 | if (!dev_priv->lvds_downclock_avail) | |
4410 | return; | |
4411 | ||
4412 | if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) { | |
44d98a61 | 4413 | DRM_DEBUG_DRIVER("upclocking LVDS\n"); |
652c393a JB |
4414 | |
4415 | /* Unlock panel regs */ | |
4416 | I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) | (0xabcd << 16)); | |
4417 | ||
4418 | dpll &= ~DISPLAY_RATE_SELECT_FPA1; | |
4419 | I915_WRITE(dpll_reg, dpll); | |
4420 | dpll = I915_READ(dpll_reg); | |
4421 | intel_wait_for_vblank(dev); | |
4422 | dpll = I915_READ(dpll_reg); | |
4423 | if (dpll & DISPLAY_RATE_SELECT_FPA1) | |
44d98a61 | 4424 | DRM_DEBUG_DRIVER("failed to upclock LVDS!\n"); |
652c393a JB |
4425 | |
4426 | /* ...and lock them again */ | |
4427 | I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3); | |
4428 | } | |
4429 | ||
4430 | /* Schedule downclock */ | |
4431 | if (schedule) | |
4432 | mod_timer(&intel_crtc->idle_timer, jiffies + | |
4433 | msecs_to_jiffies(CRTC_IDLE_TIMEOUT)); | |
4434 | } | |
4435 | ||
4436 | static void intel_decrease_pllclock(struct drm_crtc *crtc) | |
4437 | { | |
4438 | struct drm_device *dev = crtc->dev; | |
4439 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4440 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4441 | int pipe = intel_crtc->pipe; | |
4442 | int dpll_reg = (pipe == 0) ? DPLL_A : DPLL_B; | |
4443 | int dpll = I915_READ(dpll_reg); | |
4444 | ||
bad720ff | 4445 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
4446 | return; |
4447 | ||
4448 | if (!dev_priv->lvds_downclock_avail) | |
4449 | return; | |
4450 | ||
4451 | /* | |
4452 | * Since this is called by a timer, we should never get here in | |
4453 | * the manual case. | |
4454 | */ | |
4455 | if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) { | |
44d98a61 | 4456 | DRM_DEBUG_DRIVER("downclocking LVDS\n"); |
652c393a JB |
4457 | |
4458 | /* Unlock panel regs */ | |
4459 | I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) | (0xabcd << 16)); | |
4460 | ||
4461 | dpll |= DISPLAY_RATE_SELECT_FPA1; | |
4462 | I915_WRITE(dpll_reg, dpll); | |
4463 | dpll = I915_READ(dpll_reg); | |
4464 | intel_wait_for_vblank(dev); | |
4465 | dpll = I915_READ(dpll_reg); | |
4466 | if (!(dpll & DISPLAY_RATE_SELECT_FPA1)) | |
44d98a61 | 4467 | DRM_DEBUG_DRIVER("failed to downclock LVDS!\n"); |
652c393a JB |
4468 | |
4469 | /* ...and lock them again */ | |
4470 | I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3); | |
4471 | } | |
4472 | ||
4473 | } | |
4474 | ||
4475 | /** | |
4476 | * intel_idle_update - adjust clocks for idleness | |
4477 | * @work: work struct | |
4478 | * | |
4479 | * Either the GPU or display (or both) went idle. Check the busy status | |
4480 | * here and adjust the CRTC and GPU clocks as necessary. | |
4481 | */ | |
4482 | static void intel_idle_update(struct work_struct *work) | |
4483 | { | |
4484 | drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t, | |
4485 | idle_work); | |
4486 | struct drm_device *dev = dev_priv->dev; | |
4487 | struct drm_crtc *crtc; | |
4488 | struct intel_crtc *intel_crtc; | |
45ac22c8 | 4489 | int enabled = 0; |
652c393a JB |
4490 | |
4491 | if (!i915_powersave) | |
4492 | return; | |
4493 | ||
4494 | mutex_lock(&dev->struct_mutex); | |
4495 | ||
7648fa99 JB |
4496 | i915_update_gfx_val(dev_priv); |
4497 | ||
652c393a JB |
4498 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
4499 | /* Skip inactive CRTCs */ | |
4500 | if (!crtc->fb) | |
4501 | continue; | |
4502 | ||
45ac22c8 | 4503 | enabled++; |
652c393a JB |
4504 | intel_crtc = to_intel_crtc(crtc); |
4505 | if (!intel_crtc->busy) | |
4506 | intel_decrease_pllclock(crtc); | |
4507 | } | |
4508 | ||
45ac22c8 LP |
4509 | if ((enabled == 1) && (IS_I945G(dev) || IS_I945GM(dev))) { |
4510 | DRM_DEBUG_DRIVER("enable memory self refresh on 945\n"); | |
4511 | I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN_MASK | FW_BLC_SELF_EN); | |
4512 | } | |
4513 | ||
652c393a JB |
4514 | mutex_unlock(&dev->struct_mutex); |
4515 | } | |
4516 | ||
4517 | /** | |
4518 | * intel_mark_busy - mark the GPU and possibly the display busy | |
4519 | * @dev: drm device | |
4520 | * @obj: object we're operating on | |
4521 | * | |
4522 | * Callers can use this function to indicate that the GPU is busy processing | |
4523 | * commands. If @obj matches one of the CRTC objects (i.e. it's a scanout | |
4524 | * buffer), we'll also mark the display as busy, so we know to increase its | |
4525 | * clock frequency. | |
4526 | */ | |
4527 | void intel_mark_busy(struct drm_device *dev, struct drm_gem_object *obj) | |
4528 | { | |
4529 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4530 | struct drm_crtc *crtc = NULL; | |
4531 | struct intel_framebuffer *intel_fb; | |
4532 | struct intel_crtc *intel_crtc; | |
4533 | ||
5e17ee74 ZW |
4534 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
4535 | return; | |
4536 | ||
060e645a LP |
4537 | if (!dev_priv->busy) { |
4538 | if (IS_I945G(dev) || IS_I945GM(dev)) { | |
4539 | u32 fw_blc_self; | |
ee980b80 | 4540 | |
060e645a LP |
4541 | DRM_DEBUG_DRIVER("disable memory self refresh on 945\n"); |
4542 | fw_blc_self = I915_READ(FW_BLC_SELF); | |
4543 | fw_blc_self &= ~FW_BLC_SELF_EN; | |
4544 | I915_WRITE(FW_BLC_SELF, fw_blc_self | FW_BLC_SELF_EN_MASK); | |
4545 | } | |
28cf798f | 4546 | dev_priv->busy = true; |
060e645a | 4547 | } else |
28cf798f CW |
4548 | mod_timer(&dev_priv->idle_timer, jiffies + |
4549 | msecs_to_jiffies(GPU_IDLE_TIMEOUT)); | |
652c393a JB |
4550 | |
4551 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
4552 | if (!crtc->fb) | |
4553 | continue; | |
4554 | ||
4555 | intel_crtc = to_intel_crtc(crtc); | |
4556 | intel_fb = to_intel_framebuffer(crtc->fb); | |
4557 | if (intel_fb->obj == obj) { | |
4558 | if (!intel_crtc->busy) { | |
060e645a LP |
4559 | if (IS_I945G(dev) || IS_I945GM(dev)) { |
4560 | u32 fw_blc_self; | |
4561 | ||
4562 | DRM_DEBUG_DRIVER("disable memory self refresh on 945\n"); | |
4563 | fw_blc_self = I915_READ(FW_BLC_SELF); | |
4564 | fw_blc_self &= ~FW_BLC_SELF_EN; | |
4565 | I915_WRITE(FW_BLC_SELF, fw_blc_self | FW_BLC_SELF_EN_MASK); | |
4566 | } | |
652c393a JB |
4567 | /* Non-busy -> busy, upclock */ |
4568 | intel_increase_pllclock(crtc, true); | |
4569 | intel_crtc->busy = true; | |
4570 | } else { | |
4571 | /* Busy -> busy, put off timer */ | |
4572 | mod_timer(&intel_crtc->idle_timer, jiffies + | |
4573 | msecs_to_jiffies(CRTC_IDLE_TIMEOUT)); | |
4574 | } | |
4575 | } | |
4576 | } | |
4577 | } | |
4578 | ||
79e53945 JB |
4579 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
4580 | { | |
4581 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4582 | ||
4583 | drm_crtc_cleanup(crtc); | |
4584 | kfree(intel_crtc); | |
4585 | } | |
4586 | ||
6b95a207 KH |
4587 | struct intel_unpin_work { |
4588 | struct work_struct work; | |
4589 | struct drm_device *dev; | |
b1b87f6b JB |
4590 | struct drm_gem_object *old_fb_obj; |
4591 | struct drm_gem_object *pending_flip_obj; | |
6b95a207 KH |
4592 | struct drm_pending_vblank_event *event; |
4593 | int pending; | |
4594 | }; | |
4595 | ||
4596 | static void intel_unpin_work_fn(struct work_struct *__work) | |
4597 | { | |
4598 | struct intel_unpin_work *work = | |
4599 | container_of(__work, struct intel_unpin_work, work); | |
4600 | ||
4601 | mutex_lock(&work->dev->struct_mutex); | |
b1b87f6b | 4602 | i915_gem_object_unpin(work->old_fb_obj); |
75dfca80 | 4603 | drm_gem_object_unreference(work->pending_flip_obj); |
b1b87f6b | 4604 | drm_gem_object_unreference(work->old_fb_obj); |
6b95a207 KH |
4605 | mutex_unlock(&work->dev->struct_mutex); |
4606 | kfree(work); | |
4607 | } | |
4608 | ||
1afe3e9d JB |
4609 | static void do_intel_finish_page_flip(struct drm_device *dev, |
4610 | struct drm_crtc *crtc) | |
6b95a207 KH |
4611 | { |
4612 | drm_i915_private_t *dev_priv = dev->dev_private; | |
6b95a207 KH |
4613 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4614 | struct intel_unpin_work *work; | |
4615 | struct drm_i915_gem_object *obj_priv; | |
4616 | struct drm_pending_vblank_event *e; | |
4617 | struct timeval now; | |
4618 | unsigned long flags; | |
4619 | ||
4620 | /* Ignore early vblank irqs */ | |
4621 | if (intel_crtc == NULL) | |
4622 | return; | |
4623 | ||
4624 | spin_lock_irqsave(&dev->event_lock, flags); | |
4625 | work = intel_crtc->unpin_work; | |
4626 | if (work == NULL || !work->pending) { | |
4627 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
4628 | return; | |
4629 | } | |
4630 | ||
4631 | intel_crtc->unpin_work = NULL; | |
4632 | drm_vblank_put(dev, intel_crtc->pipe); | |
4633 | ||
4634 | if (work->event) { | |
4635 | e = work->event; | |
4636 | do_gettimeofday(&now); | |
4637 | e->event.sequence = drm_vblank_count(dev, intel_crtc->pipe); | |
4638 | e->event.tv_sec = now.tv_sec; | |
4639 | e->event.tv_usec = now.tv_usec; | |
4640 | list_add_tail(&e->base.link, | |
4641 | &e->base.file_priv->event_list); | |
4642 | wake_up_interruptible(&e->base.file_priv->event_wait); | |
4643 | } | |
4644 | ||
4645 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
4646 | ||
23010e43 | 4647 | obj_priv = to_intel_bo(work->pending_flip_obj); |
de3f440f JB |
4648 | |
4649 | /* Initial scanout buffer will have a 0 pending flip count */ | |
4650 | if ((atomic_read(&obj_priv->pending_flip) == 0) || | |
4651 | atomic_dec_and_test(&obj_priv->pending_flip)) | |
6b95a207 KH |
4652 | DRM_WAKEUP(&dev_priv->pending_flip_queue); |
4653 | schedule_work(&work->work); | |
4654 | } | |
4655 | ||
1afe3e9d JB |
4656 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
4657 | { | |
4658 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4659 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
4660 | ||
4661 | do_intel_finish_page_flip(dev, crtc); | |
4662 | } | |
4663 | ||
4664 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
4665 | { | |
4666 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4667 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; | |
4668 | ||
4669 | do_intel_finish_page_flip(dev, crtc); | |
4670 | } | |
4671 | ||
6b95a207 KH |
4672 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
4673 | { | |
4674 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4675 | struct intel_crtc *intel_crtc = | |
4676 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
4677 | unsigned long flags; | |
4678 | ||
4679 | spin_lock_irqsave(&dev->event_lock, flags); | |
de3f440f | 4680 | if (intel_crtc->unpin_work) { |
6b95a207 | 4681 | intel_crtc->unpin_work->pending = 1; |
de3f440f JB |
4682 | } else { |
4683 | DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n"); | |
4684 | } | |
6b95a207 KH |
4685 | spin_unlock_irqrestore(&dev->event_lock, flags); |
4686 | } | |
4687 | ||
4688 | static int intel_crtc_page_flip(struct drm_crtc *crtc, | |
4689 | struct drm_framebuffer *fb, | |
4690 | struct drm_pending_vblank_event *event) | |
4691 | { | |
4692 | struct drm_device *dev = crtc->dev; | |
4693 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4694 | struct intel_framebuffer *intel_fb; | |
4695 | struct drm_i915_gem_object *obj_priv; | |
4696 | struct drm_gem_object *obj; | |
4697 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4698 | struct intel_unpin_work *work; | |
be9a3dbf | 4699 | unsigned long flags, offset; |
aacef09b ZW |
4700 | int pipesrc_reg = (intel_crtc->pipe == 0) ? PIPEASRC : PIPEBSRC; |
4701 | int ret, pipesrc; | |
83f7fd05 | 4702 | u32 flip_mask; |
6b95a207 KH |
4703 | |
4704 | work = kzalloc(sizeof *work, GFP_KERNEL); | |
4705 | if (work == NULL) | |
4706 | return -ENOMEM; | |
4707 | ||
6b95a207 KH |
4708 | work->event = event; |
4709 | work->dev = crtc->dev; | |
4710 | intel_fb = to_intel_framebuffer(crtc->fb); | |
b1b87f6b | 4711 | work->old_fb_obj = intel_fb->obj; |
6b95a207 KH |
4712 | INIT_WORK(&work->work, intel_unpin_work_fn); |
4713 | ||
4714 | /* We borrow the event spin lock for protecting unpin_work */ | |
4715 | spin_lock_irqsave(&dev->event_lock, flags); | |
4716 | if (intel_crtc->unpin_work) { | |
4717 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
4718 | kfree(work); | |
468f0b44 CW |
4719 | |
4720 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
6b95a207 KH |
4721 | return -EBUSY; |
4722 | } | |
4723 | intel_crtc->unpin_work = work; | |
4724 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
4725 | ||
4726 | intel_fb = to_intel_framebuffer(fb); | |
4727 | obj = intel_fb->obj; | |
4728 | ||
468f0b44 | 4729 | mutex_lock(&dev->struct_mutex); |
6b95a207 KH |
4730 | ret = intel_pin_and_fence_fb_obj(dev, obj); |
4731 | if (ret != 0) { | |
6b95a207 | 4732 | mutex_unlock(&dev->struct_mutex); |
468f0b44 CW |
4733 | |
4734 | spin_lock_irqsave(&dev->event_lock, flags); | |
4735 | intel_crtc->unpin_work = NULL; | |
4736 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
4737 | ||
4738 | kfree(work); | |
4739 | ||
4740 | DRM_DEBUG_DRIVER("flip queue: %p pin & fence failed\n", | |
4741 | to_intel_bo(obj)); | |
6b95a207 KH |
4742 | return ret; |
4743 | } | |
4744 | ||
75dfca80 | 4745 | /* Reference the objects for the scheduled work. */ |
b1b87f6b | 4746 | drm_gem_object_reference(work->old_fb_obj); |
75dfca80 | 4747 | drm_gem_object_reference(obj); |
6b95a207 KH |
4748 | |
4749 | crtc->fb = fb; | |
4750 | i915_gem_object_flush_write_domain(obj); | |
4751 | drm_vblank_get(dev, intel_crtc->pipe); | |
23010e43 | 4752 | obj_priv = to_intel_bo(obj); |
6b95a207 | 4753 | atomic_inc(&obj_priv->pending_flip); |
b1b87f6b | 4754 | work->pending_flip_obj = obj; |
6b95a207 | 4755 | |
83f7fd05 JB |
4756 | if (intel_crtc->plane) |
4757 | flip_mask = I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
4758 | else | |
4759 | flip_mask = I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT; | |
4760 | ||
4761 | /* Wait for any previous flip to finish */ | |
4762 | if (IS_GEN3(dev)) | |
4763 | while (I915_READ(ISR) & flip_mask) | |
4764 | ; | |
4765 | ||
be9a3dbf JB |
4766 | /* Offset into the new buffer for cases of shared fbs between CRTCs */ |
4767 | offset = obj_priv->gtt_offset; | |
4768 | offset += (crtc->y * fb->pitch) + (crtc->x * (fb->bits_per_pixel) / 8); | |
4769 | ||
6b95a207 | 4770 | BEGIN_LP_RING(4); |
22fd0fab | 4771 | if (IS_I965G(dev)) { |
1afe3e9d JB |
4772 | OUT_RING(MI_DISPLAY_FLIP | |
4773 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
4774 | OUT_RING(fb->pitch); | |
be9a3dbf | 4775 | OUT_RING(offset | obj_priv->tiling_mode); |
aacef09b ZW |
4776 | pipesrc = I915_READ(pipesrc_reg); |
4777 | OUT_RING(pipesrc & 0x0fff0fff); | |
22fd0fab | 4778 | } else { |
1afe3e9d JB |
4779 | OUT_RING(MI_DISPLAY_FLIP_I915 | |
4780 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
4781 | OUT_RING(fb->pitch); | |
be9a3dbf | 4782 | OUT_RING(offset); |
22fd0fab JB |
4783 | OUT_RING(MI_NOOP); |
4784 | } | |
6b95a207 KH |
4785 | ADVANCE_LP_RING(); |
4786 | ||
4787 | mutex_unlock(&dev->struct_mutex); | |
4788 | ||
4789 | return 0; | |
4790 | } | |
4791 | ||
79e53945 JB |
4792 | static const struct drm_crtc_helper_funcs intel_helper_funcs = { |
4793 | .dpms = intel_crtc_dpms, | |
4794 | .mode_fixup = intel_crtc_mode_fixup, | |
4795 | .mode_set = intel_crtc_mode_set, | |
4796 | .mode_set_base = intel_pipe_set_base, | |
4797 | .prepare = intel_crtc_prepare, | |
4798 | .commit = intel_crtc_commit, | |
068143d3 | 4799 | .load_lut = intel_crtc_load_lut, |
79e53945 JB |
4800 | }; |
4801 | ||
4802 | static const struct drm_crtc_funcs intel_crtc_funcs = { | |
4803 | .cursor_set = intel_crtc_cursor_set, | |
4804 | .cursor_move = intel_crtc_cursor_move, | |
4805 | .gamma_set = intel_crtc_gamma_set, | |
4806 | .set_config = drm_crtc_helper_set_config, | |
4807 | .destroy = intel_crtc_destroy, | |
6b95a207 | 4808 | .page_flip = intel_crtc_page_flip, |
79e53945 JB |
4809 | }; |
4810 | ||
4811 | ||
b358d0a6 | 4812 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 4813 | { |
22fd0fab | 4814 | drm_i915_private_t *dev_priv = dev->dev_private; |
79e53945 JB |
4815 | struct intel_crtc *intel_crtc; |
4816 | int i; | |
4817 | ||
4818 | intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL); | |
4819 | if (intel_crtc == NULL) | |
4820 | return; | |
4821 | ||
4822 | drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs); | |
4823 | ||
4824 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
4825 | intel_crtc->pipe = pipe; | |
7662c8bd | 4826 | intel_crtc->plane = pipe; |
79e53945 JB |
4827 | for (i = 0; i < 256; i++) { |
4828 | intel_crtc->lut_r[i] = i; | |
4829 | intel_crtc->lut_g[i] = i; | |
4830 | intel_crtc->lut_b[i] = i; | |
4831 | } | |
4832 | ||
80824003 JB |
4833 | /* Swap pipes & planes for FBC on pre-965 */ |
4834 | intel_crtc->pipe = pipe; | |
4835 | intel_crtc->plane = pipe; | |
4836 | if (IS_MOBILE(dev) && (IS_I9XX(dev) && !IS_I965G(dev))) { | |
28c97730 | 4837 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
80824003 JB |
4838 | intel_crtc->plane = ((pipe == 0) ? 1 : 0); |
4839 | } | |
4840 | ||
22fd0fab JB |
4841 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
4842 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
4843 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
4844 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
4845 | ||
79e53945 JB |
4846 | intel_crtc->cursor_addr = 0; |
4847 | intel_crtc->dpms_mode = DRM_MODE_DPMS_OFF; | |
4848 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); | |
4849 | ||
652c393a JB |
4850 | intel_crtc->busy = false; |
4851 | ||
4852 | setup_timer(&intel_crtc->idle_timer, intel_crtc_idle_timer, | |
4853 | (unsigned long)intel_crtc); | |
79e53945 JB |
4854 | } |
4855 | ||
08d7b3d1 CW |
4856 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
4857 | struct drm_file *file_priv) | |
4858 | { | |
4859 | drm_i915_private_t *dev_priv = dev->dev_private; | |
4860 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; | |
c05422d5 DV |
4861 | struct drm_mode_object *drmmode_obj; |
4862 | struct intel_crtc *crtc; | |
08d7b3d1 CW |
4863 | |
4864 | if (!dev_priv) { | |
4865 | DRM_ERROR("called with no initialization\n"); | |
4866 | return -EINVAL; | |
4867 | } | |
4868 | ||
c05422d5 DV |
4869 | drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id, |
4870 | DRM_MODE_OBJECT_CRTC); | |
08d7b3d1 | 4871 | |
c05422d5 | 4872 | if (!drmmode_obj) { |
08d7b3d1 CW |
4873 | DRM_ERROR("no such CRTC id\n"); |
4874 | return -EINVAL; | |
4875 | } | |
4876 | ||
c05422d5 DV |
4877 | crtc = to_intel_crtc(obj_to_crtc(drmmode_obj)); |
4878 | pipe_from_crtc_id->pipe = crtc->pipe; | |
08d7b3d1 | 4879 | |
c05422d5 | 4880 | return 0; |
08d7b3d1 CW |
4881 | } |
4882 | ||
79e53945 JB |
4883 | struct drm_crtc *intel_get_crtc_from_pipe(struct drm_device *dev, int pipe) |
4884 | { | |
4885 | struct drm_crtc *crtc = NULL; | |
4886 | ||
4887 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
4888 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4889 | if (intel_crtc->pipe == pipe) | |
4890 | break; | |
4891 | } | |
4892 | return crtc; | |
4893 | } | |
4894 | ||
c5e4df33 | 4895 | static int intel_encoder_clones(struct drm_device *dev, int type_mask) |
79e53945 JB |
4896 | { |
4897 | int index_mask = 0; | |
c5e4df33 | 4898 | struct drm_encoder *encoder; |
79e53945 JB |
4899 | int entry = 0; |
4900 | ||
c5e4df33 ZW |
4901 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { |
4902 | struct intel_encoder *intel_encoder = enc_to_intel_encoder(encoder); | |
21d40d37 | 4903 | if (type_mask & intel_encoder->clone_mask) |
79e53945 JB |
4904 | index_mask |= (1 << entry); |
4905 | entry++; | |
4906 | } | |
4907 | return index_mask; | |
4908 | } | |
4909 | ||
4910 | ||
4911 | static void intel_setup_outputs(struct drm_device *dev) | |
4912 | { | |
725e30ad | 4913 | struct drm_i915_private *dev_priv = dev->dev_private; |
c5e4df33 | 4914 | struct drm_encoder *encoder; |
79e53945 JB |
4915 | |
4916 | intel_crt_init(dev); | |
4917 | ||
4918 | /* Set up integrated LVDS */ | |
541998a1 | 4919 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
79e53945 JB |
4920 | intel_lvds_init(dev); |
4921 | ||
bad720ff | 4922 | if (HAS_PCH_SPLIT(dev)) { |
30ad48b7 ZW |
4923 | int found; |
4924 | ||
32f9d658 ZW |
4925 | if (IS_MOBILE(dev) && (I915_READ(DP_A) & DP_DETECTED)) |
4926 | intel_dp_init(dev, DP_A); | |
4927 | ||
30ad48b7 | 4928 | if (I915_READ(HDMIB) & PORT_DETECTED) { |
461ed3ca ZY |
4929 | /* PCH SDVOB multiplex with HDMIB */ |
4930 | found = intel_sdvo_init(dev, PCH_SDVOB); | |
30ad48b7 ZW |
4931 | if (!found) |
4932 | intel_hdmi_init(dev, HDMIB); | |
5eb08b69 ZW |
4933 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
4934 | intel_dp_init(dev, PCH_DP_B); | |
30ad48b7 ZW |
4935 | } |
4936 | ||
4937 | if (I915_READ(HDMIC) & PORT_DETECTED) | |
4938 | intel_hdmi_init(dev, HDMIC); | |
4939 | ||
4940 | if (I915_READ(HDMID) & PORT_DETECTED) | |
4941 | intel_hdmi_init(dev, HDMID); | |
4942 | ||
5eb08b69 ZW |
4943 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
4944 | intel_dp_init(dev, PCH_DP_C); | |
4945 | ||
4946 | if (I915_READ(PCH_DP_D) & DP_DETECTED) | |
4947 | intel_dp_init(dev, PCH_DP_D); | |
4948 | ||
103a196f | 4949 | } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) { |
27185ae1 | 4950 | bool found = false; |
7d57382e | 4951 | |
725e30ad | 4952 | if (I915_READ(SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 4953 | DRM_DEBUG_KMS("probing SDVOB\n"); |
725e30ad | 4954 | found = intel_sdvo_init(dev, SDVOB); |
b01f2c3a JB |
4955 | if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) { |
4956 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); | |
725e30ad | 4957 | intel_hdmi_init(dev, SDVOB); |
b01f2c3a | 4958 | } |
27185ae1 | 4959 | |
b01f2c3a JB |
4960 | if (!found && SUPPORTS_INTEGRATED_DP(dev)) { |
4961 | DRM_DEBUG_KMS("probing DP_B\n"); | |
a4fc5ed6 | 4962 | intel_dp_init(dev, DP_B); |
b01f2c3a | 4963 | } |
725e30ad | 4964 | } |
13520b05 KH |
4965 | |
4966 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 4967 | |
b01f2c3a JB |
4968 | if (I915_READ(SDVOB) & SDVO_DETECTED) { |
4969 | DRM_DEBUG_KMS("probing SDVOC\n"); | |
725e30ad | 4970 | found = intel_sdvo_init(dev, SDVOC); |
b01f2c3a | 4971 | } |
27185ae1 ML |
4972 | |
4973 | if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) { | |
4974 | ||
b01f2c3a JB |
4975 | if (SUPPORTS_INTEGRATED_HDMI(dev)) { |
4976 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); | |
725e30ad | 4977 | intel_hdmi_init(dev, SDVOC); |
b01f2c3a JB |
4978 | } |
4979 | if (SUPPORTS_INTEGRATED_DP(dev)) { | |
4980 | DRM_DEBUG_KMS("probing DP_C\n"); | |
a4fc5ed6 | 4981 | intel_dp_init(dev, DP_C); |
b01f2c3a | 4982 | } |
725e30ad | 4983 | } |
27185ae1 | 4984 | |
b01f2c3a JB |
4985 | if (SUPPORTS_INTEGRATED_DP(dev) && |
4986 | (I915_READ(DP_D) & DP_DETECTED)) { | |
4987 | DRM_DEBUG_KMS("probing DP_D\n"); | |
a4fc5ed6 | 4988 | intel_dp_init(dev, DP_D); |
b01f2c3a | 4989 | } |
bad720ff | 4990 | } else if (IS_GEN2(dev)) |
79e53945 JB |
4991 | intel_dvo_init(dev); |
4992 | ||
103a196f | 4993 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
4994 | intel_tv_init(dev); |
4995 | ||
c5e4df33 ZW |
4996 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { |
4997 | struct intel_encoder *intel_encoder = enc_to_intel_encoder(encoder); | |
79e53945 | 4998 | |
21d40d37 | 4999 | encoder->possible_crtcs = intel_encoder->crtc_mask; |
c5e4df33 | 5000 | encoder->possible_clones = intel_encoder_clones(dev, |
21d40d37 | 5001 | intel_encoder->clone_mask); |
79e53945 JB |
5002 | } |
5003 | } | |
5004 | ||
5005 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
5006 | { | |
5007 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
79e53945 JB |
5008 | |
5009 | drm_framebuffer_cleanup(fb); | |
bc9025bd | 5010 | drm_gem_object_unreference_unlocked(intel_fb->obj); |
79e53945 JB |
5011 | |
5012 | kfree(intel_fb); | |
5013 | } | |
5014 | ||
5015 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
5016 | struct drm_file *file_priv, | |
5017 | unsigned int *handle) | |
5018 | { | |
5019 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
5020 | struct drm_gem_object *object = intel_fb->obj; | |
5021 | ||
5022 | return drm_gem_handle_create(file_priv, object, handle); | |
5023 | } | |
5024 | ||
5025 | static const struct drm_framebuffer_funcs intel_fb_funcs = { | |
5026 | .destroy = intel_user_framebuffer_destroy, | |
5027 | .create_handle = intel_user_framebuffer_create_handle, | |
5028 | }; | |
5029 | ||
38651674 DA |
5030 | int intel_framebuffer_init(struct drm_device *dev, |
5031 | struct intel_framebuffer *intel_fb, | |
5032 | struct drm_mode_fb_cmd *mode_cmd, | |
5033 | struct drm_gem_object *obj) | |
79e53945 | 5034 | { |
79e53945 JB |
5035 | int ret; |
5036 | ||
79e53945 JB |
5037 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
5038 | if (ret) { | |
5039 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
5040 | return ret; | |
5041 | } | |
5042 | ||
5043 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); | |
79e53945 | 5044 | intel_fb->obj = obj; |
79e53945 JB |
5045 | return 0; |
5046 | } | |
5047 | ||
79e53945 JB |
5048 | static struct drm_framebuffer * |
5049 | intel_user_framebuffer_create(struct drm_device *dev, | |
5050 | struct drm_file *filp, | |
5051 | struct drm_mode_fb_cmd *mode_cmd) | |
5052 | { | |
5053 | struct drm_gem_object *obj; | |
38651674 | 5054 | struct intel_framebuffer *intel_fb; |
79e53945 JB |
5055 | int ret; |
5056 | ||
5057 | obj = drm_gem_object_lookup(dev, filp, mode_cmd->handle); | |
5058 | if (!obj) | |
5059 | return NULL; | |
5060 | ||
38651674 DA |
5061 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
5062 | if (!intel_fb) | |
5063 | return NULL; | |
5064 | ||
5065 | ret = intel_framebuffer_init(dev, intel_fb, | |
5066 | mode_cmd, obj); | |
79e53945 | 5067 | if (ret) { |
bc9025bd | 5068 | drm_gem_object_unreference_unlocked(obj); |
38651674 | 5069 | kfree(intel_fb); |
79e53945 JB |
5070 | return NULL; |
5071 | } | |
5072 | ||
38651674 | 5073 | return &intel_fb->base; |
79e53945 JB |
5074 | } |
5075 | ||
79e53945 | 5076 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 5077 | .fb_create = intel_user_framebuffer_create, |
eb1f8e4f | 5078 | .output_poll_changed = intel_fb_output_poll_changed, |
79e53945 JB |
5079 | }; |
5080 | ||
9ea8d059 CW |
5081 | static struct drm_gem_object * |
5082 | intel_alloc_power_context(struct drm_device *dev) | |
5083 | { | |
5084 | struct drm_gem_object *pwrctx; | |
5085 | int ret; | |
5086 | ||
ac52bc56 | 5087 | pwrctx = i915_gem_alloc_object(dev, 4096); |
9ea8d059 CW |
5088 | if (!pwrctx) { |
5089 | DRM_DEBUG("failed to alloc power context, RC6 disabled\n"); | |
5090 | return NULL; | |
5091 | } | |
5092 | ||
5093 | mutex_lock(&dev->struct_mutex); | |
5094 | ret = i915_gem_object_pin(pwrctx, 4096); | |
5095 | if (ret) { | |
5096 | DRM_ERROR("failed to pin power context: %d\n", ret); | |
5097 | goto err_unref; | |
5098 | } | |
5099 | ||
5100 | ret = i915_gem_object_set_to_gtt_domain(pwrctx, 1); | |
5101 | if (ret) { | |
5102 | DRM_ERROR("failed to set-domain on power context: %d\n", ret); | |
5103 | goto err_unpin; | |
5104 | } | |
5105 | mutex_unlock(&dev->struct_mutex); | |
5106 | ||
5107 | return pwrctx; | |
5108 | ||
5109 | err_unpin: | |
5110 | i915_gem_object_unpin(pwrctx); | |
5111 | err_unref: | |
5112 | drm_gem_object_unreference(pwrctx); | |
5113 | mutex_unlock(&dev->struct_mutex); | |
5114 | return NULL; | |
5115 | } | |
5116 | ||
7648fa99 JB |
5117 | bool ironlake_set_drps(struct drm_device *dev, u8 val) |
5118 | { | |
5119 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5120 | u16 rgvswctl; | |
5121 | ||
5122 | rgvswctl = I915_READ16(MEMSWCTL); | |
5123 | if (rgvswctl & MEMCTL_CMD_STS) { | |
5124 | DRM_DEBUG("gpu busy, RCS change rejected\n"); | |
5125 | return false; /* still busy with another command */ | |
5126 | } | |
5127 | ||
5128 | rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) | | |
5129 | (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM; | |
5130 | I915_WRITE16(MEMSWCTL, rgvswctl); | |
5131 | POSTING_READ16(MEMSWCTL); | |
5132 | ||
5133 | rgvswctl |= MEMCTL_CMD_STS; | |
5134 | I915_WRITE16(MEMSWCTL, rgvswctl); | |
5135 | ||
5136 | return true; | |
5137 | } | |
5138 | ||
f97108d1 JB |
5139 | void ironlake_enable_drps(struct drm_device *dev) |
5140 | { | |
5141 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7648fa99 | 5142 | u32 rgvmodectl = I915_READ(MEMMODECTL); |
f97108d1 JB |
5143 | u8 fmax, fmin, fstart, vstart; |
5144 | int i = 0; | |
5145 | ||
5146 | /* 100ms RC evaluation intervals */ | |
5147 | I915_WRITE(RCUPEI, 100000); | |
5148 | I915_WRITE(RCDNEI, 100000); | |
5149 | ||
5150 | /* Set max/min thresholds to 90ms and 80ms respectively */ | |
5151 | I915_WRITE(RCBMAXAVG, 90000); | |
5152 | I915_WRITE(RCBMINAVG, 80000); | |
5153 | ||
5154 | I915_WRITE(MEMIHYST, 1); | |
5155 | ||
5156 | /* Set up min, max, and cur for interrupt handling */ | |
5157 | fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT; | |
5158 | fmin = (rgvmodectl & MEMMODE_FMIN_MASK); | |
5159 | fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >> | |
5160 | MEMMODE_FSTART_SHIFT; | |
7648fa99 JB |
5161 | fstart = fmax; |
5162 | ||
f97108d1 JB |
5163 | vstart = (I915_READ(PXVFREQ_BASE + (fstart * 4)) & PXVFREQ_PX_MASK) >> |
5164 | PXVFREQ_PX_SHIFT; | |
5165 | ||
7648fa99 JB |
5166 | dev_priv->fmax = fstart; /* IPS callback will increase this */ |
5167 | dev_priv->fstart = fstart; | |
5168 | ||
5169 | dev_priv->max_delay = fmax; | |
f97108d1 JB |
5170 | dev_priv->min_delay = fmin; |
5171 | dev_priv->cur_delay = fstart; | |
5172 | ||
7648fa99 JB |
5173 | DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n", fmax, fmin, |
5174 | fstart); | |
5175 | ||
f97108d1 JB |
5176 | I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN); |
5177 | ||
5178 | /* | |
5179 | * Interrupts will be enabled in ironlake_irq_postinstall | |
5180 | */ | |
5181 | ||
5182 | I915_WRITE(VIDSTART, vstart); | |
5183 | POSTING_READ(VIDSTART); | |
5184 | ||
5185 | rgvmodectl |= MEMMODE_SWMODE_EN; | |
5186 | I915_WRITE(MEMMODECTL, rgvmodectl); | |
5187 | ||
5188 | while (I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) { | |
5189 | if (i++ > 100) { | |
5190 | DRM_ERROR("stuck trying to change perf mode\n"); | |
5191 | break; | |
5192 | } | |
5193 | msleep(1); | |
5194 | } | |
5195 | msleep(1); | |
5196 | ||
7648fa99 | 5197 | ironlake_set_drps(dev, fstart); |
f97108d1 | 5198 | |
7648fa99 JB |
5199 | dev_priv->last_count1 = I915_READ(0x112e4) + I915_READ(0x112e8) + |
5200 | I915_READ(0x112e0); | |
5201 | dev_priv->last_time1 = jiffies_to_msecs(jiffies); | |
5202 | dev_priv->last_count2 = I915_READ(0x112f4); | |
5203 | getrawmonotonic(&dev_priv->last_time2); | |
f97108d1 JB |
5204 | } |
5205 | ||
5206 | void ironlake_disable_drps(struct drm_device *dev) | |
5207 | { | |
5208 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7648fa99 | 5209 | u16 rgvswctl = I915_READ16(MEMSWCTL); |
f97108d1 JB |
5210 | |
5211 | /* Ack interrupts, disable EFC interrupt */ | |
5212 | I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN); | |
5213 | I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG); | |
5214 | I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT); | |
5215 | I915_WRITE(DEIIR, DE_PCU_EVENT); | |
5216 | I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT); | |
5217 | ||
5218 | /* Go back to the starting frequency */ | |
7648fa99 | 5219 | ironlake_set_drps(dev, dev_priv->fstart); |
f97108d1 JB |
5220 | msleep(1); |
5221 | rgvswctl |= MEMCTL_CMD_STS; | |
5222 | I915_WRITE(MEMSWCTL, rgvswctl); | |
5223 | msleep(1); | |
5224 | ||
5225 | } | |
5226 | ||
7648fa99 JB |
5227 | static unsigned long intel_pxfreq(u32 vidfreq) |
5228 | { | |
5229 | unsigned long freq; | |
5230 | int div = (vidfreq & 0x3f0000) >> 16; | |
5231 | int post = (vidfreq & 0x3000) >> 12; | |
5232 | int pre = (vidfreq & 0x7); | |
5233 | ||
5234 | if (!pre) | |
5235 | return 0; | |
5236 | ||
5237 | freq = ((div * 133333) / ((1<<post) * pre)); | |
5238 | ||
5239 | return freq; | |
5240 | } | |
5241 | ||
5242 | void intel_init_emon(struct drm_device *dev) | |
5243 | { | |
5244 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5245 | u32 lcfuse; | |
5246 | u8 pxw[16]; | |
5247 | int i; | |
5248 | ||
5249 | /* Disable to program */ | |
5250 | I915_WRITE(ECR, 0); | |
5251 | POSTING_READ(ECR); | |
5252 | ||
5253 | /* Program energy weights for various events */ | |
5254 | I915_WRITE(SDEW, 0x15040d00); | |
5255 | I915_WRITE(CSIEW0, 0x007f0000); | |
5256 | I915_WRITE(CSIEW1, 0x1e220004); | |
5257 | I915_WRITE(CSIEW2, 0x04000004); | |
5258 | ||
5259 | for (i = 0; i < 5; i++) | |
5260 | I915_WRITE(PEW + (i * 4), 0); | |
5261 | for (i = 0; i < 3; i++) | |
5262 | I915_WRITE(DEW + (i * 4), 0); | |
5263 | ||
5264 | /* Program P-state weights to account for frequency power adjustment */ | |
5265 | for (i = 0; i < 16; i++) { | |
5266 | u32 pxvidfreq = I915_READ(PXVFREQ_BASE + (i * 4)); | |
5267 | unsigned long freq = intel_pxfreq(pxvidfreq); | |
5268 | unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >> | |
5269 | PXVFREQ_PX_SHIFT; | |
5270 | unsigned long val; | |
5271 | ||
5272 | val = vid * vid; | |
5273 | val *= (freq / 1000); | |
5274 | val *= 255; | |
5275 | val /= (127*127*900); | |
5276 | if (val > 0xff) | |
5277 | DRM_ERROR("bad pxval: %ld\n", val); | |
5278 | pxw[i] = val; | |
5279 | } | |
5280 | /* Render standby states get 0 weight */ | |
5281 | pxw[14] = 0; | |
5282 | pxw[15] = 0; | |
5283 | ||
5284 | for (i = 0; i < 4; i++) { | |
5285 | u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) | | |
5286 | (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]); | |
5287 | I915_WRITE(PXW + (i * 4), val); | |
5288 | } | |
5289 | ||
5290 | /* Adjust magic regs to magic values (more experimental results) */ | |
5291 | I915_WRITE(OGW0, 0); | |
5292 | I915_WRITE(OGW1, 0); | |
5293 | I915_WRITE(EG0, 0x00007f00); | |
5294 | I915_WRITE(EG1, 0x0000000e); | |
5295 | I915_WRITE(EG2, 0x000e0000); | |
5296 | I915_WRITE(EG3, 0x68000300); | |
5297 | I915_WRITE(EG4, 0x42000000); | |
5298 | I915_WRITE(EG5, 0x00140031); | |
5299 | I915_WRITE(EG6, 0); | |
5300 | I915_WRITE(EG7, 0); | |
5301 | ||
5302 | for (i = 0; i < 8; i++) | |
5303 | I915_WRITE(PXWL + (i * 4), 0); | |
5304 | ||
5305 | /* Enable PMON + select events */ | |
5306 | I915_WRITE(ECR, 0x80000019); | |
5307 | ||
5308 | lcfuse = I915_READ(LCFUSE02); | |
5309 | ||
5310 | dev_priv->corr = (lcfuse & LCFUSE_HIV_MASK); | |
5311 | } | |
5312 | ||
652c393a JB |
5313 | void intel_init_clock_gating(struct drm_device *dev) |
5314 | { | |
5315 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5316 | ||
5317 | /* | |
5318 | * Disable clock gating reported to work incorrectly according to the | |
5319 | * specs, but enable as much else as we can. | |
5320 | */ | |
bad720ff | 5321 | if (HAS_PCH_SPLIT(dev)) { |
8956c8bb EA |
5322 | uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE; |
5323 | ||
5324 | if (IS_IRONLAKE(dev)) { | |
5325 | /* Required for FBC */ | |
5326 | dspclk_gate |= DPFDUNIT_CLOCK_GATE_DISABLE; | |
5327 | /* Required for CxSR */ | |
5328 | dspclk_gate |= DPARBUNIT_CLOCK_GATE_DISABLE; | |
5329 | ||
5330 | I915_WRITE(PCH_3DCGDIS0, | |
5331 | MARIUNIT_CLOCK_GATE_DISABLE | | |
5332 | SVSMUNIT_CLOCK_GATE_DISABLE); | |
5333 | } | |
5334 | ||
5335 | I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate); | |
7f8a8569 ZW |
5336 | |
5337 | /* | |
5338 | * According to the spec the following bits should be set in | |
5339 | * order to enable memory self-refresh | |
5340 | * The bit 22/21 of 0x42004 | |
5341 | * The bit 5 of 0x42020 | |
5342 | * The bit 15 of 0x45000 | |
5343 | */ | |
5344 | if (IS_IRONLAKE(dev)) { | |
5345 | I915_WRITE(ILK_DISPLAY_CHICKEN2, | |
5346 | (I915_READ(ILK_DISPLAY_CHICKEN2) | | |
5347 | ILK_DPARB_GATE | ILK_VSDPFD_FULL)); | |
5348 | I915_WRITE(ILK_DSPCLK_GATE, | |
5349 | (I915_READ(ILK_DSPCLK_GATE) | | |
5350 | ILK_DPARB_CLK_GATE)); | |
5351 | I915_WRITE(DISP_ARB_CTL, | |
5352 | (I915_READ(DISP_ARB_CTL) | | |
5353 | DISP_FBC_WM_DIS)); | |
5354 | } | |
c03342fa ZW |
5355 | return; |
5356 | } else if (IS_G4X(dev)) { | |
652c393a JB |
5357 | uint32_t dspclk_gate; |
5358 | I915_WRITE(RENCLK_GATE_D1, 0); | |
5359 | I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE | | |
5360 | GS_UNIT_CLOCK_GATE_DISABLE | | |
5361 | CL_UNIT_CLOCK_GATE_DISABLE); | |
5362 | I915_WRITE(RAMCLK_GATE_D, 0); | |
5363 | dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE | | |
5364 | OVRUNIT_CLOCK_GATE_DISABLE | | |
5365 | OVCUNIT_CLOCK_GATE_DISABLE; | |
5366 | if (IS_GM45(dev)) | |
5367 | dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE; | |
5368 | I915_WRITE(DSPCLK_GATE_D, dspclk_gate); | |
5369 | } else if (IS_I965GM(dev)) { | |
5370 | I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE); | |
5371 | I915_WRITE(RENCLK_GATE_D2, 0); | |
5372 | I915_WRITE(DSPCLK_GATE_D, 0); | |
5373 | I915_WRITE(RAMCLK_GATE_D, 0); | |
5374 | I915_WRITE16(DEUC, 0); | |
5375 | } else if (IS_I965G(dev)) { | |
5376 | I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE | | |
5377 | I965_RCC_CLOCK_GATE_DISABLE | | |
5378 | I965_RCPB_CLOCK_GATE_DISABLE | | |
5379 | I965_ISC_CLOCK_GATE_DISABLE | | |
5380 | I965_FBC_CLOCK_GATE_DISABLE); | |
5381 | I915_WRITE(RENCLK_GATE_D2, 0); | |
5382 | } else if (IS_I9XX(dev)) { | |
5383 | u32 dstate = I915_READ(D_STATE); | |
5384 | ||
5385 | dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING | | |
5386 | DSTATE_DOT_CLOCK_GATING; | |
5387 | I915_WRITE(D_STATE, dstate); | |
f0f8a9ce | 5388 | } else if (IS_I85X(dev) || IS_I865G(dev)) { |
652c393a JB |
5389 | I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE); |
5390 | } else if (IS_I830(dev)) { | |
5391 | I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE); | |
5392 | } | |
97f5ab66 JB |
5393 | |
5394 | /* | |
5395 | * GPU can automatically power down the render unit if given a page | |
5396 | * to save state. | |
5397 | */ | |
1d3c36ad | 5398 | if (I915_HAS_RC6(dev) && drm_core_check_feature(dev, DRIVER_MODESET)) { |
9ea8d059 | 5399 | struct drm_i915_gem_object *obj_priv = NULL; |
97f5ab66 | 5400 | |
7e8b60fa | 5401 | if (dev_priv->pwrctx) { |
23010e43 | 5402 | obj_priv = to_intel_bo(dev_priv->pwrctx); |
7e8b60fa | 5403 | } else { |
9ea8d059 | 5404 | struct drm_gem_object *pwrctx; |
97f5ab66 | 5405 | |
9ea8d059 CW |
5406 | pwrctx = intel_alloc_power_context(dev); |
5407 | if (pwrctx) { | |
5408 | dev_priv->pwrctx = pwrctx; | |
23010e43 | 5409 | obj_priv = to_intel_bo(pwrctx); |
7e8b60fa | 5410 | } |
7e8b60fa | 5411 | } |
97f5ab66 | 5412 | |
9ea8d059 CW |
5413 | if (obj_priv) { |
5414 | I915_WRITE(PWRCTXA, obj_priv->gtt_offset | PWRCTX_EN); | |
5415 | I915_WRITE(MCHBAR_RENDER_STANDBY, | |
5416 | I915_READ(MCHBAR_RENDER_STANDBY) & ~RCX_SW_EXIT); | |
5417 | } | |
97f5ab66 | 5418 | } |
652c393a JB |
5419 | } |
5420 | ||
e70236a8 JB |
5421 | /* Set up chip specific display functions */ |
5422 | static void intel_init_display(struct drm_device *dev) | |
5423 | { | |
5424 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5425 | ||
5426 | /* We always want a DPMS function */ | |
bad720ff | 5427 | if (HAS_PCH_SPLIT(dev)) |
f2b115e6 | 5428 | dev_priv->display.dpms = ironlake_crtc_dpms; |
e70236a8 JB |
5429 | else |
5430 | dev_priv->display.dpms = i9xx_crtc_dpms; | |
5431 | ||
ee5382ae | 5432 | if (I915_HAS_FBC(dev)) { |
74dff282 JB |
5433 | if (IS_GM45(dev)) { |
5434 | dev_priv->display.fbc_enabled = g4x_fbc_enabled; | |
5435 | dev_priv->display.enable_fbc = g4x_enable_fbc; | |
5436 | dev_priv->display.disable_fbc = g4x_disable_fbc; | |
8d06a1e1 | 5437 | } else if (IS_I965GM(dev)) { |
e70236a8 JB |
5438 | dev_priv->display.fbc_enabled = i8xx_fbc_enabled; |
5439 | dev_priv->display.enable_fbc = i8xx_enable_fbc; | |
5440 | dev_priv->display.disable_fbc = i8xx_disable_fbc; | |
5441 | } | |
74dff282 | 5442 | /* 855GM needs testing */ |
e70236a8 JB |
5443 | } |
5444 | ||
5445 | /* Returns the core display clock speed */ | |
f2b115e6 | 5446 | if (IS_I945G(dev) || (IS_G33(dev) && ! IS_PINEVIEW_M(dev))) |
e70236a8 JB |
5447 | dev_priv->display.get_display_clock_speed = |
5448 | i945_get_display_clock_speed; | |
5449 | else if (IS_I915G(dev)) | |
5450 | dev_priv->display.get_display_clock_speed = | |
5451 | i915_get_display_clock_speed; | |
f2b115e6 | 5452 | else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev)) |
e70236a8 JB |
5453 | dev_priv->display.get_display_clock_speed = |
5454 | i9xx_misc_get_display_clock_speed; | |
5455 | else if (IS_I915GM(dev)) | |
5456 | dev_priv->display.get_display_clock_speed = | |
5457 | i915gm_get_display_clock_speed; | |
5458 | else if (IS_I865G(dev)) | |
5459 | dev_priv->display.get_display_clock_speed = | |
5460 | i865_get_display_clock_speed; | |
f0f8a9ce | 5461 | else if (IS_I85X(dev)) |
e70236a8 JB |
5462 | dev_priv->display.get_display_clock_speed = |
5463 | i855_get_display_clock_speed; | |
5464 | else /* 852, 830 */ | |
5465 | dev_priv->display.get_display_clock_speed = | |
5466 | i830_get_display_clock_speed; | |
5467 | ||
5468 | /* For FIFO watermark updates */ | |
7f8a8569 ZW |
5469 | if (HAS_PCH_SPLIT(dev)) { |
5470 | if (IS_IRONLAKE(dev)) { | |
5471 | if (I915_READ(MLTR_ILK) & ILK_SRLT_MASK) | |
5472 | dev_priv->display.update_wm = ironlake_update_wm; | |
5473 | else { | |
5474 | DRM_DEBUG_KMS("Failed to get proper latency. " | |
5475 | "Disable CxSR\n"); | |
5476 | dev_priv->display.update_wm = NULL; | |
5477 | } | |
5478 | } else | |
5479 | dev_priv->display.update_wm = NULL; | |
5480 | } else if (IS_PINEVIEW(dev)) { | |
d4294342 | 5481 | if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev), |
95534263 | 5482 | dev_priv->is_ddr3, |
d4294342 ZY |
5483 | dev_priv->fsb_freq, |
5484 | dev_priv->mem_freq)) { | |
5485 | DRM_INFO("failed to find known CxSR latency " | |
95534263 | 5486 | "(found ddr%s fsb freq %d, mem freq %d), " |
d4294342 | 5487 | "disabling CxSR\n", |
95534263 | 5488 | (dev_priv->is_ddr3 == 1) ? "3": "2", |
d4294342 ZY |
5489 | dev_priv->fsb_freq, dev_priv->mem_freq); |
5490 | /* Disable CxSR and never update its watermark again */ | |
5491 | pineview_disable_cxsr(dev); | |
5492 | dev_priv->display.update_wm = NULL; | |
5493 | } else | |
5494 | dev_priv->display.update_wm = pineview_update_wm; | |
5495 | } else if (IS_G4X(dev)) | |
e70236a8 JB |
5496 | dev_priv->display.update_wm = g4x_update_wm; |
5497 | else if (IS_I965G(dev)) | |
5498 | dev_priv->display.update_wm = i965_update_wm; | |
8f4695ed | 5499 | else if (IS_I9XX(dev)) { |
e70236a8 JB |
5500 | dev_priv->display.update_wm = i9xx_update_wm; |
5501 | dev_priv->display.get_fifo_size = i9xx_get_fifo_size; | |
8f4695ed AJ |
5502 | } else if (IS_I85X(dev)) { |
5503 | dev_priv->display.update_wm = i9xx_update_wm; | |
5504 | dev_priv->display.get_fifo_size = i85x_get_fifo_size; | |
e70236a8 | 5505 | } else { |
8f4695ed AJ |
5506 | dev_priv->display.update_wm = i830_update_wm; |
5507 | if (IS_845G(dev)) | |
e70236a8 JB |
5508 | dev_priv->display.get_fifo_size = i845_get_fifo_size; |
5509 | else | |
5510 | dev_priv->display.get_fifo_size = i830_get_fifo_size; | |
e70236a8 JB |
5511 | } |
5512 | } | |
5513 | ||
79e53945 JB |
5514 | void intel_modeset_init(struct drm_device *dev) |
5515 | { | |
652c393a | 5516 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 JB |
5517 | int i; |
5518 | ||
5519 | drm_mode_config_init(dev); | |
5520 | ||
5521 | dev->mode_config.min_width = 0; | |
5522 | dev->mode_config.min_height = 0; | |
5523 | ||
5524 | dev->mode_config.funcs = (void *)&intel_mode_funcs; | |
5525 | ||
e70236a8 JB |
5526 | intel_init_display(dev); |
5527 | ||
79e53945 JB |
5528 | if (IS_I965G(dev)) { |
5529 | dev->mode_config.max_width = 8192; | |
5530 | dev->mode_config.max_height = 8192; | |
5e4d6fa7 KP |
5531 | } else if (IS_I9XX(dev)) { |
5532 | dev->mode_config.max_width = 4096; | |
5533 | dev->mode_config.max_height = 4096; | |
79e53945 JB |
5534 | } else { |
5535 | dev->mode_config.max_width = 2048; | |
5536 | dev->mode_config.max_height = 2048; | |
5537 | } | |
5538 | ||
5539 | /* set memory base */ | |
5540 | if (IS_I9XX(dev)) | |
5541 | dev->mode_config.fb_base = pci_resource_start(dev->pdev, 2); | |
5542 | else | |
5543 | dev->mode_config.fb_base = pci_resource_start(dev->pdev, 0); | |
5544 | ||
5545 | if (IS_MOBILE(dev) || IS_I9XX(dev)) | |
a3524f1b | 5546 | dev_priv->num_pipe = 2; |
79e53945 | 5547 | else |
a3524f1b | 5548 | dev_priv->num_pipe = 1; |
28c97730 | 5549 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
a3524f1b | 5550 | dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : ""); |
79e53945 | 5551 | |
a3524f1b | 5552 | for (i = 0; i < dev_priv->num_pipe; i++) { |
79e53945 JB |
5553 | intel_crtc_init(dev, i); |
5554 | } | |
5555 | ||
5556 | intel_setup_outputs(dev); | |
652c393a JB |
5557 | |
5558 | intel_init_clock_gating(dev); | |
5559 | ||
7648fa99 | 5560 | if (IS_IRONLAKE_M(dev)) { |
f97108d1 | 5561 | ironlake_enable_drps(dev); |
7648fa99 JB |
5562 | intel_init_emon(dev); |
5563 | } | |
f97108d1 | 5564 | |
652c393a JB |
5565 | INIT_WORK(&dev_priv->idle_work, intel_idle_update); |
5566 | setup_timer(&dev_priv->idle_timer, intel_gpu_idle_timer, | |
5567 | (unsigned long)dev); | |
02e792fb DV |
5568 | |
5569 | intel_setup_overlay(dev); | |
79e53945 JB |
5570 | } |
5571 | ||
5572 | void intel_modeset_cleanup(struct drm_device *dev) | |
5573 | { | |
652c393a JB |
5574 | struct drm_i915_private *dev_priv = dev->dev_private; |
5575 | struct drm_crtc *crtc; | |
5576 | struct intel_crtc *intel_crtc; | |
5577 | ||
5578 | mutex_lock(&dev->struct_mutex); | |
5579 | ||
eb1f8e4f | 5580 | drm_kms_helper_poll_fini(dev); |
38651674 DA |
5581 | intel_fbdev_fini(dev); |
5582 | ||
652c393a JB |
5583 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
5584 | /* Skip inactive CRTCs */ | |
5585 | if (!crtc->fb) | |
5586 | continue; | |
5587 | ||
5588 | intel_crtc = to_intel_crtc(crtc); | |
5589 | intel_increase_pllclock(crtc, false); | |
5590 | del_timer_sync(&intel_crtc->idle_timer); | |
5591 | } | |
5592 | ||
652c393a JB |
5593 | del_timer_sync(&dev_priv->idle_timer); |
5594 | ||
e70236a8 JB |
5595 | if (dev_priv->display.disable_fbc) |
5596 | dev_priv->display.disable_fbc(dev); | |
5597 | ||
97f5ab66 | 5598 | if (dev_priv->pwrctx) { |
c1b5dea0 KH |
5599 | struct drm_i915_gem_object *obj_priv; |
5600 | ||
23010e43 | 5601 | obj_priv = to_intel_bo(dev_priv->pwrctx); |
c1b5dea0 KH |
5602 | I915_WRITE(PWRCTXA, obj_priv->gtt_offset &~ PWRCTX_EN); |
5603 | I915_READ(PWRCTXA); | |
97f5ab66 JB |
5604 | i915_gem_object_unpin(dev_priv->pwrctx); |
5605 | drm_gem_object_unreference(dev_priv->pwrctx); | |
5606 | } | |
5607 | ||
f97108d1 JB |
5608 | if (IS_IRONLAKE_M(dev)) |
5609 | ironlake_disable_drps(dev); | |
5610 | ||
69341a5e KH |
5611 | mutex_unlock(&dev->struct_mutex); |
5612 | ||
79e53945 JB |
5613 | drm_mode_config_cleanup(dev); |
5614 | } | |
5615 | ||
5616 | ||
f1c79df3 ZW |
5617 | /* |
5618 | * Return which encoder is currently attached for connector. | |
5619 | */ | |
5620 | struct drm_encoder *intel_attached_encoder (struct drm_connector *connector) | |
79e53945 | 5621 | { |
f1c79df3 ZW |
5622 | struct drm_mode_object *obj; |
5623 | struct drm_encoder *encoder; | |
5624 | int i; | |
79e53945 | 5625 | |
f1c79df3 ZW |
5626 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { |
5627 | if (connector->encoder_ids[i] == 0) | |
5628 | break; | |
79e53945 | 5629 | |
f1c79df3 ZW |
5630 | obj = drm_mode_object_find(connector->dev, |
5631 | connector->encoder_ids[i], | |
5632 | DRM_MODE_OBJECT_ENCODER); | |
5633 | if (!obj) | |
5634 | continue; | |
5635 | ||
5636 | encoder = obj_to_encoder(obj); | |
5637 | return encoder; | |
5638 | } | |
5639 | return NULL; | |
79e53945 | 5640 | } |
28d52043 DA |
5641 | |
5642 | /* | |
5643 | * set vga decode state - true == enable VGA decode | |
5644 | */ | |
5645 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
5646 | { | |
5647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5648 | u16 gmch_ctrl; | |
5649 | ||
5650 | pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl); | |
5651 | if (state) | |
5652 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
5653 | else | |
5654 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
5655 | pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl); | |
5656 | return 0; | |
5657 | } |