projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: WARN on !crtc in intel_dp_link_down
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
760285e7 35#include <drm/drmP.h>
79e53945 36#include "intel_drv.h"
760285e7 37#include <drm/i915_drm.h>
79e53945 38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
760285e7
DH		 40#include <drm/drm_dp_helper.h>
41#include <drm/drm_crtc_helper.h>
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
0206e353 44bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 45static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 46static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 47
48typedef struct {
0206e353
AJ		 49 /* given values */
50 int n;
51 int m1, m2;
52 int p1, p2;
53 /* derived values */
54 int dot;
55 int vco;
56 int m;
57 int p;
79e53945
JB		 58} intel_clock_t;
59
60typedef struct {
0206e353 61 int min, max;
79e53945
JB		 62} intel_range_t;
63
64typedef struct {
0206e353
AJ		 65 int dot_limit;
66 int p2_slow, p2_fast;
79e53945
JB		 67} intel_p2_t;
68
69#define INTEL_P2_NUM 2
d4906093
ML		 70typedef struct intel_limit intel_limit_t;
71struct intel_limit {
0206e353
AJ		 72 intel_range_t dot, vco, n, m, m1, m2, p, p1;
73 intel_p2_t p2;
74 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
cec2f356 75 int, int, intel_clock_t *, intel_clock_t *);
d4906093 76};
79e53945 77
2377b741
JB		 78/* FDI */
79#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
80
d2acd215
DV		 81int
82intel_pch_rawclk(struct drm_device *dev)
83{
84 struct drm_i915_private *dev_priv = dev->dev_private;
85
86 WARN_ON(!HAS_PCH_SPLIT(dev));
87
88 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
89}
90
d4906093
ML		 91static bool
92intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 93 int target, int refclk, intel_clock_t *match_clock,
94 intel_clock_t *best_clock);
d4906093
ML		 95static bool
96intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 97 int target, int refclk, intel_clock_t *match_clock,
98 intel_clock_t *best_clock);
79e53945 99
a4fc5ed6
KP		 100static bool
101intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 102 int target, int refclk, intel_clock_t *match_clock,
103 intel_clock_t *best_clock);
5eb08b69 104static bool
f2b115e6 105intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 106 int target, int refclk, intel_clock_t *match_clock,
107 intel_clock_t *best_clock);
a4fc5ed6 108
a0c4da24
JB		 109static bool
110intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
111 int target, int refclk, intel_clock_t *match_clock,
112 intel_clock_t *best_clock);
113
021357ac
CW		 114static inline u32 /* units of 100MHz */
115intel_fdi_link_freq(struct drm_device *dev)
116{
8b99e68c
CW		 117 if (IS_GEN5(dev)) {
118 struct drm_i915_private *dev_priv = dev->dev_private;
119 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
120 } else
121 return 27;
021357ac
CW		 122}
123
e4b36699 124static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 125 .dot = { .min = 25000, .max = 350000 },
126 .vco = { .min = 930000, .max = 1400000 },
127 .n = { .min = 3, .max = 16 },
128 .m = { .min = 96, .max = 140 },
129 .m1 = { .min = 18, .max = 26 },
130 .m2 = { .min = 6, .max = 16 },
131 .p = { .min = 4, .max = 128 },
132 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 133 .p2 = { .dot_limit = 165000,
134 .p2_slow = 4, .p2_fast = 2 },
d4906093 135 .find_pll = intel_find_best_PLL,
e4b36699
KP		 136};
137
138static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 139 .dot = { .min = 25000, .max = 350000 },
140 .vco = { .min = 930000, .max = 1400000 },
141 .n = { .min = 3, .max = 16 },
142 .m = { .min = 96, .max = 140 },
143 .m1 = { .min = 18, .max = 26 },
144 .m2 = { .min = 6, .max = 16 },
145 .p = { .min = 4, .max = 128 },
146 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 147 .p2 = { .dot_limit = 165000,
148 .p2_slow = 14, .p2_fast = 7 },
d4906093 149 .find_pll = intel_find_best_PLL,
e4b36699 150};
273e27ca 151
e4b36699 152static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 153 .dot = { .min = 20000, .max = 400000 },
154 .vco = { .min = 1400000, .max = 2800000 },
155 .n = { .min = 1, .max = 6 },
156 .m = { .min = 70, .max = 120 },
157 .m1 = { .min = 10, .max = 22 },
158 .m2 = { .min = 5, .max = 9 },
159 .p = { .min = 5, .max = 80 },
160 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 161 .p2 = { .dot_limit = 200000,
162 .p2_slow = 10, .p2_fast = 5 },
d4906093 163 .find_pll = intel_find_best_PLL,
e4b36699
KP		 164};
165
166static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 167 .dot = { .min = 20000, .max = 400000 },
168 .vco = { .min = 1400000, .max = 2800000 },
169 .n = { .min = 1, .max = 6 },
170 .m = { .min = 70, .max = 120 },
171 .m1 = { .min = 10, .max = 22 },
172 .m2 = { .min = 5, .max = 9 },
173 .p = { .min = 7, .max = 98 },
174 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 175 .p2 = { .dot_limit = 112000,
176 .p2_slow = 14, .p2_fast = 7 },
d4906093 177 .find_pll = intel_find_best_PLL,
e4b36699
KP		 178};
179
273e27ca 180
e4b36699 181static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 182 .dot = { .min = 25000, .max = 270000 },
183 .vco = { .min = 1750000, .max = 3500000},
184 .n = { .min = 1, .max = 4 },
185 .m = { .min = 104, .max = 138 },
186 .m1 = { .min = 17, .max = 23 },
187 .m2 = { .min = 5, .max = 11 },
188 .p = { .min = 10, .max = 30 },
189 .p1 = { .min = 1, .max = 3},
190 .p2 = { .dot_limit = 270000,
191 .p2_slow = 10,
192 .p2_fast = 10
044c7c41 193 },
d4906093 194 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 195};
196
197static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 198 .dot = { .min = 22000, .max = 400000 },
199 .vco = { .min = 1750000, .max = 3500000},
200 .n = { .min = 1, .max = 4 },
201 .m = { .min = 104, .max = 138 },
202 .m1 = { .min = 16, .max = 23 },
203 .m2 = { .min = 5, .max = 11 },
204 .p = { .min = 5, .max = 80 },
205 .p1 = { .min = 1, .max = 8},
206 .p2 = { .dot_limit = 165000,
207 .p2_slow = 10, .p2_fast = 5 },
d4906093 208 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 209};
210
211static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 212 .dot = { .min = 20000, .max = 115000 },
213 .vco = { .min = 1750000, .max = 3500000 },
214 .n = { .min = 1, .max = 3 },
215 .m = { .min = 104, .max = 138 },
216 .m1 = { .min = 17, .max = 23 },
217 .m2 = { .min = 5, .max = 11 },
218 .p = { .min = 28, .max = 112 },
219 .p1 = { .min = 2, .max = 8 },
220 .p2 = { .dot_limit = 0,
221 .p2_slow = 14, .p2_fast = 14
044c7c41 222 },
d4906093 223 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 224};
225
226static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 227 .dot = { .min = 80000, .max = 224000 },
228 .vco = { .min = 1750000, .max = 3500000 },
229 .n = { .min = 1, .max = 3 },
230 .m = { .min = 104, .max = 138 },
231 .m1 = { .min = 17, .max = 23 },
232 .m2 = { .min = 5, .max = 11 },
233 .p = { .min = 14, .max = 42 },
234 .p1 = { .min = 2, .max = 6 },
235 .p2 = { .dot_limit = 0,
236 .p2_slow = 7, .p2_fast = 7
044c7c41 237 },
d4906093 238 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 239};
240
241static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 242 .dot = { .min = 161670, .max = 227000 },
243 .vco = { .min = 1750000, .max = 3500000},
244 .n = { .min = 1, .max = 2 },
245 .m = { .min = 97, .max = 108 },
246 .m1 = { .min = 0x10, .max = 0x12 },
247 .m2 = { .min = 0x05, .max = 0x06 },
248 .p = { .min = 10, .max = 20 },
249 .p1 = { .min = 1, .max = 2},
250 .p2 = { .dot_limit = 0,
273e27ca 251 .p2_slow = 10, .p2_fast = 10 },
0206e353 252 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 253};
254
f2b115e6 255static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 256 .dot = { .min = 20000, .max = 400000},
257 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 258 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 259 .n = { .min = 3, .max = 6 },
260 .m = { .min = 2, .max = 256 },
273e27ca 261 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 262 .m1 = { .min = 0, .max = 0 },
263 .m2 = { .min = 0, .max = 254 },
264 .p = { .min = 5, .max = 80 },
265 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 266 .p2 = { .dot_limit = 200000,
267 .p2_slow = 10, .p2_fast = 5 },
6115707b 268 .find_pll = intel_find_best_PLL,
e4b36699
KP		 269};
270
f2b115e6 271static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 272 .dot = { .min = 20000, .max = 400000 },
273 .vco = { .min = 1700000, .max = 3500000 },
274 .n = { .min = 3, .max = 6 },
275 .m = { .min = 2, .max = 256 },
276 .m1 = { .min = 0, .max = 0 },
277 .m2 = { .min = 0, .max = 254 },
278 .p = { .min = 7, .max = 112 },
279 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 280 .p2 = { .dot_limit = 112000,
281 .p2_slow = 14, .p2_fast = 14 },
6115707b 282 .find_pll = intel_find_best_PLL,
e4b36699
KP		 283};
284
273e27ca
EA		 285/* Ironlake / Sandybridge
286 *
287 * We calculate clock using (register_value + 2) for N/M1/M2, so here
288 * the range value for them is (actual_value - 2).
289 */
b91ad0ec 290static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 291 .dot = { .min = 25000, .max = 350000 },
292 .vco = { .min = 1760000, .max = 3510000 },
293 .n = { .min = 1, .max = 5 },
294 .m = { .min = 79, .max = 127 },
295 .m1 = { .min = 12, .max = 22 },
296 .m2 = { .min = 5, .max = 9 },
297 .p = { .min = 5, .max = 80 },
298 .p1 = { .min = 1, .max = 8 },
299 .p2 = { .dot_limit = 225000,
300 .p2_slow = 10, .p2_fast = 5 },
4547668a 301 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 302};
303
b91ad0ec 304static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 305 .dot = { .min = 25000, .max = 350000 },
306 .vco = { .min = 1760000, .max = 3510000 },
307 .n = { .min = 1, .max = 3 },
308 .m = { .min = 79, .max = 118 },
309 .m1 = { .min = 12, .max = 22 },
310 .m2 = { .min = 5, .max = 9 },
311 .p = { .min = 28, .max = 112 },
312 .p1 = { .min = 2, .max = 8 },
313 .p2 = { .dot_limit = 225000,
314 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 315 .find_pll = intel_g4x_find_best_PLL,
316};
317
318static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 319 .dot = { .min = 25000, .max = 350000 },
320 .vco = { .min = 1760000, .max = 3510000 },
321 .n = { .min = 1, .max = 3 },
322 .m = { .min = 79, .max = 127 },
323 .m1 = { .min = 12, .max = 22 },
324 .m2 = { .min = 5, .max = 9 },
325 .p = { .min = 14, .max = 56 },
326 .p1 = { .min = 2, .max = 8 },
327 .p2 = { .dot_limit = 225000,
328 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 329 .find_pll = intel_g4x_find_best_PLL,
330};
331
273e27ca 332/* LVDS 100mhz refclk limits. */
b91ad0ec 333static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 334 .dot = { .min = 25000, .max = 350000 },
335 .vco = { .min = 1760000, .max = 3510000 },
336 .n = { .min = 1, .max = 2 },
337 .m = { .min = 79, .max = 126 },
338 .m1 = { .min = 12, .max = 22 },
339 .m2 = { .min = 5, .max = 9 },
340 .p = { .min = 28, .max = 112 },
0206e353 341 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 342 .p2 = { .dot_limit = 225000,
343 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 344 .find_pll = intel_g4x_find_best_PLL,
345};
346
347static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 348 .dot = { .min = 25000, .max = 350000 },
349 .vco = { .min = 1760000, .max = 3510000 },
350 .n = { .min = 1, .max = 3 },
351 .m = { .min = 79, .max = 126 },
352 .m1 = { .min = 12, .max = 22 },
353 .m2 = { .min = 5, .max = 9 },
354 .p = { .min = 14, .max = 42 },
0206e353 355 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 356 .p2 = { .dot_limit = 225000,
357 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 358 .find_pll = intel_g4x_find_best_PLL,
359};
360
361static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 362 .dot = { .min = 25000, .max = 350000 },
363 .vco = { .min = 1760000, .max = 3510000},
364 .n = { .min = 1, .max = 2 },
365 .m = { .min = 81, .max = 90 },
366 .m1 = { .min = 12, .max = 22 },
367 .m2 = { .min = 5, .max = 9 },
368 .p = { .min = 10, .max = 20 },
369 .p1 = { .min = 1, .max = 2},
370 .p2 = { .dot_limit = 0,
273e27ca 371 .p2_slow = 10, .p2_fast = 10 },
0206e353 372 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 373};
374
a0c4da24
JB		 375static const intel_limit_t intel_limits_vlv_dac = {
376 .dot = { .min = 25000, .max = 270000 },
377 .vco = { .min = 4000000, .max = 6000000 },
378 .n = { .min = 1, .max = 7 },
379 .m = { .min = 22, .max = 450 }, /* guess */
380 .m1 = { .min = 2, .max = 3 },
381 .m2 = { .min = 11, .max = 156 },
382 .p = { .min = 10, .max = 30 },
383 .p1 = { .min = 2, .max = 3 },
384 .p2 = { .dot_limit = 270000,
385 .p2_slow = 2, .p2_fast = 20 },
386 .find_pll = intel_vlv_find_best_pll,
387};
388
389static const intel_limit_t intel_limits_vlv_hdmi = {
390 .dot = { .min = 20000, .max = 165000 },
17dc9257 391 .vco = { .min = 4000000, .max = 5994000},
a0c4da24
JB		 392 .n = { .min = 1, .max = 7 },
393 .m = { .min = 60, .max = 300 }, /* guess */
394 .m1 = { .min = 2, .max = 3 },
395 .m2 = { .min = 11, .max = 156 },
396 .p = { .min = 10, .max = 30 },
397 .p1 = { .min = 2, .max = 3 },
398 .p2 = { .dot_limit = 270000,
399 .p2_slow = 2, .p2_fast = 20 },
400 .find_pll = intel_vlv_find_best_pll,
401};
402
403static const intel_limit_t intel_limits_vlv_dp = {
74a4dd2e
VP		 404 .dot = { .min = 25000, .max = 270000 },
405 .vco = { .min = 4000000, .max = 6000000 },
a0c4da24 406 .n = { .min = 1, .max = 7 },
74a4dd2e 407 .m = { .min = 22, .max = 450 },
a0c4da24
JB		 408 .m1 = { .min = 2, .max = 3 },
409 .m2 = { .min = 11, .max = 156 },
410 .p = { .min = 10, .max = 30 },
411 .p1 = { .min = 2, .max = 3 },
412 .p2 = { .dot_limit = 270000,
413 .p2_slow = 2, .p2_fast = 20 },
414 .find_pll = intel_vlv_find_best_pll,
415};
416
57f350b6
JB		 417u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg)
418{
419 unsigned long flags;
420 u32 val = 0;
421
422 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
423 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
424 DRM_ERROR("DPIO idle wait timed out\n");
425 goto out_unlock;
426 }
427
428 I915_WRITE(DPIO_REG, reg);
429 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID |
430 DPIO_BYTE);
431 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
432 DRM_ERROR("DPIO read wait timed out\n");
433 goto out_unlock;
434 }
435 val = I915_READ(DPIO_DATA);
436
437out_unlock:
438 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
439 return val;
440}
441
a0c4da24
JB		 442static void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
443 u32 val)
444{
445 unsigned long flags;
446
447 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
448 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
449 DRM_ERROR("DPIO idle wait timed out\n");
450 goto out_unlock;
451 }
452
453 I915_WRITE(DPIO_DATA, val);
454 I915_WRITE(DPIO_REG, reg);
455 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_WRITE | DPIO_PORTID |
456 DPIO_BYTE);
457 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100))
458 DRM_ERROR("DPIO write wait timed out\n");
459
460out_unlock:
461 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
462}
463
57f350b6
JB		 464static void vlv_init_dpio(struct drm_device *dev)
465{
466 struct drm_i915_private *dev_priv = dev->dev_private;
467
468 /* Reset the DPIO config */
469 I915_WRITE(DPIO_CTL, 0);
470 POSTING_READ(DPIO_CTL);
471 I915_WRITE(DPIO_CTL, 1);
472 POSTING_READ(DPIO_CTL);
473}
474
1b894b59
CW		 475static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
476 int refclk)
2c07245f 477{
b91ad0ec 478 struct drm_device *dev = crtc->dev;
2c07245f 479 const intel_limit_t *limit;
b91ad0ec
ZW		 480
481 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 482 if (intel_is_dual_link_lvds(dev)) {
b91ad0ec 483 /* LVDS dual channel */
1b894b59 484 if (refclk == 100000)
b91ad0ec
ZW		 485 limit = &intel_limits_ironlake_dual_lvds_100m;
486 else
487 limit = &intel_limits_ironlake_dual_lvds;
488 } else {
1b894b59 489 if (refclk == 100000)
b91ad0ec
ZW		 490 limit = &intel_limits_ironlake_single_lvds_100m;
491 else
492 limit = &intel_limits_ironlake_single_lvds;
493 }
494 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
547dc041 495 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
4547668a 496 limit = &intel_limits_ironlake_display_port;
2c07245f 497 else
b91ad0ec 498 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 499
500 return limit;
501}
502
044c7c41
ML		 503static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
504{
505 struct drm_device *dev = crtc->dev;
044c7c41
ML		 506 const intel_limit_t *limit;
507
508 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 509 if (intel_is_dual_link_lvds(dev))
044c7c41 510 /* LVDS with dual channel */
e4b36699 511 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 512 else
513 /* LVDS with dual channel */
e4b36699 514 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 515 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
516 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 517 limit = &intel_limits_g4x_hdmi;
044c7c41 518 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 519 limit = &intel_limits_g4x_sdvo;
0206e353 520 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 521 limit = &intel_limits_g4x_display_port;
044c7c41 522 } else /* The option is for other outputs */
e4b36699 523 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 524
525 return limit;
526}
527
1b894b59 528static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 529{
530 struct drm_device *dev = crtc->dev;
531 const intel_limit_t *limit;
532
bad720ff 533 if (HAS_PCH_SPLIT(dev))
1b894b59 534 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 535 else if (IS_G4X(dev)) {
044c7c41 536 limit = intel_g4x_limit(crtc);
f2b115e6 537 } else if (IS_PINEVIEW(dev)) {
2177832f 538 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 539 limit = &intel_limits_pineview_lvds;
2177832f 540 else
f2b115e6 541 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 542 } else if (IS_VALLEYVIEW(dev)) {
543 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
544 limit = &intel_limits_vlv_dac;
545 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
546 limit = &intel_limits_vlv_hdmi;
547 else
548 limit = &intel_limits_vlv_dp;
a6c45cf0
CW		 549 } else if (!IS_GEN2(dev)) {
550 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
551 limit = &intel_limits_i9xx_lvds;
552 else
553 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 554 } else {
555 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 556 limit = &intel_limits_i8xx_lvds;
79e53945 557 else
e4b36699 558 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 559 }
560 return limit;
561}
562
f2b115e6
AJ		 563/* m1 is reserved as 0 in Pineview, n is a ring counter */
564static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 565{
2177832f
SL		 566 clock->m = clock->m2 + 2;
567 clock->p = clock->p1 * clock->p2;
568 clock->vco = refclk * clock->m / clock->n;
569 clock->dot = clock->vco / clock->p;
570}
571
572static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
573{
f2b115e6
AJ		 574 if (IS_PINEVIEW(dev)) {
575 pineview_clock(refclk, clock);
2177832f
SL		 576 return;
577 }
79e53945
JB		 578 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
579 clock->p = clock->p1 * clock->p2;
580 clock->vco = refclk * clock->m / (clock->n + 2);
581 clock->dot = clock->vco / clock->p;
582}
583
79e53945
JB		 584/**
585 * Returns whether any output on the specified pipe is of the specified type
586 */
4ef69c7a 587bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 588{
4ef69c7a 589 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 590 struct intel_encoder *encoder;
591
6c2b7c12
DV		 592 for_each_encoder_on_crtc(dev, crtc, encoder)
593 if (encoder->type == type)
4ef69c7a
CW		 594 return true;
595
596 return false;
79e53945
JB		 597}
598
7c04d1d9 599#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 600/**
601 * Returns whether the given set of divisors are valid for a given refclk with
602 * the given connectors.
603 */
604
1b894b59
CW		 605static bool intel_PLL_is_valid(struct drm_device *dev,
606 const intel_limit_t *limit,
607 const intel_clock_t *clock)
79e53945 608{
79e53945 609 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 610 INTELPllInvalid("p1 out of range\n");
79e53945 611 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 612 INTELPllInvalid("p out of range\n");
79e53945 613 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 614 INTELPllInvalid("m2 out of range\n");
79e53945 615 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 616 INTELPllInvalid("m1 out of range\n");
f2b115e6 617 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 618 INTELPllInvalid("m1 <= m2\n");
79e53945 619 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 620 INTELPllInvalid("m out of range\n");
79e53945 621 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 622 INTELPllInvalid("n out of range\n");
79e53945 623 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 624 INTELPllInvalid("vco out of range\n");
79e53945
JB		 625 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
626 * connector, etc., rather than just a single range.
627 */
628 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 629 INTELPllInvalid("dot out of range\n");
79e53945
JB		 630
631 return true;
632}
633
d4906093
ML		 634static bool
635intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 636 int target, int refclk, intel_clock_t *match_clock,
637 intel_clock_t *best_clock)
d4906093 638
79e53945
JB		 639{
640 struct drm_device *dev = crtc->dev;
79e53945 641 intel_clock_t clock;
79e53945
JB		 642 int err = target;
643
a210b028 644 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
79e53945 645 /*
a210b028
DV		 646 * For LVDS just rely on its current settings for dual-channel.
647 * We haven't figured out how to reliably set up different
648 * single/dual channel state, if we even can.
79e53945 649 */
1974cad0 650 if (intel_is_dual_link_lvds(dev))
79e53945
JB		 651 clock.p2 = limit->p2.p2_fast;
652 else
653 clock.p2 = limit->p2.p2_slow;
654 } else {
655 if (target < limit->p2.dot_limit)
656 clock.p2 = limit->p2.p2_slow;
657 else
658 clock.p2 = limit->p2.p2_fast;
659 }
660
0206e353 661 memset(best_clock, 0, sizeof(*best_clock));
79e53945 662
42158660
ZY		 663 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
664 clock.m1++) {
665 for (clock.m2 = limit->m2.min;
666 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 667 /* m1 is always 0 in Pineview */
668 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 669 break;
670 for (clock.n = limit->n.min;
671 clock.n <= limit->n.max; clock.n++) {
672 for (clock.p1 = limit->p1.min;
673 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 674 int this_err;
675
2177832f 676 intel_clock(dev, refclk, &clock);
1b894b59
CW		 677 if (!intel_PLL_is_valid(dev, limit,
678 &clock))
79e53945 679 continue;
cec2f356
SP		 680 if (match_clock &&
681 clock.p != match_clock->p)
682 continue;
79e53945
JB		 683
684 this_err = abs(clock.dot - target);
685 if (this_err < err) {
686 *best_clock = clock;
687 err = this_err;
688 }
689 }
690 }
691 }
692 }
693
694 return (err != target);
695}
696
d4906093
ML		 697static bool
698intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 699 int target, int refclk, intel_clock_t *match_clock,
700 intel_clock_t *best_clock)
d4906093
ML		 701{
702 struct drm_device *dev = crtc->dev;
d4906093
ML		 703 intel_clock_t clock;
704 int max_n;
705 bool found;
6ba770dc
AJ		 706 /* approximately equals target * 0.00585 */
707 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 708 found = false;
709
710 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 711 int lvds_reg;
712
c619eed4 713 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 714 lvds_reg = PCH_LVDS;
715 else
716 lvds_reg = LVDS;
1974cad0 717 if (intel_is_dual_link_lvds(dev))
d4906093
ML		 718 clock.p2 = limit->p2.p2_fast;
719 else
720 clock.p2 = limit->p2.p2_slow;
721 } else {
722 if (target < limit->p2.dot_limit)
723 clock.p2 = limit->p2.p2_slow;
724 else
725 clock.p2 = limit->p2.p2_fast;
726 }
727
728 memset(best_clock, 0, sizeof(*best_clock));
729 max_n = limit->n.max;
f77f13e2 730 /* based on hardware requirement, prefer smaller n to precision */
d4906093 731 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 732 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 733 for (clock.m1 = limit->m1.max;
734 clock.m1 >= limit->m1.min; clock.m1--) {
735 for (clock.m2 = limit->m2.max;
736 clock.m2 >= limit->m2.min; clock.m2--) {
737 for (clock.p1 = limit->p1.max;
738 clock.p1 >= limit->p1.min; clock.p1--) {
739 int this_err;
740
2177832f 741 intel_clock(dev, refclk, &clock);
1b894b59
CW		 742 if (!intel_PLL_is_valid(dev, limit,
743 &clock))
d4906093 744 continue;
cec2f356
SP		 745 if (match_clock &&
746 clock.p != match_clock->p)
747 continue;
1b894b59
CW		 748
749 this_err = abs(clock.dot - target);
d4906093
ML		 750 if (this_err < err_most) {
751 *best_clock = clock;
752 err_most = this_err;
753 max_n = clock.n;
754 found = true;
755 }
756 }
757 }
758 }
759 }
2c07245f
ZW		 760 return found;
761}
762
5eb08b69 763static bool
f2b115e6 764intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 765 int target, int refclk, intel_clock_t *match_clock,
766 intel_clock_t *best_clock)
5eb08b69
ZW		 767{
768 struct drm_device *dev = crtc->dev;
769 intel_clock_t clock;
4547668a 770
5eb08b69
ZW		 771 if (target < 200000) {
772 clock.n = 1;
773 clock.p1 = 2;
774 clock.p2 = 10;
775 clock.m1 = 12;
776 clock.m2 = 9;
777 } else {
778 clock.n = 2;
779 clock.p1 = 1;
780 clock.p2 = 10;
781 clock.m1 = 14;
782 clock.m2 = 8;
783 }
784 intel_clock(dev, refclk, &clock);
785 memcpy(best_clock, &clock, sizeof(intel_clock_t));
786 return true;
787}
788
a4fc5ed6
KP		 789/* DisplayPort has only two frequencies, 162MHz and 270MHz */
790static bool
791intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 792 int target, int refclk, intel_clock_t *match_clock,
793 intel_clock_t *best_clock)
a4fc5ed6 794{
5eddb70b
CW		 795 intel_clock_t clock;
796 if (target < 200000) {
797 clock.p1 = 2;
798 clock.p2 = 10;
799 clock.n = 2;
800 clock.m1 = 23;
801 clock.m2 = 8;
802 } else {
803 clock.p1 = 1;
804 clock.p2 = 10;
805 clock.n = 1;
806 clock.m1 = 14;
807 clock.m2 = 2;
808 }
809 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
810 clock.p = (clock.p1 * clock.p2);
811 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
812 clock.vco = 0;
813 memcpy(best_clock, &clock, sizeof(intel_clock_t));
814 return true;
a4fc5ed6 815}
a0c4da24
JB		 816static bool
817intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
818 int target, int refclk, intel_clock_t *match_clock,
819 intel_clock_t *best_clock)
820{
821 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
822 u32 m, n, fastclk;
823 u32 updrate, minupdate, fracbits, p;
824 unsigned long bestppm, ppm, absppm;
825 int dotclk, flag;
826
af447bd3 827 flag = 0;
a0c4da24
JB		 828 dotclk = target * 1000;
829 bestppm = 1000000;
830 ppm = absppm = 0;
831 fastclk = dotclk / (2*100);
832 updrate = 0;
833 minupdate = 19200;
834 fracbits = 1;
835 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
836 bestm1 = bestm2 = bestp1 = bestp2 = 0;
837
838 /* based on hardware requirement, prefer smaller n to precision */
839 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
840 updrate = refclk / n;
841 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
842 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
843 if (p2 > 10)
844 p2 = p2 - 1;
845 p = p1 * p2;
846 /* based on hardware requirement, prefer bigger m1,m2 values */
847 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
848 m2 = (((2*(fastclk * p * n / m1 )) +
849 refclk) / (2*refclk));
850 m = m1 * m2;
851 vco = updrate * m;
852 if (vco >= limit->vco.min && vco < limit->vco.max) {
853 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
854 absppm = (ppm > 0) ? ppm : (-ppm);
855 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
856 bestppm = 0;
857 flag = 1;
858 }
859 if (absppm < bestppm - 10) {
860 bestppm = absppm;
861 flag = 1;
862 }
863 if (flag) {
864 bestn = n;
865 bestm1 = m1;
866 bestm2 = m2;
867 bestp1 = p1;
868 bestp2 = p2;
869 flag = 0;
870 }
871 }
872 }
873 }
874 }
875 }
876 best_clock->n = bestn;
877 best_clock->m1 = bestm1;
878 best_clock->m2 = bestm2;
879 best_clock->p1 = bestp1;
880 best_clock->p2 = bestp2;
881
882 return true;
883}
a4fc5ed6 884
a5c961d1
PZ		 885enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
886 enum pipe pipe)
887{
888 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
889 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
890
891 return intel_crtc->cpu_transcoder;
892}
893
a928d536
PZ		 894static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
895{
896 struct drm_i915_private *dev_priv = dev->dev_private;
897 u32 frame, frame_reg = PIPEFRAME(pipe);
898
899 frame = I915_READ(frame_reg);
900
901 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
902 DRM_DEBUG_KMS("vblank wait timed out\n");
903}
904
9d0498a2
JB		 905/**
906 * intel_wait_for_vblank - wait for vblank on a given pipe
907 * @dev: drm device
908 * @pipe: pipe to wait for
909 *
910 * Wait for vblank to occur on a given pipe. Needed for various bits of
911 * mode setting code.
912 */
913void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 914{
9d0498a2 915 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 916 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 917
a928d536
PZ		 918 if (INTEL_INFO(dev)->gen >= 5) {
919 ironlake_wait_for_vblank(dev, pipe);
920 return;
921 }
922
300387c0
CW		 923 /* Clear existing vblank status. Note this will clear any other
924 * sticky status fields as well.
925 *
926 * This races with i915_driver_irq_handler() with the result
927 * that either function could miss a vblank event. Here it is not
928 * fatal, as we will either wait upon the next vblank interrupt or
929 * timeout. Generally speaking intel_wait_for_vblank() is only
930 * called during modeset at which time the GPU should be idle and
931 * should *not* be performing page flips and thus not waiting on
932 * vblanks...
933 * Currently, the result of us stealing a vblank from the irq
934 * handler is that a single frame will be skipped during swapbuffers.
935 */
936 I915_WRITE(pipestat_reg,
937 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
938
9d0498a2 939 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 940 if (wait_for(I915_READ(pipestat_reg) &
941 PIPE_VBLANK_INTERRUPT_STATUS,
942 50))
9d0498a2
JB		 943 DRM_DEBUG_KMS("vblank wait timed out\n");
944}
945
ab7ad7f6
KP		 946/*
947 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 948 * @dev: drm device
949 * @pipe: pipe to wait for
950 *
951 * After disabling a pipe, we can't wait for vblank in the usual way,
952 * spinning on the vblank interrupt status bit, since we won't actually
953 * see an interrupt when the pipe is disabled.
954 *
ab7ad7f6
KP		 955 * On Gen4 and above:
956 * wait for the pipe register state bit to turn off
957 *
958 * Otherwise:
959 * wait for the display line value to settle (it usually
960 * ends up stopping at the start of the next frame).
58e10eb9 961 *
9d0498a2 962 */
58e10eb9 963void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 964{
965 struct drm_i915_private *dev_priv = dev->dev_private;
702e7a56
PZ		 966 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
967 pipe);
ab7ad7f6
KP		 968
969 if (INTEL_INFO(dev)->gen >= 4) {
702e7a56 970 int reg = PIPECONF(cpu_transcoder);
ab7ad7f6
KP		 971
972 /* Wait for the Pipe State to go off */
58e10eb9
CW		 973 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
974 100))
284637d9 975 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 976 } else {
837ba00f 977 u32 last_line, line_mask;
58e10eb9 978 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 979 unsigned long timeout = jiffies + msecs_to_jiffies(100);
980
837ba00f
PZ		 981 if (IS_GEN2(dev))
982 line_mask = DSL_LINEMASK_GEN2;
983 else
984 line_mask = DSL_LINEMASK_GEN3;
985
ab7ad7f6
KP		 986 /* Wait for the display line to settle */
987 do {
837ba00f 988 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 989 mdelay(5);
837ba00f 990 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 991 time_after(timeout, jiffies));
992 if (time_after(jiffies, timeout))
284637d9 993 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 994 }
79e53945
JB		 995}
996
b24e7179
JB		 997static const char *state_string(bool enabled)
998{
999 return enabled ? "on" : "off";
1000}
1001
1002/* Only for pre-ILK configs */
1003static void assert_pll(struct drm_i915_private *dev_priv,
1004 enum pipe pipe, bool state)
1005{
1006 int reg;
1007 u32 val;
1008 bool cur_state;
1009
1010 reg = DPLL(pipe);
1011 val = I915_READ(reg);
1012 cur_state = !!(val & DPLL_VCO_ENABLE);
1013 WARN(cur_state != state,
1014 "PLL state assertion failure (expected %s, current %s)\n",
1015 state_string(state), state_string(cur_state));
1016}
1017#define assert_pll_enabled(d, p) assert_pll(d, p, true)
1018#define assert_pll_disabled(d, p) assert_pll(d, p, false)
1019
040484af
JB		 1020/* For ILK+ */
1021static void assert_pch_pll(struct drm_i915_private *dev_priv,
92b27b08
CW		 1022 struct intel_pch_pll *pll,
1023 struct intel_crtc *crtc,
1024 bool state)
040484af 1025{
040484af
JB		 1026 u32 val;
1027 bool cur_state;
1028
9d82aa17
ED		 1029 if (HAS_PCH_LPT(dev_priv->dev)) {
1030 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1031 return;
1032 }
1033
92b27b08
CW		 1034 if (WARN (!pll,
1035 "asserting PCH PLL %s with no PLL\n", state_string(state)))
ee7b9f93 1036 return;
ee7b9f93 1037
92b27b08
CW		 1038 val = I915_READ(pll->pll_reg);
1039 cur_state = !!(val & DPLL_VCO_ENABLE);
1040 WARN(cur_state != state,
1041 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1042 pll->pll_reg, state_string(state), state_string(cur_state), val);
1043
1044 /* Make sure the selected PLL is correctly attached to the transcoder */
1045 if (crtc && HAS_PCH_CPT(dev_priv->dev)) {
d3ccbe86
JB		 1046 u32 pch_dpll;
1047
1048 pch_dpll = I915_READ(PCH_DPLL_SEL);
92b27b08
CW		 1049 cur_state = pll->pll_reg == _PCH_DPLL_B;
1050 if (!WARN(((pch_dpll >> (4 * crtc->pipe)) & 1) != cur_state,
1051 "PLL[%d] not attached to this transcoder %d: %08x\n",
1052 cur_state, crtc->pipe, pch_dpll)) {
1053 cur_state = !!(val >> (4*crtc->pipe + 3));
1054 WARN(cur_state != state,
1055 "PLL[%d] not %s on this transcoder %d: %08x\n",
1056 pll->pll_reg == _PCH_DPLL_B,
1057 state_string(state),
1058 crtc->pipe,
1059 val);
1060 }
d3ccbe86 1061 }
040484af 1062}
92b27b08
CW		 1063#define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1064#define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
040484af
JB		 1065
1066static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1067 enum pipe pipe, bool state)
1068{
1069 int reg;
1070 u32 val;
1071 bool cur_state;
ad80a810
PZ		 1072 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1073 pipe);
040484af 1074
affa9354
PZ		 1075 if (HAS_DDI(dev_priv->dev)) {
1076 /* DDI does not have a specific FDI_TX register */
ad80a810 1077 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
bf507ef7 1078 val = I915_READ(reg);
ad80a810 1079 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
bf507ef7
ED		 1080 } else {
1081 reg = FDI_TX_CTL(pipe);
1082 val = I915_READ(reg);
1083 cur_state = !!(val & FDI_TX_ENABLE);
1084 }
040484af
JB		 1085 WARN(cur_state != state,
1086 "FDI TX state assertion failure (expected %s, current %s)\n",
1087 state_string(state), state_string(cur_state));
1088}
1089#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1090#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1091
1092static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1093 enum pipe pipe, bool state)
1094{
1095 int reg;
1096 u32 val;
1097 bool cur_state;
1098
d63fa0dc
PZ		 1099 reg = FDI_RX_CTL(pipe);
1100 val = I915_READ(reg);
1101 cur_state = !!(val & FDI_RX_ENABLE);
040484af
JB		 1102 WARN(cur_state != state,
1103 "FDI RX state assertion failure (expected %s, current %s)\n",
1104 state_string(state), state_string(cur_state));
1105}
1106#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1107#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1108
1109static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1110 enum pipe pipe)
1111{
1112 int reg;
1113 u32 val;
1114
1115 /* ILK FDI PLL is always enabled */
1116 if (dev_priv->info->gen == 5)
1117 return;
1118
bf507ef7 1119 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
affa9354 1120 if (HAS_DDI(dev_priv->dev))
bf507ef7
ED		 1121 return;
1122
040484af
JB		 1123 reg = FDI_TX_CTL(pipe);
1124 val = I915_READ(reg);
1125 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1126}
1127
1128static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
1129 enum pipe pipe)
1130{
1131 int reg;
1132 u32 val;
1133
1134 reg = FDI_RX_CTL(pipe);
1135 val = I915_READ(reg);
1136 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
1137}
1138
ea0760cf
JB		 1139static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1140 enum pipe pipe)
1141{
1142 int pp_reg, lvds_reg;
1143 u32 val;
1144 enum pipe panel_pipe = PIPE_A;
0de3b485 1145 bool locked = true;
ea0760cf
JB		 1146
1147 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1148 pp_reg = PCH_PP_CONTROL;
1149 lvds_reg = PCH_LVDS;
1150 } else {
1151 pp_reg = PP_CONTROL;
1152 lvds_reg = LVDS;
1153 }
1154
1155 val = I915_READ(pp_reg);
1156 if (!(val & PANEL_POWER_ON) ||
1157 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1158 locked = false;
1159
1160 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1161 panel_pipe = PIPE_B;
1162
1163 WARN(panel_pipe == pipe && locked,
1164 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1165 pipe_name(pipe));
ea0760cf
JB		 1166}
1167
b840d907
JB		 1168void assert_pipe(struct drm_i915_private *dev_priv,
1169 enum pipe pipe, bool state)
b24e7179
JB		 1170{
1171 int reg;
1172 u32 val;
63d7bbe9 1173 bool cur_state;
702e7a56
PZ		 1174 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1175 pipe);
b24e7179 1176
8e636784
DV		 1177 /* if we need the pipe A quirk it must be always on */
1178 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1179 state = true;
1180
702e7a56 1181 reg = PIPECONF(cpu_transcoder);
b24e7179 1182 val = I915_READ(reg);
63d7bbe9
JB		 1183 cur_state = !!(val & PIPECONF_ENABLE);
1184 WARN(cur_state != state,
1185 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1186 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1187}
1188
931872fc
CW		 1189static void assert_plane(struct drm_i915_private *dev_priv,
1190 enum plane plane, bool state)
b24e7179
JB		 1191{
1192 int reg;
1193 u32 val;
931872fc 1194 bool cur_state;
b24e7179
JB		 1195
1196 reg = DSPCNTR(plane);
1197 val = I915_READ(reg);
931872fc
CW		 1198 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1199 WARN(cur_state != state,
1200 "plane %c assertion failure (expected %s, current %s)\n",
1201 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1202}
1203
931872fc
CW		 1204#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1205#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1206
b24e7179
JB		 1207static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1208 enum pipe pipe)
1209{
1210 int reg, i;
1211 u32 val;
1212 int cur_pipe;
1213
19ec1358 1214 /* Planes are fixed to pipes on ILK+ */
28c05794
AJ		 1215 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1216 reg = DSPCNTR(pipe);
1217 val = I915_READ(reg);
1218 WARN((val & DISPLAY_PLANE_ENABLE),
1219 "plane %c assertion failure, should be disabled but not\n",
1220 plane_name(pipe));
19ec1358 1221 return;
28c05794 1222 }
19ec1358 1223
b24e7179
JB		 1224 /* Need to check both planes against the pipe */
1225 for (i = 0; i < 2; i++) {
1226 reg = DSPCNTR(i);
1227 val = I915_READ(reg);
1228 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1229 DISPPLANE_SEL_PIPE_SHIFT;
1230 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1231 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1232 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1233 }
1234}
1235
92f2584a
JB		 1236static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1237{
1238 u32 val;
1239 bool enabled;
1240
9d82aa17
ED		 1241 if (HAS_PCH_LPT(dev_priv->dev)) {
1242 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1243 return;
1244 }
1245
92f2584a
JB		 1246 val = I915_READ(PCH_DREF_CONTROL);
1247 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1248 DREF_SUPERSPREAD_SOURCE_MASK));
1249 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1250}
1251
1252static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
1253 enum pipe pipe)
1254{
1255 int reg;
1256 u32 val;
1257 bool enabled;
1258
1259 reg = TRANSCONF(pipe);
1260 val = I915_READ(reg);
1261 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1262 WARN(enabled,
1263 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1264 pipe_name(pipe));
92f2584a
JB		 1265}
1266
4e634389
KP		 1267static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1268 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1269{
1270 if ((val & DP_PORT_EN) == 0)
1271 return false;
1272
1273 if (HAS_PCH_CPT(dev_priv->dev)) {
1274 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1275 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1276 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1277 return false;
1278 } else {
1279 if ((val & DP_PIPE_MASK) != (pipe << 30))
1280 return false;
1281 }
1282 return true;
1283}
1284
1519b995
KP		 1285static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1286 enum pipe pipe, u32 val)
1287{
1288 if ((val & PORT_ENABLE) == 0)
1289 return false;
1290
1291 if (HAS_PCH_CPT(dev_priv->dev)) {
1292 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1293 return false;
1294 } else {
1295 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1296 return false;
1297 }
1298 return true;
1299}
1300
1301static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1302 enum pipe pipe, u32 val)
1303{
1304 if ((val & LVDS_PORT_EN) == 0)
1305 return false;
1306
1307 if (HAS_PCH_CPT(dev_priv->dev)) {
1308 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1309 return false;
1310 } else {
1311 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1312 return false;
1313 }
1314 return true;
1315}
1316
1317static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1318 enum pipe pipe, u32 val)
1319{
1320 if ((val & ADPA_DAC_ENABLE) == 0)
1321 return false;
1322 if (HAS_PCH_CPT(dev_priv->dev)) {
1323 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1324 return false;
1325 } else {
1326 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1327 return false;
1328 }
1329 return true;
1330}
1331
291906f1 1332static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1333 enum pipe pipe, int reg, u32 port_sel)
291906f1 1334{
47a05eca 1335 u32 val = I915_READ(reg);
4e634389 1336 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1337 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1338 reg, pipe_name(pipe));
de9a35ab 1339
75c5da27
DV		 1340 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1341 && (val & DP_PIPEB_SELECT),
de9a35ab 1342 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1343}
1344
1345static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1346 enum pipe pipe, int reg)
1347{
47a05eca 1348 u32 val = I915_READ(reg);
b70ad586 1349 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1350 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1351 reg, pipe_name(pipe));
de9a35ab 1352
75c5da27
DV		 1353 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & PORT_ENABLE) == 0
1354 && (val & SDVO_PIPE_B_SELECT),
de9a35ab 1355 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1356}
1357
1358static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1359 enum pipe pipe)
1360{
1361 int reg;
1362 u32 val;
291906f1 1363
f0575e92
KP		 1364 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1365 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1366 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1367
1368 reg = PCH_ADPA;
1369 val = I915_READ(reg);
b70ad586 1370 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1371 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1372 pipe_name(pipe));
291906f1
JB		 1373
1374 reg = PCH_LVDS;
1375 val = I915_READ(reg);
b70ad586 1376 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1377 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1378 pipe_name(pipe));
291906f1
JB		 1379
1380 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1381 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1382 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1383}
1384
63d7bbe9
JB		 1385/**
1386 * intel_enable_pll - enable a PLL
1387 * @dev_priv: i915 private structure
1388 * @pipe: pipe PLL to enable
1389 *
1390 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1391 * make sure the PLL reg is writable first though, since the panel write
1392 * protect mechanism may be enabled.
1393 *
1394 * Note! This is for pre-ILK only.
7434a255
TR		 1395 *
1396 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
63d7bbe9
JB		 1397 */
1398static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1399{
1400 int reg;
1401 u32 val;
1402
1403 /* No really, not for ILK+ */
a0c4da24 1404 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev) && dev_priv->info->gen >= 5);
63d7bbe9
JB		 1405
1406 /* PLL is protected by panel, make sure we can write it */
1407 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1408 assert_panel_unlocked(dev_priv, pipe);
1409
1410 reg = DPLL(pipe);
1411 val = I915_READ(reg);
1412 val |= DPLL_VCO_ENABLE;
1413
1414 /* We do this three times for luck */
1415 I915_WRITE(reg, val);
1416 POSTING_READ(reg);
1417 udelay(150); /* wait for warmup */
1418 I915_WRITE(reg, val);
1419 POSTING_READ(reg);
1420 udelay(150); /* wait for warmup */
1421 I915_WRITE(reg, val);
1422 POSTING_READ(reg);
1423 udelay(150); /* wait for warmup */
1424}
1425
1426/**
1427 * intel_disable_pll - disable a PLL
1428 * @dev_priv: i915 private structure
1429 * @pipe: pipe PLL to disable
1430 *
1431 * Disable the PLL for @pipe, making sure the pipe is off first.
1432 *
1433 * Note! This is for pre-ILK only.
1434 */
1435static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1436{
1437 int reg;
1438 u32 val;
1439
1440 /* Don't disable pipe A or pipe A PLLs if needed */
1441 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1442 return;
1443
1444 /* Make sure the pipe isn't still relying on us */
1445 assert_pipe_disabled(dev_priv, pipe);
1446
1447 reg = DPLL(pipe);
1448 val = I915_READ(reg);
1449 val &= ~DPLL_VCO_ENABLE;
1450 I915_WRITE(reg, val);
1451 POSTING_READ(reg);
1452}
1453
a416edef
ED		 1454/* SBI access */
1455static void
1456intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value)
1457{
1458 unsigned long flags;
1459
1460 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1461 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1462 100)) {
1463 DRM_ERROR("timeout waiting for SBI to become ready\n");
1464 goto out_unlock;
1465 }
1466
1467 I915_WRITE(SBI_ADDR,
1468 (reg << 16));
1469 I915_WRITE(SBI_DATA,
1470 value);
1471 I915_WRITE(SBI_CTL_STAT,
1472 SBI_BUSY |
1473 SBI_CTL_OP_CRWR);
1474
39fb50f6 1475 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1476 100)) {
1477 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
1478 goto out_unlock;
1479 }
1480
1481out_unlock:
1482 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1483}
1484
1485static u32
1486intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg)
1487{
1488 unsigned long flags;
39fb50f6 1489 u32 value = 0;
a416edef
ED		 1490
1491 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1492 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1493 100)) {
1494 DRM_ERROR("timeout waiting for SBI to become ready\n");
1495 goto out_unlock;
1496 }
1497
1498 I915_WRITE(SBI_ADDR,
1499 (reg << 16));
1500 I915_WRITE(SBI_CTL_STAT,
1501 SBI_BUSY |
1502 SBI_CTL_OP_CRRD);
1503
39fb50f6 1504 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1505 100)) {
1506 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
1507 goto out_unlock;
1508 }
1509
1510 value = I915_READ(SBI_DATA);
1511
1512out_unlock:
1513 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1514 return value;
1515}
1516
92f2584a 1517/**
b6b4e185 1518 * ironlake_enable_pch_pll - enable PCH PLL
92f2584a
JB		 1519 * @dev_priv: i915 private structure
1520 * @pipe: pipe PLL to enable
1521 *
1522 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1523 * drives the transcoder clock.
1524 */
b6b4e185 1525static void ironlake_enable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1526{
ee7b9f93 1527 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
48da64a8 1528 struct intel_pch_pll *pll;
92f2584a
JB		 1529 int reg;
1530 u32 val;
1531
48da64a8 1532 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1533 BUG_ON(dev_priv->info->gen < 5);
48da64a8
CW		 1534 pll = intel_crtc->pch_pll;
1535 if (pll == NULL)
1536 return;
1537
1538 if (WARN_ON(pll->refcount == 0))
1539 return;
ee7b9f93
JB		 1540
1541 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1542 pll->pll_reg, pll->active, pll->on,
1543 intel_crtc->base.base.id);
92f2584a
JB		 1544
1545 /* PCH refclock must be enabled first */
1546 assert_pch_refclk_enabled(dev_priv);
1547
ee7b9f93 1548 if (pll->active++ && pll->on) {
92b27b08 1549 assert_pch_pll_enabled(dev_priv, pll, NULL);
ee7b9f93
JB		 1550 return;
1551 }
1552
1553 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg);
1554
1555 reg = pll->pll_reg;
92f2584a
JB		 1556 val = I915_READ(reg);
1557 val |= DPLL_VCO_ENABLE;
1558 I915_WRITE(reg, val);
1559 POSTING_READ(reg);
1560 udelay(200);
ee7b9f93
JB		 1561
1562 pll->on = true;
92f2584a
JB		 1563}
1564
ee7b9f93 1565static void intel_disable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1566{
ee7b9f93
JB		 1567 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
1568 struct intel_pch_pll *pll = intel_crtc->pch_pll;
92f2584a 1569 int reg;
ee7b9f93 1570 u32 val;
4c609cb8 1571
92f2584a
JB		 1572 /* PCH only available on ILK+ */
1573 BUG_ON(dev_priv->info->gen < 5);
ee7b9f93
JB		 1574 if (pll == NULL)
1575 return;
92f2584a 1576
48da64a8
CW		 1577 if (WARN_ON(pll->refcount == 0))
1578 return;
7a419866 1579
ee7b9f93
JB		 1580 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1581 pll->pll_reg, pll->active, pll->on,
1582 intel_crtc->base.base.id);
7a419866 1583
48da64a8 1584 if (WARN_ON(pll->active == 0)) {
92b27b08 1585 assert_pch_pll_disabled(dev_priv, pll, NULL);
48da64a8
CW		 1586 return;
1587 }
1588
ee7b9f93 1589 if (--pll->active) {
92b27b08 1590 assert_pch_pll_enabled(dev_priv, pll, NULL);
7a419866 1591 return;
ee7b9f93
JB		 1592 }
1593
1594 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg);
1595
1596 /* Make sure transcoder isn't still depending on us */
1597 assert_transcoder_disabled(dev_priv, intel_crtc->pipe);
7a419866 1598
ee7b9f93 1599 reg = pll->pll_reg;
92f2584a
JB		 1600 val = I915_READ(reg);
1601 val &= ~DPLL_VCO_ENABLE;
1602 I915_WRITE(reg, val);
1603 POSTING_READ(reg);
1604 udelay(200);
ee7b9f93
JB		 1605
1606 pll->on = false;
92f2584a
JB		 1607}
1608
b8a4f404
PZ		 1609static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1610 enum pipe pipe)
040484af 1611{
23670b32 1612 struct drm_device *dev = dev_priv->dev;
7c26e5c6 1613 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
23670b32 1614 uint32_t reg, val, pipeconf_val;
040484af
JB		 1615
1616 /* PCH only available on ILK+ */
1617 BUG_ON(dev_priv->info->gen < 5);
1618
1619 /* Make sure PCH DPLL is enabled */
92b27b08
CW		 1620 assert_pch_pll_enabled(dev_priv,
1621 to_intel_crtc(crtc)->pch_pll,
1622 to_intel_crtc(crtc));
040484af
JB		 1623
1624 /* FDI must be feeding us bits for PCH ports */
1625 assert_fdi_tx_enabled(dev_priv, pipe);
1626 assert_fdi_rx_enabled(dev_priv, pipe);
1627
23670b32
DV		 1628 if (HAS_PCH_CPT(dev)) {
1629 /* Workaround: Set the timing override bit before enabling the
1630 * pch transcoder. */
1631 reg = TRANS_CHICKEN2(pipe);
1632 val = I915_READ(reg);
1633 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1634 I915_WRITE(reg, val);
59c859d6 1635 }
23670b32 1636
040484af
JB		 1637 reg = TRANSCONF(pipe);
1638 val = I915_READ(reg);
5f7f726d 1639 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1640
1641 if (HAS_PCH_IBX(dev_priv->dev)) {
1642 /*
1643 * make the BPC in transcoder be consistent with
1644 * that in pipeconf reg.
1645 */
1646 val &= ~PIPE_BPC_MASK;
5f7f726d 1647 val |= pipeconf_val & PIPE_BPC_MASK;
e9bcff5c 1648 }
5f7f726d
PZ		 1649
1650 val &= ~TRANS_INTERLACE_MASK;
1651 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1652 if (HAS_PCH_IBX(dev_priv->dev) &&
1653 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1654 val |= TRANS_LEGACY_INTERLACED_ILK;
1655 else
1656 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1657 else
1658 val |= TRANS_PROGRESSIVE;
1659
040484af
JB		 1660 I915_WRITE(reg, val | TRANS_ENABLE);
1661 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1662 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1663}
1664
8fb033d7 1665static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
937bb610 1666 enum transcoder cpu_transcoder)
040484af 1667{
8fb033d7 1668 u32 val, pipeconf_val;
8fb033d7
PZ		 1669
1670 /* PCH only available on ILK+ */
1671 BUG_ON(dev_priv->info->gen < 5);
1672
8fb033d7 1673 /* FDI must be feeding us bits for PCH ports */
1a240d4d 1674 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
937bb610 1675 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
8fb033d7 1676
223a6fdf
PZ		 1677 /* Workaround: set timing override bit. */
1678 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1679 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf
PZ		 1680 I915_WRITE(_TRANSA_CHICKEN2, val);
1681
25f3ef11 1682 val = TRANS_ENABLE;
937bb610 1683 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
8fb033d7 1684
9a76b1c6
PZ		 1685 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1686 PIPECONF_INTERLACED_ILK)
a35f2679 1687 val |= TRANS_INTERLACED;
8fb033d7
PZ		 1688 else
1689 val |= TRANS_PROGRESSIVE;
1690
25f3ef11 1691 I915_WRITE(TRANSCONF(TRANSCODER_A), val);
937bb610
PZ		 1692 if (wait_for(I915_READ(_TRANSACONF) & TRANS_STATE_ENABLE, 100))
1693 DRM_ERROR("Failed to enable PCH transcoder\n");
8fb033d7
PZ		 1694}
1695
b8a4f404
PZ		 1696static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1697 enum pipe pipe)
040484af 1698{
23670b32
DV		 1699 struct drm_device *dev = dev_priv->dev;
1700 uint32_t reg, val;
040484af
JB		 1701
1702 /* FDI relies on the transcoder */
1703 assert_fdi_tx_disabled(dev_priv, pipe);
1704 assert_fdi_rx_disabled(dev_priv, pipe);
1705
291906f1
JB		 1706 /* Ports must be off as well */
1707 assert_pch_ports_disabled(dev_priv, pipe);
1708
040484af
JB		 1709 reg = TRANSCONF(pipe);
1710 val = I915_READ(reg);
1711 val &= ~TRANS_ENABLE;
1712 I915_WRITE(reg, val);
1713 /* wait for PCH transcoder off, transcoder state */
1714 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4c9c18c2 1715 DRM_ERROR("failed to disable transcoder %d\n", pipe);
23670b32
DV		 1716
1717 if (!HAS_PCH_IBX(dev)) {
1718 /* Workaround: Clear the timing override chicken bit again. */
1719 reg = TRANS_CHICKEN2(pipe);
1720 val = I915_READ(reg);
1721 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1722 I915_WRITE(reg, val);
1723 }
040484af
JB		 1724}
1725
ab4d966c 1726static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
8fb033d7 1727{
8fb033d7
PZ		 1728 u32 val;
1729
8a52fd9f 1730 val = I915_READ(_TRANSACONF);
8fb033d7 1731 val &= ~TRANS_ENABLE;
8a52fd9f 1732 I915_WRITE(_TRANSACONF, val);
8fb033d7 1733 /* wait for PCH transcoder off, transcoder state */
8a52fd9f
PZ		 1734 if (wait_for((I915_READ(_TRANSACONF) & TRANS_STATE_ENABLE) == 0, 50))
1735 DRM_ERROR("Failed to disable PCH transcoder\n");
223a6fdf
PZ		 1736
1737 /* Workaround: clear timing override bit. */
1738 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1739 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf 1740 I915_WRITE(_TRANSA_CHICKEN2, val);
040484af
JB		 1741}
1742
b24e7179 1743/**
309cfea8 1744 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1745 * @dev_priv: i915 private structure
1746 * @pipe: pipe to enable
040484af 1747 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1748 *
1749 * Enable @pipe, making sure that various hardware specific requirements
1750 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1751 *
1752 * @pipe should be %PIPE_A or %PIPE_B.
1753 *
1754 * Will wait until the pipe is actually running (i.e. first vblank) before
1755 * returning.
1756 */
040484af
JB		 1757static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1758 bool pch_port)
b24e7179 1759{
702e7a56
PZ		 1760 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1761 pipe);
1a240d4d 1762 enum pipe pch_transcoder;
b24e7179
JB		 1763 int reg;
1764 u32 val;
1765
cc391bbb
PZ		 1766 if (IS_HASWELL(dev_priv->dev))
1767 pch_transcoder = TRANSCODER_A;
1768 else
1769 pch_transcoder = pipe;
1770
b24e7179
JB		 1771 /*
1772 * A pipe without a PLL won't actually be able to drive bits from
1773 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1774 * need the check.
1775 */
1776 if (!HAS_PCH_SPLIT(dev_priv->dev))
1777 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1778 else {
1779 if (pch_port) {
1780 /* if driving the PCH, we need FDI enabled */
cc391bbb 1781 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
1a240d4d
DV		 1782 assert_fdi_tx_pll_enabled(dev_priv,
1783 (enum pipe) cpu_transcoder);
040484af
JB		 1784 }
1785 /* FIXME: assert CPU port conditions for SNB+ */
1786 }
b24e7179 1787
702e7a56 1788 reg = PIPECONF(cpu_transcoder);
b24e7179 1789 val = I915_READ(reg);
00d70b15
CW		 1790 if (val & PIPECONF_ENABLE)
1791 return;
1792
1793 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1794 intel_wait_for_vblank(dev_priv->dev, pipe);
1795}
1796
1797/**
309cfea8 1798 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1799 * @dev_priv: i915 private structure
1800 * @pipe: pipe to disable
1801 *
1802 * Disable @pipe, making sure that various hardware specific requirements
1803 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1804 *
1805 * @pipe should be %PIPE_A or %PIPE_B.
1806 *
1807 * Will wait until the pipe has shut down before returning.
1808 */
1809static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1810 enum pipe pipe)
1811{
702e7a56
PZ		 1812 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1813 pipe);
b24e7179
JB		 1814 int reg;
1815 u32 val;
1816
1817 /*
1818 * Make sure planes won't keep trying to pump pixels to us,
1819 * or we might hang the display.
1820 */
1821 assert_planes_disabled(dev_priv, pipe);
1822
1823 /* Don't disable pipe A or pipe A PLLs if needed */
1824 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1825 return;
1826
702e7a56 1827 reg = PIPECONF(cpu_transcoder);
b24e7179 1828 val = I915_READ(reg);
00d70b15
CW		 1829 if ((val & PIPECONF_ENABLE) == 0)
1830 return;
1831
1832 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1833 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1834}
1835
d74362c9
KP		 1836/*
1837 * Plane regs are double buffered, going from enabled->disabled needs a
1838 * trigger in order to latch. The display address reg provides this.
1839 */
6f1d69b0 1840void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1841 enum plane plane)
1842{
14f86147
DL		 1843 if (dev_priv->info->gen >= 4)
1844 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1845 else
1846 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
d74362c9
KP		 1847}
1848
b24e7179
JB		 1849/**
1850 * intel_enable_plane - enable a display plane on a given pipe
1851 * @dev_priv: i915 private structure
1852 * @plane: plane to enable
1853 * @pipe: pipe being fed
1854 *
1855 * Enable @plane on @pipe, making sure that @pipe is running first.
1856 */
1857static void intel_enable_plane(struct drm_i915_private *dev_priv,
1858 enum plane plane, enum pipe pipe)
1859{
1860 int reg;
1861 u32 val;
1862
1863 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1864 assert_pipe_enabled(dev_priv, pipe);
1865
1866 reg = DSPCNTR(plane);
1867 val = I915_READ(reg);
00d70b15
CW		 1868 if (val & DISPLAY_PLANE_ENABLE)
1869 return;
1870
1871 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1872 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1873 intel_wait_for_vblank(dev_priv->dev, pipe);
1874}
1875
b24e7179
JB		 1876/**
1877 * intel_disable_plane - disable a display plane
1878 * @dev_priv: i915 private structure
1879 * @plane: plane to disable
1880 * @pipe: pipe consuming the data
1881 *
1882 * Disable @plane; should be an independent operation.
1883 */
1884static void intel_disable_plane(struct drm_i915_private *dev_priv,
1885 enum plane plane, enum pipe pipe)
1886{
1887 int reg;
1888 u32 val;
1889
1890 reg = DSPCNTR(plane);
1891 val = I915_READ(reg);
00d70b15
CW		 1892 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1893 return;
1894
1895 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1896 intel_flush_display_plane(dev_priv, plane);
1897 intel_wait_for_vblank(dev_priv->dev, pipe);
1898}
1899
127bd2ac 1900int
48b956c5 1901intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1902 struct drm_i915_gem_object *obj,
919926ae 1903 struct intel_ring_buffer *pipelined)
6b95a207 1904{
ce453d81 1905 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1906 u32 alignment;
1907 int ret;
1908
05394f39 1909 switch (obj->tiling_mode) {
6b95a207 1910 case I915_TILING_NONE:
534843da
CW		 1911 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1912 alignment = 128 * 1024;
a6c45cf0 1913 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1914 alignment = 4 * 1024;
1915 else
1916 alignment = 64 * 1024;
6b95a207
KH		 1917 break;
1918 case I915_TILING_X:
1919 /* pin() will align the object as required by fence */
1920 alignment = 0;
1921 break;
1922 case I915_TILING_Y:
1923 /* FIXME: Is this true? */
1924 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1925 return -EINVAL;
1926 default:
1927 BUG();
1928 }
1929
ce453d81 1930 dev_priv->mm.interruptible = false;
2da3b9b9 1931 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1932 if (ret)
ce453d81 1933 goto err_interruptible;
6b95a207
KH		 1934
1935 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1936 * fence, whereas 965+ only requires a fence if using
1937 * framebuffer compression. For simplicity, we always install
1938 * a fence as the cost is not that onerous.
1939 */
06d98131 1940 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1941 if (ret)
1942 goto err_unpin;
1690e1eb 1943
9a5a53b3 1944 i915_gem_object_pin_fence(obj);
6b95a207 1945
ce453d81 1946 dev_priv->mm.interruptible = true;
6b95a207 1947 return 0;
48b956c5
CW		 1948
1949err_unpin:
1950 i915_gem_object_unpin(obj);
ce453d81
CW		 1951err_interruptible:
1952 dev_priv->mm.interruptible = true;
48b956c5 1953 return ret;
6b95a207
KH		 1954}
1955
1690e1eb
CW		 1956void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1957{
1958 i915_gem_object_unpin_fence(obj);
1959 i915_gem_object_unpin(obj);
1960}
1961
c2c75131
DV		 1962/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1963 * is assumed to be a power-of-two. */
5a35e99e
DL		 1964unsigned long intel_gen4_compute_offset_xtiled(int *x, int *y,
1965 unsigned int bpp,
1966 unsigned int pitch)
c2c75131
DV		 1967{
1968 int tile_rows, tiles;
1969
1970 tile_rows = *y / 8;
1971 *y %= 8;
1972 tiles = *x / (512/bpp);
1973 *x %= 512/bpp;
1974
1975 return tile_rows * pitch * 8 + tiles * 4096;
1976}
1977
17638cd6
JB		 1978static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
1979 int x, int y)
81255565
JB		 1980{
1981 struct drm_device *dev = crtc->dev;
1982 struct drm_i915_private *dev_priv = dev->dev_private;
1983 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1984 struct intel_framebuffer *intel_fb;
05394f39 1985 struct drm_i915_gem_object *obj;
81255565 1986 int plane = intel_crtc->plane;
e506a0c6 1987 unsigned long linear_offset;
81255565 1988 u32 dspcntr;
5eddb70b 1989 u32 reg;
81255565
JB		 1990
1991 switch (plane) {
1992 case 0:
1993 case 1:
1994 break;
1995 default:
1996 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
1997 return -EINVAL;
1998 }
1999
2000 intel_fb = to_intel_framebuffer(fb);
2001 obj = intel_fb->obj;
81255565 2002
5eddb70b
CW		 2003 reg = DSPCNTR(plane);
2004 dspcntr = I915_READ(reg);
81255565
JB		 2005 /* Mask out pixel format bits in case we change it */
2006 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 2007 switch (fb->pixel_format) {
2008 case DRM_FORMAT_C8:
81255565
JB		 2009 dspcntr |= DISPPLANE_8BPP;
2010 break;
57779d06
VS		 2011 case DRM_FORMAT_XRGB1555:
2012 case DRM_FORMAT_ARGB1555:
2013 dspcntr |= DISPPLANE_BGRX555;
81255565 2014 break;
57779d06
VS		 2015 case DRM_FORMAT_RGB565:
2016 dspcntr |= DISPPLANE_BGRX565;
2017 break;
2018 case DRM_FORMAT_XRGB8888:
2019 case DRM_FORMAT_ARGB8888:
2020 dspcntr |= DISPPLANE_BGRX888;
2021 break;
2022 case DRM_FORMAT_XBGR8888:
2023 case DRM_FORMAT_ABGR8888:
2024 dspcntr |= DISPPLANE_RGBX888;
2025 break;
2026 case DRM_FORMAT_XRGB2101010:
2027 case DRM_FORMAT_ARGB2101010:
2028 dspcntr |= DISPPLANE_BGRX101010;
2029 break;
2030 case DRM_FORMAT_XBGR2101010:
2031 case DRM_FORMAT_ABGR2101010:
2032 dspcntr |= DISPPLANE_RGBX101010;
81255565
JB		 2033 break;
2034 default:
57779d06 2035 DRM_ERROR("Unknown pixel format 0x%08x\n", fb->pixel_format);
81255565
JB		 2036 return -EINVAL;
2037 }
57779d06 2038
a6c45cf0 2039 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 2040 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 2041 dspcntr |= DISPPLANE_TILED;
2042 else
2043 dspcntr &= ~DISPPLANE_TILED;
2044 }
2045
5eddb70b 2046 I915_WRITE(reg, dspcntr);
81255565 2047
e506a0c6 2048 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 2049
c2c75131
DV		 2050 if (INTEL_INFO(dev)->gen >= 4) {
2051 intel_crtc->dspaddr_offset =
5a35e99e
DL		 2052 intel_gen4_compute_offset_xtiled(&x, &y,
2053 fb->bits_per_pixel / 8,
2054 fb->pitches[0]);
c2c75131
DV		 2055 linear_offset -= intel_crtc->dspaddr_offset;
2056 } else {
e506a0c6 2057 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2058 }
e506a0c6
DV		 2059
2060 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2061 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2062 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2063 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131
DV		 2064 I915_MODIFY_DISPBASE(DSPSURF(plane),
2065 obj->gtt_offset + intel_crtc->dspaddr_offset);
5eddb70b 2066 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2067 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2068 } else
e506a0c6 2069 I915_WRITE(DSPADDR(plane), obj->gtt_offset + linear_offset);
5eddb70b 2070 POSTING_READ(reg);
81255565 2071
17638cd6
JB		 2072 return 0;
2073}
2074
2075static int ironlake_update_plane(struct drm_crtc *crtc,
2076 struct drm_framebuffer *fb, int x, int y)
2077{
2078 struct drm_device *dev = crtc->dev;
2079 struct drm_i915_private *dev_priv = dev->dev_private;
2080 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2081 struct intel_framebuffer *intel_fb;
2082 struct drm_i915_gem_object *obj;
2083 int plane = intel_crtc->plane;
e506a0c6 2084 unsigned long linear_offset;
17638cd6
JB		 2085 u32 dspcntr;
2086 u32 reg;
2087
2088 switch (plane) {
2089 case 0:
2090 case 1:
27f8227b 2091 case 2:
17638cd6
JB		 2092 break;
2093 default:
2094 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2095 return -EINVAL;
2096 }
2097
2098 intel_fb = to_intel_framebuffer(fb);
2099 obj = intel_fb->obj;
2100
2101 reg = DSPCNTR(plane);
2102 dspcntr = I915_READ(reg);
2103 /* Mask out pixel format bits in case we change it */
2104 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 2105 switch (fb->pixel_format) {
2106 case DRM_FORMAT_C8:
17638cd6
JB		 2107 dspcntr |= DISPPLANE_8BPP;
2108 break;
57779d06
VS		 2109 case DRM_FORMAT_RGB565:
2110 dspcntr |= DISPPLANE_BGRX565;
17638cd6 2111 break;
57779d06
VS		 2112 case DRM_FORMAT_XRGB8888:
2113 case DRM_FORMAT_ARGB8888:
2114 dspcntr |= DISPPLANE_BGRX888;
2115 break;
2116 case DRM_FORMAT_XBGR8888:
2117 case DRM_FORMAT_ABGR8888:
2118 dspcntr |= DISPPLANE_RGBX888;
2119 break;
2120 case DRM_FORMAT_XRGB2101010:
2121 case DRM_FORMAT_ARGB2101010:
2122 dspcntr |= DISPPLANE_BGRX101010;
2123 break;
2124 case DRM_FORMAT_XBGR2101010:
2125 case DRM_FORMAT_ABGR2101010:
2126 dspcntr |= DISPPLANE_RGBX101010;
17638cd6
JB		 2127 break;
2128 default:
57779d06 2129 DRM_ERROR("Unknown pixel format 0x%08x\n", fb->pixel_format);
17638cd6
JB		 2130 return -EINVAL;
2131 }
2132
2133 if (obj->tiling_mode != I915_TILING_NONE)
2134 dspcntr |= DISPPLANE_TILED;
2135 else
2136 dspcntr &= ~DISPPLANE_TILED;
2137
2138 /* must disable */
2139 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2140
2141 I915_WRITE(reg, dspcntr);
2142
e506a0c6 2143 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131 2144 intel_crtc->dspaddr_offset =
5a35e99e
DL		 2145 intel_gen4_compute_offset_xtiled(&x, &y,
2146 fb->bits_per_pixel / 8,
2147 fb->pitches[0]);
c2c75131 2148 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2149
e506a0c6
DV		 2150 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2151 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2152 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131
DV		 2153 I915_MODIFY_DISPBASE(DSPSURF(plane),
2154 obj->gtt_offset + intel_crtc->dspaddr_offset);
bc1c91eb
DL		 2155 if (IS_HASWELL(dev)) {
2156 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2157 } else {
2158 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2159 I915_WRITE(DSPLINOFF(plane), linear_offset);
2160 }
17638cd6
JB		 2161 POSTING_READ(reg);
2162
2163 return 0;
2164}
2165
2166/* Assume fb object is pinned & idle & fenced and just update base pointers */
2167static int
2168intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2169 int x, int y, enum mode_set_atomic state)
2170{
2171 struct drm_device *dev = crtc->dev;
2172 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2173
6b8e6ed0
CW		 2174 if (dev_priv->display.disable_fbc)
2175 dev_priv->display.disable_fbc(dev);
3dec0095 2176 intel_increase_pllclock(crtc);
81255565 2177
6b8e6ed0 2178 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2179}
2180
14667a4b
CW		 2181static int
2182intel_finish_fb(struct drm_framebuffer *old_fb)
2183{
2184 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2185 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2186 bool was_interruptible = dev_priv->mm.interruptible;
2187 int ret;
2188
2189 wait_event(dev_priv->pending_flip_queue,
2190 atomic_read(&dev_priv->mm.wedged) ||
2191 atomic_read(&obj->pending_flip) == 0);
2192
2193 /* Big Hammer, we also need to ensure that any pending
2194 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2195 * current scanout is retired before unpinning the old
2196 * framebuffer.
2197 *
2198 * This should only fail upon a hung GPU, in which case we
2199 * can safely continue.
2200 */
2201 dev_priv->mm.interruptible = false;
2202 ret = i915_gem_object_finish_gpu(obj);
2203 dev_priv->mm.interruptible = was_interruptible;
2204
2205 return ret;
2206}
2207
198598d0
VS		 2208static void intel_crtc_update_sarea_pos(struct drm_crtc *crtc, int x, int y)
2209{
2210 struct drm_device *dev = crtc->dev;
2211 struct drm_i915_master_private *master_priv;
2212 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2213
2214 if (!dev->primary->master)
2215 return;
2216
2217 master_priv = dev->primary->master->driver_priv;
2218 if (!master_priv->sarea_priv)
2219 return;
2220
2221 switch (intel_crtc->pipe) {
2222 case 0:
2223 master_priv->sarea_priv->pipeA_x = x;
2224 master_priv->sarea_priv->pipeA_y = y;
2225 break;
2226 case 1:
2227 master_priv->sarea_priv->pipeB_x = x;
2228 master_priv->sarea_priv->pipeB_y = y;
2229 break;
2230 default:
2231 break;
2232 }
2233}
2234
5c3b82e2 2235static int
3c4fdcfb 2236intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
94352cf9 2237 struct drm_framebuffer *fb)
79e53945
JB		 2238{
2239 struct drm_device *dev = crtc->dev;
6b8e6ed0 2240 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 2241 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
94352cf9 2242 struct drm_framebuffer *old_fb;
5c3b82e2 2243 int ret;
79e53945
JB		 2244
2245 /* no fb bound */
94352cf9 2246 if (!fb) {
a5071c2f 2247 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2248 return 0;
2249 }
2250
5826eca5
ED		 2251 if(intel_crtc->plane > dev_priv->num_pipe) {
2252 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2253 intel_crtc->plane,
2254 dev_priv->num_pipe);
5c3b82e2 2255 return -EINVAL;
79e53945
JB		 2256 }
2257
5c3b82e2 2258 mutex_lock(&dev->struct_mutex);
265db958 2259 ret = intel_pin_and_fence_fb_obj(dev,
94352cf9 2260 to_intel_framebuffer(fb)->obj,
919926ae 2261 NULL);
5c3b82e2
CW		 2262 if (ret != 0) {
2263 mutex_unlock(&dev->struct_mutex);
a5071c2f 2264 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2265 return ret;
2266 }
79e53945 2267
94352cf9
DV		 2268 if (crtc->fb)
2269 intel_finish_fb(crtc->fb);
265db958 2270
94352cf9 2271 ret = dev_priv->display.update_plane(crtc, fb, x, y);
4e6cfefc 2272 if (ret) {
94352cf9 2273 intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj);
5c3b82e2 2274 mutex_unlock(&dev->struct_mutex);
a5071c2f 2275 DRM_ERROR("failed to update base address\n");
4e6cfefc 2276 return ret;
79e53945 2277 }
3c4fdcfb 2278
94352cf9
DV		 2279 old_fb = crtc->fb;
2280 crtc->fb = fb;
6c4c86f5
DV		 2281 crtc->x = x;
2282 crtc->y = y;
94352cf9 2283
b7f1de28
CW		 2284 if (old_fb) {
2285 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2286 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2287 }
652c393a 2288
6b8e6ed0 2289 intel_update_fbc(dev);
5c3b82e2 2290 mutex_unlock(&dev->struct_mutex);
79e53945 2291
198598d0 2292 intel_crtc_update_sarea_pos(crtc, x, y);
5c3b82e2
CW		 2293
2294 return 0;
79e53945
JB		 2295}
2296
5e84e1a4
ZW		 2297static void intel_fdi_normal_train(struct drm_crtc *crtc)
2298{
2299 struct drm_device *dev = crtc->dev;
2300 struct drm_i915_private *dev_priv = dev->dev_private;
2301 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2302 int pipe = intel_crtc->pipe;
2303 u32 reg, temp;
2304
2305 /* enable normal train */
2306 reg = FDI_TX_CTL(pipe);
2307 temp = I915_READ(reg);
61e499bf 2308 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2309 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2310 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2311 } else {
2312 temp &= ~FDI_LINK_TRAIN_NONE;
2313 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2314 }
5e84e1a4
ZW		 2315 I915_WRITE(reg, temp);
2316
2317 reg = FDI_RX_CTL(pipe);
2318 temp = I915_READ(reg);
2319 if (HAS_PCH_CPT(dev)) {
2320 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2321 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2322 } else {
2323 temp &= ~FDI_LINK_TRAIN_NONE;
2324 temp |= FDI_LINK_TRAIN_NONE;
2325 }
2326 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2327
2328 /* wait one idle pattern time */
2329 POSTING_READ(reg);
2330 udelay(1000);
357555c0
JB		 2331
2332 /* IVB wants error correction enabled */
2333 if (IS_IVYBRIDGE(dev))
2334 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2335 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2336}
2337
291427f5
JB		 2338static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2339{
2340 struct drm_i915_private *dev_priv = dev->dev_private;
2341 u32 flags = I915_READ(SOUTH_CHICKEN1);
2342
2343 flags |= FDI_PHASE_SYNC_OVR(pipe);
2344 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2345 flags |= FDI_PHASE_SYNC_EN(pipe);
2346 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2347 POSTING_READ(SOUTH_CHICKEN1);
2348}
2349
01a415fd
DV		 2350static void ivb_modeset_global_resources(struct drm_device *dev)
2351{
2352 struct drm_i915_private *dev_priv = dev->dev_private;
2353 struct intel_crtc *pipe_B_crtc =
2354 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
2355 struct intel_crtc *pipe_C_crtc =
2356 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
2357 uint32_t temp;
2358
2359 /* When everything is off disable fdi C so that we could enable fdi B
2360 * with all lanes. XXX: This misses the case where a pipe is not using
2361 * any pch resources and so doesn't need any fdi lanes. */
2362 if (!pipe_B_crtc->base.enabled && !pipe_C_crtc->base.enabled) {
2363 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
2364 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
2365
2366 temp = I915_READ(SOUTH_CHICKEN1);
2367 temp &= ~FDI_BC_BIFURCATION_SELECT;
2368 DRM_DEBUG_KMS("disabling fdi C rx\n");
2369 I915_WRITE(SOUTH_CHICKEN1, temp);
2370 }
2371}
2372
8db9d77b
ZW		 2373/* The FDI link training functions for ILK/Ibexpeak. */
2374static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2375{
2376 struct drm_device *dev = crtc->dev;
2377 struct drm_i915_private *dev_priv = dev->dev_private;
2378 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2379 int pipe = intel_crtc->pipe;
0fc932b8 2380 int plane = intel_crtc->plane;
5eddb70b 2381 u32 reg, temp, tries;
8db9d77b 2382
0fc932b8
JB		 2383 /* FDI needs bits from pipe & plane first */
2384 assert_pipe_enabled(dev_priv, pipe);
2385 assert_plane_enabled(dev_priv, plane);
2386
e1a44743
AJ		 2387 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2388 for train result */
5eddb70b
CW		 2389 reg = FDI_RX_IMR(pipe);
2390 temp = I915_READ(reg);
e1a44743
AJ		 2391 temp &= ~FDI_RX_SYMBOL_LOCK;
2392 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2393 I915_WRITE(reg, temp);
2394 I915_READ(reg);
e1a44743
AJ		 2395 udelay(150);
2396
8db9d77b 2397 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2398 reg = FDI_TX_CTL(pipe);
2399 temp = I915_READ(reg);
77ffb597
AJ		 2400 temp &= ~(7 << 19);
2401 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2402 temp &= ~FDI_LINK_TRAIN_NONE;
2403 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2404 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2405
5eddb70b
CW		 2406 reg = FDI_RX_CTL(pipe);
2407 temp = I915_READ(reg);
8db9d77b
ZW		 2408 temp &= ~FDI_LINK_TRAIN_NONE;
2409 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2410 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2411
2412 POSTING_READ(reg);
8db9d77b
ZW		 2413 udelay(150);
2414
5b2adf89 2415 /* Ironlake workaround, enable clock pointer after FDI enable*/
8f5718a6
DV		 2416 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2417 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2418 FDI_RX_PHASE_SYNC_POINTER_EN);
5b2adf89 2419
5eddb70b 2420 reg = FDI_RX_IIR(pipe);
e1a44743 2421 for (tries = 0; tries < 5; tries++) {
5eddb70b 2422 temp = I915_READ(reg);
8db9d77b
ZW		 2423 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2424
2425 if ((temp & FDI_RX_BIT_LOCK)) {
2426 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2427 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2428 break;
2429 }
8db9d77b 2430 }
e1a44743 2431 if (tries == 5)
5eddb70b 2432 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2433
2434 /* Train 2 */
5eddb70b
CW		 2435 reg = FDI_TX_CTL(pipe);
2436 temp = I915_READ(reg);
8db9d77b
ZW		 2437 temp &= ~FDI_LINK_TRAIN_NONE;
2438 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2439 I915_WRITE(reg, temp);
8db9d77b 2440
5eddb70b
CW		 2441 reg = FDI_RX_CTL(pipe);
2442 temp = I915_READ(reg);
8db9d77b
ZW		 2443 temp &= ~FDI_LINK_TRAIN_NONE;
2444 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2445 I915_WRITE(reg, temp);
8db9d77b 2446
5eddb70b
CW		 2447 POSTING_READ(reg);
2448 udelay(150);
8db9d77b 2449
5eddb70b 2450 reg = FDI_RX_IIR(pipe);
e1a44743 2451 for (tries = 0; tries < 5; tries++) {
5eddb70b 2452 temp = I915_READ(reg);
8db9d77b
ZW		 2453 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2454
2455 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2456 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2457 DRM_DEBUG_KMS("FDI train 2 done.\n");
2458 break;
2459 }
8db9d77b 2460 }
e1a44743 2461 if (tries == 5)
5eddb70b 2462 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2463
2464 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2465
8db9d77b
ZW		 2466}
2467
0206e353 2468static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2469 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2470 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2471 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2472 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2473};
2474
2475/* The FDI link training functions for SNB/Cougarpoint. */
2476static void gen6_fdi_link_train(struct drm_crtc *crtc)
2477{
2478 struct drm_device *dev = crtc->dev;
2479 struct drm_i915_private *dev_priv = dev->dev_private;
2480 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2481 int pipe = intel_crtc->pipe;
fa37d39e 2482 u32 reg, temp, i, retry;
8db9d77b 2483
e1a44743
AJ		 2484 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2485 for train result */
5eddb70b
CW		 2486 reg = FDI_RX_IMR(pipe);
2487 temp = I915_READ(reg);
e1a44743
AJ		 2488 temp &= ~FDI_RX_SYMBOL_LOCK;
2489 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2490 I915_WRITE(reg, temp);
2491
2492 POSTING_READ(reg);
e1a44743
AJ		 2493 udelay(150);
2494
8db9d77b 2495 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2496 reg = FDI_TX_CTL(pipe);
2497 temp = I915_READ(reg);
77ffb597
AJ		 2498 temp &= ~(7 << 19);
2499 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2500 temp &= ~FDI_LINK_TRAIN_NONE;
2501 temp |= FDI_LINK_TRAIN_PATTERN_1;
2502 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2503 /* SNB-B */
2504 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2505 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2506
d74cf324
DV		 2507 I915_WRITE(FDI_RX_MISC(pipe),
2508 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2509
5eddb70b
CW		 2510 reg = FDI_RX_CTL(pipe);
2511 temp = I915_READ(reg);
8db9d77b
ZW		 2512 if (HAS_PCH_CPT(dev)) {
2513 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2514 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2515 } else {
2516 temp &= ~FDI_LINK_TRAIN_NONE;
2517 temp |= FDI_LINK_TRAIN_PATTERN_1;
2518 }
5eddb70b
CW		 2519 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2520
2521 POSTING_READ(reg);
8db9d77b
ZW		 2522 udelay(150);
2523
8f5718a6 2524 cpt_phase_pointer_enable(dev, pipe);
291427f5 2525
0206e353 2526 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2527 reg = FDI_TX_CTL(pipe);
2528 temp = I915_READ(reg);
8db9d77b
ZW		 2529 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2530 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2531 I915_WRITE(reg, temp);
2532
2533 POSTING_READ(reg);
8db9d77b
ZW		 2534 udelay(500);
2535
fa37d39e
SP		 2536 for (retry = 0; retry < 5; retry++) {
2537 reg = FDI_RX_IIR(pipe);
2538 temp = I915_READ(reg);
2539 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2540 if (temp & FDI_RX_BIT_LOCK) {
2541 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2542 DRM_DEBUG_KMS("FDI train 1 done.\n");
2543 break;
2544 }
2545 udelay(50);
8db9d77b 2546 }
fa37d39e
SP		 2547 if (retry < 5)
2548 break;
8db9d77b
ZW		 2549 }
2550 if (i == 4)
5eddb70b 2551 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2552
2553 /* Train 2 */
5eddb70b
CW		 2554 reg = FDI_TX_CTL(pipe);
2555 temp = I915_READ(reg);
8db9d77b
ZW		 2556 temp &= ~FDI_LINK_TRAIN_NONE;
2557 temp |= FDI_LINK_TRAIN_PATTERN_2;
2558 if (IS_GEN6(dev)) {
2559 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2560 /* SNB-B */
2561 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2562 }
5eddb70b 2563 I915_WRITE(reg, temp);
8db9d77b 2564
5eddb70b
CW		 2565 reg = FDI_RX_CTL(pipe);
2566 temp = I915_READ(reg);
8db9d77b
ZW		 2567 if (HAS_PCH_CPT(dev)) {
2568 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2569 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2570 } else {
2571 temp &= ~FDI_LINK_TRAIN_NONE;
2572 temp |= FDI_LINK_TRAIN_PATTERN_2;
2573 }
5eddb70b
CW		 2574 I915_WRITE(reg, temp);
2575
2576 POSTING_READ(reg);
8db9d77b
ZW		 2577 udelay(150);
2578
0206e353 2579 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2580 reg = FDI_TX_CTL(pipe);
2581 temp = I915_READ(reg);
8db9d77b
ZW		 2582 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2583 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2584 I915_WRITE(reg, temp);
2585
2586 POSTING_READ(reg);
8db9d77b
ZW		 2587 udelay(500);
2588
fa37d39e
SP		 2589 for (retry = 0; retry < 5; retry++) {
2590 reg = FDI_RX_IIR(pipe);
2591 temp = I915_READ(reg);
2592 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2593 if (temp & FDI_RX_SYMBOL_LOCK) {
2594 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2595 DRM_DEBUG_KMS("FDI train 2 done.\n");
2596 break;
2597 }
2598 udelay(50);
8db9d77b 2599 }
fa37d39e
SP		 2600 if (retry < 5)
2601 break;
8db9d77b
ZW		 2602 }
2603 if (i == 4)
5eddb70b 2604 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2605
2606 DRM_DEBUG_KMS("FDI train done.\n");
2607}
2608
357555c0
JB		 2609/* Manual link training for Ivy Bridge A0 parts */
2610static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2611{
2612 struct drm_device *dev = crtc->dev;
2613 struct drm_i915_private *dev_priv = dev->dev_private;
2614 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2615 int pipe = intel_crtc->pipe;
2616 u32 reg, temp, i;
2617
2618 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2619 for train result */
2620 reg = FDI_RX_IMR(pipe);
2621 temp = I915_READ(reg);
2622 temp &= ~FDI_RX_SYMBOL_LOCK;
2623 temp &= ~FDI_RX_BIT_LOCK;
2624 I915_WRITE(reg, temp);
2625
2626 POSTING_READ(reg);
2627 udelay(150);
2628
01a415fd
DV		 2629 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
2630 I915_READ(FDI_RX_IIR(pipe)));
2631
357555c0
JB		 2632 /* enable CPU FDI TX and PCH FDI RX */
2633 reg = FDI_TX_CTL(pipe);
2634 temp = I915_READ(reg);
2635 temp &= ~(7 << 19);
2636 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2637 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2638 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2639 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2640 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2641 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2642 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2643
d74cf324
DV		 2644 I915_WRITE(FDI_RX_MISC(pipe),
2645 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2646
357555c0
JB		 2647 reg = FDI_RX_CTL(pipe);
2648 temp = I915_READ(reg);
2649 temp &= ~FDI_LINK_TRAIN_AUTO;
2650 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2651 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2652 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2653 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2654
2655 POSTING_READ(reg);
2656 udelay(150);
2657
8f5718a6 2658 cpt_phase_pointer_enable(dev, pipe);
291427f5 2659
0206e353 2660 for (i = 0; i < 4; i++) {
357555c0
JB		 2661 reg = FDI_TX_CTL(pipe);
2662 temp = I915_READ(reg);
2663 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2664 temp |= snb_b_fdi_train_param[i];
2665 I915_WRITE(reg, temp);
2666
2667 POSTING_READ(reg);
2668 udelay(500);
2669
2670 reg = FDI_RX_IIR(pipe);
2671 temp = I915_READ(reg);
2672 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2673
2674 if (temp & FDI_RX_BIT_LOCK ||
2675 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2676 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
01a415fd 2677 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", i);
357555c0
JB		 2678 break;
2679 }
2680 }
2681 if (i == 4)
2682 DRM_ERROR("FDI train 1 fail!\n");
2683
2684 /* Train 2 */
2685 reg = FDI_TX_CTL(pipe);
2686 temp = I915_READ(reg);
2687 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2688 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2689 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2690 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2691 I915_WRITE(reg, temp);
2692
2693 reg = FDI_RX_CTL(pipe);
2694 temp = I915_READ(reg);
2695 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2696 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2697 I915_WRITE(reg, temp);
2698
2699 POSTING_READ(reg);
2700 udelay(150);
2701
0206e353 2702 for (i = 0; i < 4; i++) {
357555c0
JB		 2703 reg = FDI_TX_CTL(pipe);
2704 temp = I915_READ(reg);
2705 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2706 temp |= snb_b_fdi_train_param[i];
2707 I915_WRITE(reg, temp);
2708
2709 POSTING_READ(reg);
2710 udelay(500);
2711
2712 reg = FDI_RX_IIR(pipe);
2713 temp = I915_READ(reg);
2714 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2715
2716 if (temp & FDI_RX_SYMBOL_LOCK) {
2717 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
01a415fd 2718 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", i);
357555c0
JB		 2719 break;
2720 }
2721 }
2722 if (i == 4)
2723 DRM_ERROR("FDI train 2 fail!\n");
2724
2725 DRM_DEBUG_KMS("FDI train done.\n");
2726}
2727
88cefb6c 2728static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2729{
88cefb6c 2730 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2731 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2732 int pipe = intel_crtc->pipe;
5eddb70b 2733 u32 reg, temp;
79e53945 2734
c64e311e 2735
c98e9dcf 2736 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2737 reg = FDI_RX_CTL(pipe);
2738 temp = I915_READ(reg);
2739 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2740 temp |= (intel_crtc->fdi_lanes - 1) << 19;
5eddb70b
CW		 2741 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2742 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2743
2744 POSTING_READ(reg);
c98e9dcf
JB		 2745 udelay(200);
2746
2747 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2748 temp = I915_READ(reg);
2749 I915_WRITE(reg, temp | FDI_PCDCLK);
2750
2751 POSTING_READ(reg);
c98e9dcf
JB		 2752 udelay(200);
2753
20749730
PZ		 2754 /* Enable CPU FDI TX PLL, always on for Ironlake */
2755 reg = FDI_TX_CTL(pipe);
2756 temp = I915_READ(reg);
2757 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2758 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2759
20749730
PZ		 2760 POSTING_READ(reg);
2761 udelay(100);
6be4a607 2762 }
0e23b99d
JB		 2763}
2764
88cefb6c
DV		 2765static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2766{
2767 struct drm_device *dev = intel_crtc->base.dev;
2768 struct drm_i915_private *dev_priv = dev->dev_private;
2769 int pipe = intel_crtc->pipe;
2770 u32 reg, temp;
2771
2772 /* Switch from PCDclk to Rawclk */
2773 reg = FDI_RX_CTL(pipe);
2774 temp = I915_READ(reg);
2775 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2776
2777 /* Disable CPU FDI TX PLL */
2778 reg = FDI_TX_CTL(pipe);
2779 temp = I915_READ(reg);
2780 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2781
2782 POSTING_READ(reg);
2783 udelay(100);
2784
2785 reg = FDI_RX_CTL(pipe);
2786 temp = I915_READ(reg);
2787 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2788
2789 /* Wait for the clocks to turn off. */
2790 POSTING_READ(reg);
2791 udelay(100);
2792}
2793
291427f5
JB		 2794static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2795{
2796 struct drm_i915_private *dev_priv = dev->dev_private;
2797 u32 flags = I915_READ(SOUTH_CHICKEN1);
2798
2799 flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2800 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2801 flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2802 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2803 POSTING_READ(SOUTH_CHICKEN1);
2804}
0fc932b8
JB		 2805static void ironlake_fdi_disable(struct drm_crtc *crtc)
2806{
2807 struct drm_device *dev = crtc->dev;
2808 struct drm_i915_private *dev_priv = dev->dev_private;
2809 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2810 int pipe = intel_crtc->pipe;
2811 u32 reg, temp;
2812
2813 /* disable CPU FDI tx and PCH FDI rx */
2814 reg = FDI_TX_CTL(pipe);
2815 temp = I915_READ(reg);
2816 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2817 POSTING_READ(reg);
2818
2819 reg = FDI_RX_CTL(pipe);
2820 temp = I915_READ(reg);
2821 temp &= ~(0x7 << 16);
2822 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2823 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2824
2825 POSTING_READ(reg);
2826 udelay(100);
2827
2828 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2829 if (HAS_PCH_IBX(dev)) {
2830 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
291427f5
JB		 2831 } else if (HAS_PCH_CPT(dev)) {
2832 cpt_phase_pointer_disable(dev, pipe);
6f06ce18 2833 }
0fc932b8
JB		 2834
2835 /* still set train pattern 1 */
2836 reg = FDI_TX_CTL(pipe);
2837 temp = I915_READ(reg);
2838 temp &= ~FDI_LINK_TRAIN_NONE;
2839 temp |= FDI_LINK_TRAIN_PATTERN_1;
2840 I915_WRITE(reg, temp);
2841
2842 reg = FDI_RX_CTL(pipe);
2843 temp = I915_READ(reg);
2844 if (HAS_PCH_CPT(dev)) {
2845 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2846 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2847 } else {
2848 temp &= ~FDI_LINK_TRAIN_NONE;
2849 temp |= FDI_LINK_TRAIN_PATTERN_1;
2850 }
2851 /* BPC in FDI rx is consistent with that in PIPECONF */
2852 temp &= ~(0x07 << 16);
2853 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2854 I915_WRITE(reg, temp);
2855
2856 POSTING_READ(reg);
2857 udelay(100);
2858}
2859
5bb61643
CW		 2860static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2861{
2862 struct drm_device *dev = crtc->dev;
2863 struct drm_i915_private *dev_priv = dev->dev_private;
2864 unsigned long flags;
2865 bool pending;
2866
2867 if (atomic_read(&dev_priv->mm.wedged))
2868 return false;
2869
2870 spin_lock_irqsave(&dev->event_lock, flags);
2871 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2872 spin_unlock_irqrestore(&dev->event_lock, flags);
2873
2874 return pending;
2875}
2876
e6c3a2a6
CW		 2877static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2878{
0f91128d 2879 struct drm_device *dev = crtc->dev;
5bb61643 2880 struct drm_i915_private *dev_priv = dev->dev_private;
e6c3a2a6
CW		 2881
2882 if (crtc->fb == NULL)
2883 return;
2884
5bb61643
CW		 2885 wait_event(dev_priv->pending_flip_queue,
2886 !intel_crtc_has_pending_flip(crtc));
2887
0f91128d
CW		 2888 mutex_lock(&dev->struct_mutex);
2889 intel_finish_fb(crtc->fb);
2890 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2891}
2892
fc316cbe 2893static bool ironlake_crtc_driving_pch(struct drm_crtc *crtc)
040484af
JB		 2894{
2895 struct drm_device *dev = crtc->dev;
228d3e36 2896 struct intel_encoder *intel_encoder;
040484af
JB		 2897
2898 /*
2899 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2900 * must be driven by its own crtc; no sharing is possible.
2901 */
228d3e36 2902 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
228d3e36 2903 switch (intel_encoder->type) {
040484af 2904 case INTEL_OUTPUT_EDP:
228d3e36 2905 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
040484af
JB		 2906 return false;
2907 continue;
2908 }
2909 }
2910
2911 return true;
2912}
2913
fc316cbe
PZ		 2914static bool haswell_crtc_driving_pch(struct drm_crtc *crtc)
2915{
2916 return intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG);
2917}
2918
e615efe4
ED		 2919/* Program iCLKIP clock to the desired frequency */
2920static void lpt_program_iclkip(struct drm_crtc *crtc)
2921{
2922 struct drm_device *dev = crtc->dev;
2923 struct drm_i915_private *dev_priv = dev->dev_private;
2924 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2925 u32 temp;
2926
2927 /* It is necessary to ungate the pixclk gate prior to programming
2928 * the divisors, and gate it back when it is done.
2929 */
2930 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2931
2932 /* Disable SSCCTL */
2933 intel_sbi_write(dev_priv, SBI_SSCCTL6,
2934 intel_sbi_read(dev_priv, SBI_SSCCTL6) |
2935 SBI_SSCCTL_DISABLE);
2936
2937 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2938 if (crtc->mode.clock == 20000) {
2939 auxdiv = 1;
2940 divsel = 0x41;
2941 phaseinc = 0x20;
2942 } else {
2943 /* The iCLK virtual clock root frequency is in MHz,
2944 * but the crtc->mode.clock in in KHz. To get the divisors,
2945 * it is necessary to divide one by another, so we
2946 * convert the virtual clock precision to KHz here for higher
2947 * precision.
2948 */
2949 u32 iclk_virtual_root_freq = 172800 * 1000;
2950 u32 iclk_pi_range = 64;
2951 u32 desired_divisor, msb_divisor_value, pi_value;
2952
2953 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2954 msb_divisor_value = desired_divisor / iclk_pi_range;
2955 pi_value = desired_divisor % iclk_pi_range;
2956
2957 auxdiv = 0;
2958 divsel = msb_divisor_value - 2;
2959 phaseinc = pi_value;
2960 }
2961
2962 /* This should not happen with any sane values */
2963 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2964 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2965 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2966 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2967
2968 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2969 crtc->mode.clock,
2970 auxdiv,
2971 divsel,
2972 phasedir,
2973 phaseinc);
2974
2975 /* Program SSCDIVINTPHASE6 */
2976 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6);
2977 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
2978 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
2979 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
2980 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
2981 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
2982 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
2983
2984 intel_sbi_write(dev_priv,
2985 SBI_SSCDIVINTPHASE6,
2986 temp);
2987
2988 /* Program SSCAUXDIV */
2989 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6);
2990 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2991 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
2992 intel_sbi_write(dev_priv,
2993 SBI_SSCAUXDIV6,
2994 temp);
2995
2996
2997 /* Enable modulator and associated divider */
2998 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6);
2999 temp &= ~SBI_SSCCTL_DISABLE;
3000 intel_sbi_write(dev_priv,
3001 SBI_SSCCTL6,
3002 temp);
3003
3004 /* Wait for initialization time */
3005 udelay(24);
3006
3007 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
3008}
3009
f67a559d
JB		 3010/*
3011 * Enable PCH resources required for PCH ports:
3012 * - PCH PLLs
3013 * - FDI training & RX/TX
3014 * - update transcoder timings
3015 * - DP transcoding bits
3016 * - transcoder
3017 */
3018static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 3019{
3020 struct drm_device *dev = crtc->dev;
3021 struct drm_i915_private *dev_priv = dev->dev_private;
3022 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3023 int pipe = intel_crtc->pipe;
ee7b9f93 3024 u32 reg, temp;
2c07245f 3025
e7e164db
CW		 3026 assert_transcoder_disabled(dev_priv, pipe);
3027
cd986abb
DV		 3028 /* Write the TU size bits before fdi link training, so that error
3029 * detection works. */
3030 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3031 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3032
c98e9dcf 3033 /* For PCH output, training FDI link */
674cf967 3034 dev_priv->display.fdi_link_train(crtc);
2c07245f 3035
572deb37
DV		 3036 /* XXX: pch pll's can be enabled any time before we enable the PCH
3037 * transcoder, and we actually should do this to not upset any PCH
3038 * transcoder that already use the clock when we share it.
3039 *
3040 * Note that enable_pch_pll tries to do the right thing, but get_pch_pll
3041 * unconditionally resets the pll - we need that to have the right LVDS
3042 * enable sequence. */
b6b4e185 3043 ironlake_enable_pch_pll(intel_crtc);
6f13b7b5 3044
303b81e0 3045 if (HAS_PCH_CPT(dev)) {
ee7b9f93 3046 u32 sel;
4b645f14 3047
c98e9dcf 3048 temp = I915_READ(PCH_DPLL_SEL);
ee7b9f93
JB		 3049 switch (pipe) {
3050 default:
3051 case 0:
3052 temp |= TRANSA_DPLL_ENABLE;
3053 sel = TRANSA_DPLLB_SEL;
3054 break;
3055 case 1:
3056 temp |= TRANSB_DPLL_ENABLE;
3057 sel = TRANSB_DPLLB_SEL;
3058 break;
3059 case 2:
3060 temp |= TRANSC_DPLL_ENABLE;
3061 sel = TRANSC_DPLLB_SEL;
3062 break;
d64311ab 3063 }
ee7b9f93
JB		 3064 if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B)
3065 temp |= sel;
3066 else
3067 temp &= ~sel;
c98e9dcf 3068 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3069 }
5eddb70b 3070
d9b6cb56
JB		 3071 /* set transcoder timing, panel must allow it */
3072 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 3073 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
3074 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
3075 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 3076
5eddb70b
CW		 3077 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
3078 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
3079 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
0529a0d9 3080 I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe)));
8db9d77b 3081
303b81e0 3082 intel_fdi_normal_train(crtc);
5e84e1a4 3083
c98e9dcf
JB		 3084 /* For PCH DP, enable TRANS_DP_CTL */
3085 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3086 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3087 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
9325c9f0 3088 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
5eddb70b
CW		 3089 reg = TRANS_DP_CTL(pipe);
3090 temp = I915_READ(reg);
3091 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3092 TRANS_DP_SYNC_MASK |
3093 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3094 temp |= (TRANS_DP_OUTPUT_ENABLE |
3095 TRANS_DP_ENH_FRAMING);
9325c9f0 3096 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3097
3098 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3099 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3100 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3101 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3102
3103 switch (intel_trans_dp_port_sel(crtc)) {
3104 case PCH_DP_B:
5eddb70b 3105 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3106 break;
3107 case PCH_DP_C:
5eddb70b 3108 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3109 break;
3110 case PCH_DP_D:
5eddb70b 3111 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3112 break;
3113 default:
e95d41e1 3114 BUG();
32f9d658 3115 }
2c07245f 3116
5eddb70b 3117 I915_WRITE(reg, temp);
6be4a607 3118 }
b52eb4dc 3119
b8a4f404 3120 ironlake_enable_pch_transcoder(dev_priv, pipe);
f67a559d
JB		 3121}
3122
1507e5bd
PZ		 3123static void lpt_pch_enable(struct drm_crtc *crtc)
3124{
3125 struct drm_device *dev = crtc->dev;
3126 struct drm_i915_private *dev_priv = dev->dev_private;
3127 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
daed2dbb 3128 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
1507e5bd 3129
daed2dbb 3130 assert_transcoder_disabled(dev_priv, TRANSCODER_A);
1507e5bd 3131
8c52b5e8 3132 lpt_program_iclkip(crtc);
1507e5bd 3133
0540e488 3134 /* Set transcoder timing. */
daed2dbb
PZ		 3135 I915_WRITE(_TRANS_HTOTAL_A, I915_READ(HTOTAL(cpu_transcoder)));
3136 I915_WRITE(_TRANS_HBLANK_A, I915_READ(HBLANK(cpu_transcoder)));
3137 I915_WRITE(_TRANS_HSYNC_A, I915_READ(HSYNC(cpu_transcoder)));
1507e5bd 3138
daed2dbb
PZ		 3139 I915_WRITE(_TRANS_VTOTAL_A, I915_READ(VTOTAL(cpu_transcoder)));
3140 I915_WRITE(_TRANS_VBLANK_A, I915_READ(VBLANK(cpu_transcoder)));
3141 I915_WRITE(_TRANS_VSYNC_A, I915_READ(VSYNC(cpu_transcoder)));
3142 I915_WRITE(_TRANS_VSYNCSHIFT_A, I915_READ(VSYNCSHIFT(cpu_transcoder)));
1507e5bd 3143
937bb610 3144 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
f67a559d
JB		 3145}
3146
ee7b9f93
JB		 3147static void intel_put_pch_pll(struct intel_crtc *intel_crtc)
3148{
3149 struct intel_pch_pll *pll = intel_crtc->pch_pll;
3150
3151 if (pll == NULL)
3152 return;
3153
3154 if (pll->refcount == 0) {
3155 WARN(1, "bad PCH PLL refcount\n");
3156 return;
3157 }
3158
3159 --pll->refcount;
3160 intel_crtc->pch_pll = NULL;
3161}
3162
3163static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp)
3164{
3165 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
3166 struct intel_pch_pll *pll;
3167 int i;
3168
3169 pll = intel_crtc->pch_pll;
3170 if (pll) {
3171 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3172 intel_crtc->base.base.id, pll->pll_reg);
3173 goto prepare;
3174 }
3175
98b6bd99
DV		 3176 if (HAS_PCH_IBX(dev_priv->dev)) {
3177 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3178 i = intel_crtc->pipe;
3179 pll = &dev_priv->pch_plls[i];
3180
3181 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3182 intel_crtc->base.base.id, pll->pll_reg);
3183
3184 goto found;
3185 }
3186
ee7b9f93
JB		 3187 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3188 pll = &dev_priv->pch_plls[i];
3189
3190 /* Only want to check enabled timings first */
3191 if (pll->refcount == 0)
3192 continue;
3193
3194 if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) &&
3195 fp == I915_READ(pll->fp0_reg)) {
3196 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3197 intel_crtc->base.base.id,
3198 pll->pll_reg, pll->refcount, pll->active);
3199
3200 goto found;
3201 }
3202 }
3203
3204 /* Ok no matching timings, maybe there's a free one? */
3205 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3206 pll = &dev_priv->pch_plls[i];
3207 if (pll->refcount == 0) {
3208 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3209 intel_crtc->base.base.id, pll->pll_reg);
3210 goto found;
3211 }
3212 }
3213
3214 return NULL;
3215
3216found:
3217 intel_crtc->pch_pll = pll;
3218 pll->refcount++;
3219 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe);
3220prepare: /* separate function? */
3221 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg);
ee7b9f93 3222
e04c7350
CW		 3223 /* Wait for the clocks to stabilize before rewriting the regs */
3224 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3225 POSTING_READ(pll->pll_reg);
3226 udelay(150);
e04c7350
CW		 3227
3228 I915_WRITE(pll->fp0_reg, fp);
3229 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3230 pll->on = false;
3231 return pll;
3232}
3233
d4270e57
JB		 3234void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
3235{
3236 struct drm_i915_private *dev_priv = dev->dev_private;
23670b32 3237 int dslreg = PIPEDSL(pipe);
d4270e57
JB		 3238 u32 temp;
3239
3240 temp = I915_READ(dslreg);
3241 udelay(500);
3242 if (wait_for(I915_READ(dslreg) != temp, 5)) {
d4270e57
JB		 3243 if (wait_for(I915_READ(dslreg) != temp, 5))
3244 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3245 }
3246}
3247
f67a559d
JB		 3248static void ironlake_crtc_enable(struct drm_crtc *crtc)
3249{
3250 struct drm_device *dev = crtc->dev;
3251 struct drm_i915_private *dev_priv = dev->dev_private;
3252 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3253 struct intel_encoder *encoder;
f67a559d
JB		 3254 int pipe = intel_crtc->pipe;
3255 int plane = intel_crtc->plane;
3256 u32 temp;
3257 bool is_pch_port;
3258
08a48469
DV		 3259 WARN_ON(!crtc->enabled);
3260
f67a559d
JB		 3261 if (intel_crtc->active)
3262 return;
3263
3264 intel_crtc->active = true;
3265 intel_update_watermarks(dev);
3266
3267 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3268 temp = I915_READ(PCH_LVDS);
3269 if ((temp & LVDS_PORT_EN) == 0)
3270 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3271 }
3272
fc316cbe 3273 is_pch_port = ironlake_crtc_driving_pch(crtc);
f67a559d 3274
46b6f814 3275 if (is_pch_port) {
fff367c7
DV		 3276 /* Note: FDI PLL enabling _must_ be done before we enable the
3277 * cpu pipes, hence this is separate from all the other fdi/pch
3278 * enabling. */
88cefb6c 3279 ironlake_fdi_pll_enable(intel_crtc);
46b6f814
DV		 3280 } else {
3281 assert_fdi_tx_disabled(dev_priv, pipe);
3282 assert_fdi_rx_disabled(dev_priv, pipe);
3283 }
f67a559d 3284
bf49ec8c
DV		 3285 for_each_encoder_on_crtc(dev, crtc, encoder)
3286 if (encoder->pre_enable)
3287 encoder->pre_enable(encoder);
f67a559d
JB		 3288
3289 /* Enable panel fitting for LVDS */
3290 if (dev_priv->pch_pf_size &&
547dc041
JN		 3291 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
3292 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
f67a559d
JB		 3293 /* Force use of hard-coded filter coefficients
3294 * as some pre-programmed values are broken,
3295 * e.g. x201.
3296 */
13888d78
PZ		 3297 if (IS_IVYBRIDGE(dev))
3298 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3299 PF_PIPE_SEL_IVB(pipe));
3300 else
3301 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
9db4a9c7
JB		 3302 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3303 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 3304 }
3305
9c54c0dd
JB		 3306 /*
3307 * On ILK+ LUT must be loaded before the pipe is running but with
3308 * clocks enabled
3309 */
3310 intel_crtc_load_lut(crtc);
3311
f67a559d
JB		 3312 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3313 intel_enable_plane(dev_priv, plane, pipe);
3314
3315 if (is_pch_port)
3316 ironlake_pch_enable(crtc);
c98e9dcf 3317
d1ebd816 3318 mutex_lock(&dev->struct_mutex);
bed4a673 3319 intel_update_fbc(dev);
d1ebd816
BW		 3320 mutex_unlock(&dev->struct_mutex);
3321
6b383a7f 3322 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3323
fa5c73b1
DV		 3324 for_each_encoder_on_crtc(dev, crtc, encoder)
3325 encoder->enable(encoder);
61b77ddd
DV		 3326
3327 if (HAS_PCH_CPT(dev))
3328 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
6ce94100
DV		 3329
3330 /*
3331 * There seems to be a race in PCH platform hw (at least on some
3332 * outputs) where an enabled pipe still completes any pageflip right
3333 * away (as if the pipe is off) instead of waiting for vblank. As soon
3334 * as the first vblank happend, everything works as expected. Hence just
3335 * wait for one vblank before returning to avoid strange things
3336 * happening.
3337 */
3338 intel_wait_for_vblank(dev, intel_crtc->pipe);
6be4a607
JB		 3339}
3340
4f771f10
PZ		 3341static void haswell_crtc_enable(struct drm_crtc *crtc)
3342{
3343 struct drm_device *dev = crtc->dev;
3344 struct drm_i915_private *dev_priv = dev->dev_private;
3345 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3346 struct intel_encoder *encoder;
3347 int pipe = intel_crtc->pipe;
3348 int plane = intel_crtc->plane;
4f771f10
PZ		 3349 bool is_pch_port;
3350
3351 WARN_ON(!crtc->enabled);
3352
3353 if (intel_crtc->active)
3354 return;
3355
3356 intel_crtc->active = true;
3357 intel_update_watermarks(dev);
3358
fc316cbe 3359 is_pch_port = haswell_crtc_driving_pch(crtc);
4f771f10 3360
83616634 3361 if (is_pch_port)
04945641 3362 dev_priv->display.fdi_link_train(crtc);
4f771f10
PZ		 3363
3364 for_each_encoder_on_crtc(dev, crtc, encoder)
3365 if (encoder->pre_enable)
3366 encoder->pre_enable(encoder);
3367
1f544388 3368 intel_ddi_enable_pipe_clock(intel_crtc);
4f771f10 3369
1f544388 3370 /* Enable panel fitting for eDP */
547dc041
JN		 3371 if (dev_priv->pch_pf_size &&
3372 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4f771f10
PZ		 3373 /* Force use of hard-coded filter coefficients
3374 * as some pre-programmed values are broken,
3375 * e.g. x201.
3376 */
54075a7d
PZ		 3377 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3378 PF_PIPE_SEL_IVB(pipe));
4f771f10
PZ		 3379 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3380 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
3381 }
3382
3383 /*
3384 * On ILK+ LUT must be loaded before the pipe is running but with
3385 * clocks enabled
3386 */
3387 intel_crtc_load_lut(crtc);
3388
1f544388
PZ		 3389 intel_ddi_set_pipe_settings(crtc);
3390 intel_ddi_enable_pipe_func(crtc);
4f771f10
PZ		 3391
3392 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3393 intel_enable_plane(dev_priv, plane, pipe);
3394
3395 if (is_pch_port)
1507e5bd 3396 lpt_pch_enable(crtc);
4f771f10
PZ		 3397
3398 mutex_lock(&dev->struct_mutex);
3399 intel_update_fbc(dev);
3400 mutex_unlock(&dev->struct_mutex);
3401
3402 intel_crtc_update_cursor(crtc, true);
3403
3404 for_each_encoder_on_crtc(dev, crtc, encoder)
3405 encoder->enable(encoder);
3406
4f771f10
PZ		 3407 /*
3408 * There seems to be a race in PCH platform hw (at least on some
3409 * outputs) where an enabled pipe still completes any pageflip right
3410 * away (as if the pipe is off) instead of waiting for vblank. As soon
3411 * as the first vblank happend, everything works as expected. Hence just
3412 * wait for one vblank before returning to avoid strange things
3413 * happening.
3414 */
3415 intel_wait_for_vblank(dev, intel_crtc->pipe);
3416}
3417
6be4a607
JB		 3418static void ironlake_crtc_disable(struct drm_crtc *crtc)
3419{
3420 struct drm_device *dev = crtc->dev;
3421 struct drm_i915_private *dev_priv = dev->dev_private;
3422 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3423 struct intel_encoder *encoder;
6be4a607
JB		 3424 int pipe = intel_crtc->pipe;
3425 int plane = intel_crtc->plane;
5eddb70b 3426 u32 reg, temp;
b52eb4dc 3427
ef9c3aee 3428
f7abfe8b
CW		 3429 if (!intel_crtc->active)
3430 return;
3431
ea9d758d
DV		 3432 for_each_encoder_on_crtc(dev, crtc, encoder)
3433 encoder->disable(encoder);
3434
e6c3a2a6 3435 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3436 drm_vblank_off(dev, pipe);
6b383a7f 3437 intel_crtc_update_cursor(crtc, false);
5eddb70b 3438
b24e7179 3439 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3440
973d04f9
CW		 3441 if (dev_priv->cfb_plane == plane)
3442 intel_disable_fbc(dev);
2c07245f 3443
b24e7179 3444 intel_disable_pipe(dev_priv, pipe);
32f9d658 3445
6be4a607 3446 /* Disable PF */
9db4a9c7
JB		 3447 I915_WRITE(PF_CTL(pipe), 0);
3448 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3449
bf49ec8c
DV		 3450 for_each_encoder_on_crtc(dev, crtc, encoder)
3451 if (encoder->post_disable)
3452 encoder->post_disable(encoder);
2c07245f 3453
0fc932b8 3454 ironlake_fdi_disable(crtc);
249c0e64 3455
b8a4f404 3456 ironlake_disable_pch_transcoder(dev_priv, pipe);
913d8d11 3457
6be4a607
JB		 3458 if (HAS_PCH_CPT(dev)) {
3459 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3460 reg = TRANS_DP_CTL(pipe);
3461 temp = I915_READ(reg);
3462 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3463 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3464 I915_WRITE(reg, temp);
6be4a607
JB		 3465
3466 /* disable DPLL_SEL */
3467 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3468 switch (pipe) {
3469 case 0:
d64311ab 3470 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
9db4a9c7
JB		 3471 break;
3472 case 1:
6be4a607 3473 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3474 break;
3475 case 2:
4b645f14 3476 /* C shares PLL A or B */
d64311ab 3477 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
9db4a9c7
JB		 3478 break;
3479 default:
3480 BUG(); /* wtf */
3481 }
6be4a607 3482 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3483 }
e3421a18 3484
6be4a607 3485 /* disable PCH DPLL */
ee7b9f93 3486 intel_disable_pch_pll(intel_crtc);
8db9d77b 3487
88cefb6c 3488 ironlake_fdi_pll_disable(intel_crtc);
6b383a7f 3489
f7abfe8b 3490 intel_crtc->active = false;
6b383a7f 3491 intel_update_watermarks(dev);
d1ebd816
BW		 3492
3493 mutex_lock(&dev->struct_mutex);
6b383a7f 3494 intel_update_fbc(dev);
d1ebd816 3495 mutex_unlock(&dev->struct_mutex);
6be4a607 3496}
1b3c7a47 3497
4f771f10 3498static void haswell_crtc_disable(struct drm_crtc *crtc)
ee7b9f93 3499{
4f771f10
PZ		 3500 struct drm_device *dev = crtc->dev;
3501 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93 3502 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4f771f10
PZ		 3503 struct intel_encoder *encoder;
3504 int pipe = intel_crtc->pipe;
3505 int plane = intel_crtc->plane;
ad80a810 3506 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
83616634 3507 bool is_pch_port;
ee7b9f93 3508
4f771f10
PZ		 3509 if (!intel_crtc->active)
3510 return;
3511
83616634
PZ		 3512 is_pch_port = haswell_crtc_driving_pch(crtc);
3513
4f771f10
PZ		 3514 for_each_encoder_on_crtc(dev, crtc, encoder)
3515 encoder->disable(encoder);
3516
3517 intel_crtc_wait_for_pending_flips(crtc);
3518 drm_vblank_off(dev, pipe);
3519 intel_crtc_update_cursor(crtc, false);
3520
3521 intel_disable_plane(dev_priv, plane, pipe);
3522
3523 if (dev_priv->cfb_plane == plane)
3524 intel_disable_fbc(dev);
3525
3526 intel_disable_pipe(dev_priv, pipe);
3527
ad80a810 3528 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4f771f10
PZ		 3529
3530 /* Disable PF */
3531 I915_WRITE(PF_CTL(pipe), 0);
3532 I915_WRITE(PF_WIN_SZ(pipe), 0);
3533
1f544388 3534 intel_ddi_disable_pipe_clock(intel_crtc);
4f771f10
PZ		 3535
3536 for_each_encoder_on_crtc(dev, crtc, encoder)
3537 if (encoder->post_disable)
3538 encoder->post_disable(encoder);
3539
83616634 3540 if (is_pch_port) {
ab4d966c 3541 lpt_disable_pch_transcoder(dev_priv);
1ad960f2 3542 intel_ddi_fdi_disable(crtc);
83616634 3543 }
4f771f10
PZ		 3544
3545 intel_crtc->active = false;
3546 intel_update_watermarks(dev);
3547
3548 mutex_lock(&dev->struct_mutex);
3549 intel_update_fbc(dev);
3550 mutex_unlock(&dev->struct_mutex);
3551}
3552
ee7b9f93
JB		 3553static void ironlake_crtc_off(struct drm_crtc *crtc)
3554{
3555 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3556 intel_put_pch_pll(intel_crtc);
3557}
3558
6441ab5f
PZ		 3559static void haswell_crtc_off(struct drm_crtc *crtc)
3560{
a5c961d1
PZ		 3561 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3562
3563 /* Stop saying we're using TRANSCODER_EDP because some other CRTC might
3564 * start using it. */
1a240d4d 3565 intel_crtc->cpu_transcoder = (enum transcoder) intel_crtc->pipe;
a5c961d1 3566
6441ab5f
PZ		 3567 intel_ddi_put_crtc_pll(crtc);
3568}
3569
02e792fb
DV		 3570static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3571{
02e792fb 3572 if (!enable && intel_crtc->overlay) {
23f09ce3 3573 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3574 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3575
23f09ce3 3576 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3577 dev_priv->mm.interruptible = false;
3578 (void) intel_overlay_switch_off(intel_crtc->overlay);
3579 dev_priv->mm.interruptible = true;
23f09ce3 3580 mutex_unlock(&dev->struct_mutex);
02e792fb 3581 }
02e792fb 3582
5dcdbcb0
CW		 3583 /* Let userspace switch the overlay on again. In most cases userspace
3584 * has to recompute where to put it anyway.
3585 */
02e792fb
DV		 3586}
3587
0b8765c6 3588static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3589{
3590 struct drm_device *dev = crtc->dev;
79e53945
JB		 3591 struct drm_i915_private *dev_priv = dev->dev_private;
3592 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3593 struct intel_encoder *encoder;
79e53945 3594 int pipe = intel_crtc->pipe;
80824003 3595 int plane = intel_crtc->plane;
79e53945 3596
08a48469
DV		 3597 WARN_ON(!crtc->enabled);
3598
f7abfe8b
CW		 3599 if (intel_crtc->active)
3600 return;
3601
3602 intel_crtc->active = true;
6b383a7f
CW		 3603 intel_update_watermarks(dev);
3604
63d7bbe9 3605 intel_enable_pll(dev_priv, pipe);
040484af 3606 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3607 intel_enable_plane(dev_priv, plane, pipe);
79e53945 3608
0b8765c6 3609 intel_crtc_load_lut(crtc);
bed4a673 3610 intel_update_fbc(dev);
79e53945 3611
0b8765c6
JB		 3612 /* Give the overlay scaler a chance to enable if it's on this pipe */
3613 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3614 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3615
fa5c73b1
DV		 3616 for_each_encoder_on_crtc(dev, crtc, encoder)
3617 encoder->enable(encoder);
0b8765c6 3618}
79e53945 3619
0b8765c6
JB		 3620static void i9xx_crtc_disable(struct drm_crtc *crtc)
3621{
3622 struct drm_device *dev = crtc->dev;
3623 struct drm_i915_private *dev_priv = dev->dev_private;
3624 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3625 struct intel_encoder *encoder;
0b8765c6
JB		 3626 int pipe = intel_crtc->pipe;
3627 int plane = intel_crtc->plane;
b690e96c 3628
ef9c3aee 3629
f7abfe8b
CW		 3630 if (!intel_crtc->active)
3631 return;
3632
ea9d758d
DV		 3633 for_each_encoder_on_crtc(dev, crtc, encoder)
3634 encoder->disable(encoder);
3635
0b8765c6 3636 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3637 intel_crtc_wait_for_pending_flips(crtc);
3638 drm_vblank_off(dev, pipe);
0b8765c6 3639 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3640 intel_crtc_update_cursor(crtc, false);
0b8765c6 3641
973d04f9
CW		 3642 if (dev_priv->cfb_plane == plane)
3643 intel_disable_fbc(dev);
79e53945 3644
b24e7179 3645 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3646 intel_disable_pipe(dev_priv, pipe);
63d7bbe9 3647 intel_disable_pll(dev_priv, pipe);
0b8765c6 3648
f7abfe8b 3649 intel_crtc->active = false;
6b383a7f
CW		 3650 intel_update_fbc(dev);
3651 intel_update_watermarks(dev);
0b8765c6
JB		 3652}
3653
ee7b9f93
JB		 3654static void i9xx_crtc_off(struct drm_crtc *crtc)
3655{
3656}
3657
976f8a20
DV		 3658static void intel_crtc_update_sarea(struct drm_crtc *crtc,
3659 bool enabled)
2c07245f
ZW		 3660{
3661 struct drm_device *dev = crtc->dev;
3662 struct drm_i915_master_private *master_priv;
3663 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3664 int pipe = intel_crtc->pipe;
79e53945
JB		 3665
3666 if (!dev->primary->master)
3667 return;
3668
3669 master_priv = dev->primary->master->driver_priv;
3670 if (!master_priv->sarea_priv)
3671 return;
3672
79e53945
JB		 3673 switch (pipe) {
3674 case 0:
3675 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3676 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3677 break;
3678 case 1:
3679 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3680 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3681 break;
3682 default:
9db4a9c7 3683 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3684 break;
3685 }
79e53945
JB		 3686}
3687
976f8a20
DV		 3688/**
3689 * Sets the power management mode of the pipe and plane.
3690 */
3691void intel_crtc_update_dpms(struct drm_crtc *crtc)
3692{
3693 struct drm_device *dev = crtc->dev;
3694 struct drm_i915_private *dev_priv = dev->dev_private;
3695 struct intel_encoder *intel_encoder;
3696 bool enable = false;
3697
3698 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
3699 enable |= intel_encoder->connectors_active;
3700
3701 if (enable)
3702 dev_priv->display.crtc_enable(crtc);
3703 else
3704 dev_priv->display.crtc_disable(crtc);
3705
3706 intel_crtc_update_sarea(crtc, enable);
3707}
3708
3709static void intel_crtc_noop(struct drm_crtc *crtc)
3710{
3711}
3712
cdd59983
CW		 3713static void intel_crtc_disable(struct drm_crtc *crtc)
3714{
cdd59983 3715 struct drm_device *dev = crtc->dev;
976f8a20 3716 struct drm_connector *connector;
ee7b9f93 3717 struct drm_i915_private *dev_priv = dev->dev_private;
cdd59983 3718
976f8a20
DV		 3719 /* crtc should still be enabled when we disable it. */
3720 WARN_ON(!crtc->enabled);
3721
3722 dev_priv->display.crtc_disable(crtc);
3723 intel_crtc_update_sarea(crtc, false);
ee7b9f93
JB		 3724 dev_priv->display.off(crtc);
3725
931872fc
CW		 3726 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3727 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3728
3729 if (crtc->fb) {
3730 mutex_lock(&dev->struct_mutex);
1690e1eb 3731 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983 3732 mutex_unlock(&dev->struct_mutex);
976f8a20
DV		 3733 crtc->fb = NULL;
3734 }
3735
3736 /* Update computed state. */
3737 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
3738 if (!connector->encoder || !connector->encoder->crtc)
3739 continue;
3740
3741 if (connector->encoder->crtc != crtc)
3742 continue;
3743
3744 connector->dpms = DRM_MODE_DPMS_OFF;
3745 to_intel_encoder(connector->encoder)->connectors_active = false;
cdd59983
CW		 3746 }
3747}
3748
a261b246 3749void intel_modeset_disable(struct drm_device *dev)
79e53945 3750{
a261b246
DV		 3751 struct drm_crtc *crtc;
3752
3753 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3754 if (crtc->enabled)
3755 intel_crtc_disable(crtc);
3756 }
79e53945
JB		 3757}
3758
1f703855 3759void intel_encoder_noop(struct drm_encoder *encoder)
79e53945 3760{
7e7d76c3
JB		 3761}
3762
ea5b213a 3763void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 3764{
4ef69c7a 3765 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3766
ea5b213a
CW		 3767 drm_encoder_cleanup(encoder);
3768 kfree(intel_encoder);
7e7d76c3
JB		 3769}
3770
5ab432ef
DV		 3771/* Simple dpms helper for encodres with just one connector, no cloning and only
3772 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3773 * state of the entire output pipe. */
3774void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
7e7d76c3 3775{
5ab432ef
DV		 3776 if (mode == DRM_MODE_DPMS_ON) {
3777 encoder->connectors_active = true;
3778
b2cabb0e 3779 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef
DV		 3780 } else {
3781 encoder->connectors_active = false;
3782
b2cabb0e 3783 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef 3784 }
79e53945
JB		 3785}
3786
0a91ca29
DV		 3787/* Cross check the actual hw state with our own modeset state tracking (and it's
3788 * internal consistency). */
b980514c 3789static void intel_connector_check_state(struct intel_connector *connector)
79e53945 3790{
0a91ca29
DV		 3791 if (connector->get_hw_state(connector)) {
3792 struct intel_encoder *encoder = connector->encoder;
3793 struct drm_crtc *crtc;
3794 bool encoder_enabled;
3795 enum pipe pipe;
3796
3797 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3798 connector->base.base.id,
3799 drm_get_connector_name(&connector->base));
3800
3801 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
3802 "wrong connector dpms state\n");
3803 WARN(connector->base.encoder != &encoder->base,
3804 "active connector not linked to encoder\n");
3805 WARN(!encoder->connectors_active,
3806 "encoder->connectors_active not set\n");
3807
3808 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
3809 WARN(!encoder_enabled, "encoder not enabled\n");
3810 if (WARN_ON(!encoder->base.crtc))
3811 return;
3812
3813 crtc = encoder->base.crtc;
3814
3815 WARN(!crtc->enabled, "crtc not enabled\n");
3816 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
3817 WARN(pipe != to_intel_crtc(crtc)->pipe,
3818 "encoder active on the wrong pipe\n");
3819 }
79e53945
JB		 3820}
3821
5ab432ef
DV		 3822/* Even simpler default implementation, if there's really no special case to
3823 * consider. */
3824void intel_connector_dpms(struct drm_connector *connector, int mode)
79e53945 3825{
5ab432ef 3826 struct intel_encoder *encoder = intel_attached_encoder(connector);
d4270e57 3827
5ab432ef
DV		 3828 /* All the simple cases only support two dpms states. */
3829 if (mode != DRM_MODE_DPMS_ON)
3830 mode = DRM_MODE_DPMS_OFF;
d4270e57 3831
5ab432ef
DV		 3832 if (mode == connector->dpms)
3833 return;
3834
3835 connector->dpms = mode;
3836
3837 /* Only need to change hw state when actually enabled */
3838 if (encoder->base.crtc)
3839 intel_encoder_dpms(encoder, mode);
3840 else
8af6cf88 3841 WARN_ON(encoder->connectors_active != false);
0a91ca29 3842
b980514c 3843 intel_modeset_check_state(connector->dev);
79e53945
JB		 3844}
3845
f0947c37
DV		 3846/* Simple connector->get_hw_state implementation for encoders that support only
3847 * one connector and no cloning and hence the encoder state determines the state
3848 * of the connector. */
3849bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 3850{
24929352 3851 enum pipe pipe = 0;
f0947c37 3852 struct intel_encoder *encoder = connector->encoder;
ea5b213a 3853
f0947c37 3854 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 3855}
3856
79e53945 3857static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
35313cde 3858 const struct drm_display_mode *mode,
79e53945
JB		 3859 struct drm_display_mode *adjusted_mode)
3860{
2c07245f 3861 struct drm_device *dev = crtc->dev;
89749350 3862
bad720ff 3863 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3864 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3865 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3866 return false;
2c07245f 3867 }
89749350 3868
f9bef081
DV		 3869 /* All interlaced capable intel hw wants timings in frames. Note though
3870 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3871 * timings, so we need to be careful not to clobber these.*/
3872 if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET))
3873 drm_mode_set_crtcinfo(adjusted_mode, 0);
89749350 3874
44f46b42
CW		 3875 /* WaPruneModeWithIncorrectHsyncOffset: Cantiga+ cannot handle modes
3876 * with a hsync front porch of 0.
3877 */
3878 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
3879 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
3880 return false;
3881
79e53945
JB		 3882 return true;
3883}
3884
25eb05fc
JB		 3885static int valleyview_get_display_clock_speed(struct drm_device *dev)
3886{
3887 return 400000; /* FIXME */
3888}
3889
e70236a8
JB		 3890static int i945_get_display_clock_speed(struct drm_device *dev)
3891{
3892 return 400000;
3893}
79e53945 3894
e70236a8 3895static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3896{
e70236a8
JB		 3897 return 333000;
3898}
79e53945 3899
e70236a8
JB		 3900static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3901{
3902 return 200000;
3903}
79e53945 3904
e70236a8
JB		 3905static int i915gm_get_display_clock_speed(struct drm_device *dev)
3906{
3907 u16 gcfgc = 0;
79e53945 3908
e70236a8
JB		 3909 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3910
3911 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3912 return 133000;
3913 else {
3914 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3915 case GC_DISPLAY_CLOCK_333_MHZ:
3916 return 333000;
3917 default:
3918 case GC_DISPLAY_CLOCK_190_200_MHZ:
3919 return 190000;
79e53945 3920 }
e70236a8
JB		 3921 }
3922}
3923
3924static int i865_get_display_clock_speed(struct drm_device *dev)
3925{
3926 return 266000;
3927}
3928
3929static int i855_get_display_clock_speed(struct drm_device *dev)
3930{
3931 u16 hpllcc = 0;
3932 /* Assume that the hardware is in the high speed state. This
3933 * should be the default.
3934 */
3935 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3936 case GC_CLOCK_133_200:
3937 case GC_CLOCK_100_200:
3938 return 200000;
3939 case GC_CLOCK_166_250:
3940 return 250000;
3941 case GC_CLOCK_100_133:
79e53945 3942 return 133000;
e70236a8 3943 }
79e53945 3944
e70236a8
JB		 3945 /* Shouldn't happen */
3946 return 0;
3947}
79e53945 3948
e70236a8
JB		 3949static int i830_get_display_clock_speed(struct drm_device *dev)
3950{
3951 return 133000;
79e53945
JB		 3952}
3953
2c07245f
ZW		 3954struct fdi_m_n {
3955 u32 tu;
3956 u32 gmch_m;
3957 u32 gmch_n;
3958 u32 link_m;
3959 u32 link_n;
3960};
3961
3962static void
3963fdi_reduce_ratio(u32 *num, u32 *den)
3964{
3965 while (*num > 0xffffff || *den > 0xffffff) {
3966 *num >>= 1;
3967 *den >>= 1;
3968 }
3969}
3970
2c07245f 3971static void
f2b115e6
AJ		 3972ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3973 int link_clock, struct fdi_m_n *m_n)
2c07245f 3974{
2c07245f
ZW		 3975 m_n->tu = 64; /* default size */
3976
22ed1113
CW		 3977 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3978 m_n->gmch_m = bits_per_pixel * pixel_clock;
3979 m_n->gmch_n = link_clock * nlanes * 8;
2c07245f
ZW		 3980 fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3981
22ed1113
CW		 3982 m_n->link_m = pixel_clock;
3983 m_n->link_n = link_clock;
2c07245f
ZW		 3984 fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3985}
3986
a7615030
CW		 3987static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
3988{
72bbe58c
KP		 3989 if (i915_panel_use_ssc >= 0)
3990 return i915_panel_use_ssc != 0;
3991 return dev_priv->lvds_use_ssc
435793df 3992 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 3993}
3994
5a354204
JB		 3995/**
3996 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3997 * @crtc: CRTC structure
3b5c78a3 3998 * @mode: requested mode
5a354204
JB		 3999 *
4000 * A pipe may be connected to one or more outputs. Based on the depth of the
4001 * attached framebuffer, choose a good color depth to use on the pipe.
4002 *
4003 * If possible, match the pipe depth to the fb depth. In some cases, this
4004 * isn't ideal, because the connected output supports a lesser or restricted
4005 * set of depths. Resolve that here:
4006 * LVDS typically supports only 6bpc, so clamp down in that case
4007 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
4008 * Displays may support a restricted set as well, check EDID and clamp as
4009 * appropriate.
3b5c78a3 4010 * DP may want to dither down to 6bpc to fit larger modes
5a354204
JB		 4011 *
4012 * RETURNS:
4013 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
4014 * true if they don't match).
4015 */
4016static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
94352cf9 4017 struct drm_framebuffer *fb,
3b5c78a3
AJ		 4018 unsigned int *pipe_bpp,
4019 struct drm_display_mode *mode)
5a354204
JB		 4020{
4021 struct drm_device *dev = crtc->dev;
4022 struct drm_i915_private *dev_priv = dev->dev_private;
5a354204 4023 struct drm_connector *connector;
6c2b7c12 4024 struct intel_encoder *intel_encoder;
5a354204
JB		 4025 unsigned int display_bpc = UINT_MAX, bpc;
4026
4027 /* Walk the encoders & connectors on this crtc, get min bpc */
6c2b7c12 4028 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5a354204
JB		 4029
4030 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
4031 unsigned int lvds_bpc;
4032
4033 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
4034 LVDS_A3_POWER_UP)
4035 lvds_bpc = 8;
4036 else
4037 lvds_bpc = 6;
4038
4039 if (lvds_bpc < display_bpc) {
82820490 4040 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
5a354204
JB		 4041 display_bpc = lvds_bpc;
4042 }
4043 continue;
4044 }
4045
5a354204
JB		 4046 /* Not one of the known troublemakers, check the EDID */
4047 list_for_each_entry(connector, &dev->mode_config.connector_list,
4048 head) {
6c2b7c12 4049 if (connector->encoder != &intel_encoder->base)
5a354204
JB		 4050 continue;
4051
62ac41a6
JB		 4052 /* Don't use an invalid EDID bpc value */
4053 if (connector->display_info.bpc &&
4054 connector->display_info.bpc < display_bpc) {
82820490 4055 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
5a354204
JB		 4056 display_bpc = connector->display_info.bpc;
4057 }
4058 }
4059
4060 /*
4061 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
4062 * through, clamp it down. (Note: >12bpc will be caught below.)
4063 */
4064 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
4065 if (display_bpc > 8 && display_bpc < 12) {
82820490 4066 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
5a354204
JB		 4067 display_bpc = 12;
4068 } else {
82820490 4069 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
5a354204
JB		 4070 display_bpc = 8;
4071 }
4072 }
4073 }
4074
3b5c78a3
AJ		 4075 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4076 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
4077 display_bpc = 6;
4078 }
4079
5a354204
JB		 4080 /*
4081 * We could just drive the pipe at the highest bpc all the time and
4082 * enable dithering as needed, but that costs bandwidth. So choose
4083 * the minimum value that expresses the full color range of the fb but
4084 * also stays within the max display bpc discovered above.
4085 */
4086
94352cf9 4087 switch (fb->depth) {
5a354204
JB		 4088 case 8:
4089 bpc = 8; /* since we go through a colormap */
4090 break;
4091 case 15:
4092 case 16:
4093 bpc = 6; /* min is 18bpp */
4094 break;
4095 case 24:
578393cd 4096 bpc = 8;
5a354204
JB		 4097 break;
4098 case 30:
578393cd 4099 bpc = 10;
5a354204
JB		 4100 break;
4101 case 48:
578393cd 4102 bpc = 12;
5a354204
JB		 4103 break;
4104 default:
4105 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
4106 bpc = min((unsigned int)8, display_bpc);
4107 break;
4108 }
4109
578393cd
KP		 4110 display_bpc = min(display_bpc, bpc);
4111
82820490
AJ		 4112 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
4113 bpc, display_bpc);
5a354204 4114
578393cd 4115 *pipe_bpp = display_bpc * 3;
5a354204
JB		 4116
4117 return display_bpc != bpc;
4118}
4119
a0c4da24
JB		 4120static int vlv_get_refclk(struct drm_crtc *crtc)
4121{
4122 struct drm_device *dev = crtc->dev;
4123 struct drm_i915_private *dev_priv = dev->dev_private;
4124 int refclk = 27000; /* for DP & HDMI */
4125
4126 return 100000; /* only one validated so far */
4127
4128 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
4129 refclk = 96000;
4130 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4131 if (intel_panel_use_ssc(dev_priv))
4132 refclk = 100000;
4133 else
4134 refclk = 96000;
4135 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4136 refclk = 100000;
4137 }
4138
4139 return refclk;
4140}
4141
c65d77d8
JB		 4142static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
4143{
4144 struct drm_device *dev = crtc->dev;
4145 struct drm_i915_private *dev_priv = dev->dev_private;
4146 int refclk;
4147
a0c4da24
JB		 4148 if (IS_VALLEYVIEW(dev)) {
4149 refclk = vlv_get_refclk(crtc);
4150 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8
JB		 4151 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4152 refclk = dev_priv->lvds_ssc_freq * 1000;
4153 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4154 refclk / 1000);
4155 } else if (!IS_GEN2(dev)) {
4156 refclk = 96000;
4157 } else {
4158 refclk = 48000;
4159 }
4160
4161 return refclk;
4162}
4163
4164static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode,
4165 intel_clock_t *clock)
4166{
4167 /* SDVO TV has fixed PLL values depend on its clock range,
4168 this mirrors vbios setting. */
4169 if (adjusted_mode->clock >= 100000
4170 && adjusted_mode->clock < 140500) {
4171 clock->p1 = 2;
4172 clock->p2 = 10;
4173 clock->n = 3;
4174 clock->m1 = 16;
4175 clock->m2 = 8;
4176 } else if (adjusted_mode->clock >= 140500
4177 && adjusted_mode->clock <= 200000) {
4178 clock->p1 = 1;
4179 clock->p2 = 10;
4180 clock->n = 6;
4181 clock->m1 = 12;
4182 clock->m2 = 8;
4183 }
4184}
4185
a7516a05
JB		 4186static void i9xx_update_pll_dividers(struct drm_crtc *crtc,
4187 intel_clock_t *clock,
4188 intel_clock_t *reduced_clock)
4189{
4190 struct drm_device *dev = crtc->dev;
4191 struct drm_i915_private *dev_priv = dev->dev_private;
4192 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4193 int pipe = intel_crtc->pipe;
4194 u32 fp, fp2 = 0;
4195
4196 if (IS_PINEVIEW(dev)) {
4197 fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2;
4198 if (reduced_clock)
4199 fp2 = (1 << reduced_clock->n) << 16 |
4200 reduced_clock->m1 << 8 | reduced_clock->m2;
4201 } else {
4202 fp = clock->n << 16 | clock->m1 << 8 | clock->m2;
4203 if (reduced_clock)
4204 fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 |
4205 reduced_clock->m2;
4206 }
4207
4208 I915_WRITE(FP0(pipe), fp);
4209
4210 intel_crtc->lowfreq_avail = false;
4211 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4212 reduced_clock && i915_powersave) {
4213 I915_WRITE(FP1(pipe), fp2);
4214 intel_crtc->lowfreq_avail = true;
4215 } else {
4216 I915_WRITE(FP1(pipe), fp);
4217 }
4218}
4219
a0c4da24
JB		 4220static void vlv_update_pll(struct drm_crtc *crtc,
4221 struct drm_display_mode *mode,
4222 struct drm_display_mode *adjusted_mode,
4223 intel_clock_t *clock, intel_clock_t *reduced_clock,
2a8f64ca 4224 int num_connectors)
a0c4da24
JB		 4225{
4226 struct drm_device *dev = crtc->dev;
4227 struct drm_i915_private *dev_priv = dev->dev_private;
4228 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4229 int pipe = intel_crtc->pipe;
4230 u32 dpll, mdiv, pdiv;
4231 u32 bestn, bestm1, bestm2, bestp1, bestp2;
2a8f64ca
VP		 4232 bool is_sdvo;
4233 u32 temp;
a0c4da24 4234
2a8f64ca
VP		 4235 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4236 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
a0c4da24 4237
2a8f64ca
VP		 4238 dpll = DPLL_VGA_MODE_DIS;
4239 dpll |= DPLL_EXT_BUFFER_ENABLE_VLV;
4240 dpll |= DPLL_REFA_CLK_ENABLE_VLV;
4241 dpll |= DPLL_INTEGRATED_CLOCK_VLV;
4242
4243 I915_WRITE(DPLL(pipe), dpll);
4244 POSTING_READ(DPLL(pipe));
a0c4da24
JB		 4245
4246 bestn = clock->n;
4247 bestm1 = clock->m1;
4248 bestm2 = clock->m2;
4249 bestp1 = clock->p1;
4250 bestp2 = clock->p2;
4251
2a8f64ca
VP		 4252 /*
4253 * In Valleyview PLL and program lane counter registers are exposed
4254 * through DPIO interface
4255 */
a0c4da24
JB		 4256 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
4257 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
4258 mdiv |= ((bestn << DPIO_N_SHIFT));
4259 mdiv |= (1 << DPIO_POST_DIV_SHIFT);
4260 mdiv |= (1 << DPIO_K_SHIFT);
4261 mdiv |= DPIO_ENABLE_CALIBRATION;
4262 intel_dpio_write(dev_priv, DPIO_DIV(pipe), mdiv);
4263
4264 intel_dpio_write(dev_priv, DPIO_CORE_CLK(pipe), 0x01000000);
4265
2a8f64ca 4266 pdiv = (1 << DPIO_REFSEL_OVERRIDE) | (5 << DPIO_PLL_MODESEL_SHIFT) |
a0c4da24 4267 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT) | (1<<20) |
2a8f64ca
VP		 4268 (7 << DPIO_PLL_REFCLK_SEL_SHIFT) | (8 << DPIO_DRIVER_CTL_SHIFT) |
4269 (5 << DPIO_CLK_BIAS_CTL_SHIFT);
a0c4da24
JB		 4270 intel_dpio_write(dev_priv, DPIO_REFSFR(pipe), pdiv);
4271
2a8f64ca 4272 intel_dpio_write(dev_priv, DPIO_LFP_COEFF(pipe), 0x005f003b);
a0c4da24
JB		 4273
4274 dpll |= DPLL_VCO_ENABLE;
4275 I915_WRITE(DPLL(pipe), dpll);
4276 POSTING_READ(DPLL(pipe));
4277 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
4278 DRM_ERROR("DPLL %d failed to lock\n", pipe);
4279
2a8f64ca
VP		 4280 intel_dpio_write(dev_priv, DPIO_FASTCLK_DISABLE, 0x620);
4281
4282 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4283 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4284
4285 I915_WRITE(DPLL(pipe), dpll);
4286
4287 /* Wait for the clocks to stabilize. */
4288 POSTING_READ(DPLL(pipe));
4289 udelay(150);
a0c4da24 4290
2a8f64ca
VP		 4291 temp = 0;
4292 if (is_sdvo) {
4293 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
a0c4da24
JB		 4294 if (temp > 1)
4295 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4296 else
4297 temp = 0;
a0c4da24 4298 }
2a8f64ca
VP		 4299 I915_WRITE(DPLL_MD(pipe), temp);
4300 POSTING_READ(DPLL_MD(pipe));
a0c4da24 4301
2a8f64ca
VP		 4302 /* Now program lane control registers */
4303 if(intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)
4304 || intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
4305 {
4306 temp = 0x1000C4;
4307 if(pipe == 1)
4308 temp |= (1 << 21);
4309 intel_dpio_write(dev_priv, DPIO_DATA_CHANNEL1, temp);
4310 }
4311 if(intel_pipe_has_type(crtc,INTEL_OUTPUT_EDP))
4312 {
4313 temp = 0x1000C4;
4314 if(pipe == 1)
4315 temp |= (1 << 21);
4316 intel_dpio_write(dev_priv, DPIO_DATA_CHANNEL2, temp);
4317 }
a0c4da24
JB		 4318}
4319
eb1cbe48
DV		 4320static void i9xx_update_pll(struct drm_crtc *crtc,
4321 struct drm_display_mode *mode,
4322 struct drm_display_mode *adjusted_mode,
4323 intel_clock_t *clock, intel_clock_t *reduced_clock,
4324 int num_connectors)
4325{
4326 struct drm_device *dev = crtc->dev;
4327 struct drm_i915_private *dev_priv = dev->dev_private;
4328 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
dafd226c 4329 struct intel_encoder *encoder;
eb1cbe48
DV		 4330 int pipe = intel_crtc->pipe;
4331 u32 dpll;
4332 bool is_sdvo;
4333
2a8f64ca
VP		 4334 i9xx_update_pll_dividers(crtc, clock, reduced_clock);
4335
eb1cbe48
DV		 4336 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4337 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4338
4339 dpll = DPLL_VGA_MODE_DIS;
4340
4341 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4342 dpll |= DPLLB_MODE_LVDS;
4343 else
4344 dpll |= DPLLB_MODE_DAC_SERIAL;
4345 if (is_sdvo) {
4346 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4347 if (pixel_multiplier > 1) {
4348 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4349 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4350 }
4351 dpll |= DPLL_DVO_HIGH_SPEED;
4352 }
4353 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4354 dpll |= DPLL_DVO_HIGH_SPEED;
4355
4356 /* compute bitmask from p1 value */
4357 if (IS_PINEVIEW(dev))
4358 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4359 else {
4360 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4361 if (IS_G4X(dev) && reduced_clock)
4362 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4363 }
4364 switch (clock->p2) {
4365 case 5:
4366 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4367 break;
4368 case 7:
4369 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4370 break;
4371 case 10:
4372 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4373 break;
4374 case 14:
4375 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4376 break;
4377 }
4378 if (INTEL_INFO(dev)->gen >= 4)
4379 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4380
4381 if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4382 dpll |= PLL_REF_INPUT_TVCLKINBC;
4383 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4384 /* XXX: just matching BIOS for now */
4385 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4386 dpll |= 3;
4387 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4388 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4389 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4390 else
4391 dpll |= PLL_REF_INPUT_DREFCLK;
4392
4393 dpll |= DPLL_VCO_ENABLE;
4394 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4395 POSTING_READ(DPLL(pipe));
4396 udelay(150);
4397
dafd226c
DV		 4398 for_each_encoder_on_crtc(dev, crtc, encoder)
4399 if (encoder->pre_pll_enable)
4400 encoder->pre_pll_enable(encoder);
4401
eb1cbe48
DV		 4402 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4403 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4404
4405 I915_WRITE(DPLL(pipe), dpll);
4406
4407 /* Wait for the clocks to stabilize. */
4408 POSTING_READ(DPLL(pipe));
4409 udelay(150);
4410
4411 if (INTEL_INFO(dev)->gen >= 4) {
4412 u32 temp = 0;
4413 if (is_sdvo) {
4414 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4415 if (temp > 1)
4416 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4417 else
4418 temp = 0;
4419 }
4420 I915_WRITE(DPLL_MD(pipe), temp);
4421 } else {
4422 /* The pixel multiplier can only be updated once the
4423 * DPLL is enabled and the clocks are stable.
4424 *
4425 * So write it again.
4426 */
4427 I915_WRITE(DPLL(pipe), dpll);
4428 }
4429}
4430
4431static void i8xx_update_pll(struct drm_crtc *crtc,
4432 struct drm_display_mode *adjusted_mode,
2a8f64ca 4433 intel_clock_t *clock, intel_clock_t *reduced_clock,
eb1cbe48
DV		 4434 int num_connectors)
4435{
4436 struct drm_device *dev = crtc->dev;
4437 struct drm_i915_private *dev_priv = dev->dev_private;
4438 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
dafd226c 4439 struct intel_encoder *encoder;
eb1cbe48
DV		 4440 int pipe = intel_crtc->pipe;
4441 u32 dpll;
4442
2a8f64ca
VP		 4443 i9xx_update_pll_dividers(crtc, clock, reduced_clock);
4444
eb1cbe48
DV		 4445 dpll = DPLL_VGA_MODE_DIS;
4446
4447 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4448 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4449 } else {
4450 if (clock->p1 == 2)
4451 dpll |= PLL_P1_DIVIDE_BY_TWO;
4452 else
4453 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4454 if (clock->p2 == 4)
4455 dpll |= PLL_P2_DIVIDE_BY_4;
4456 }
4457
4458 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4459 /* XXX: just matching BIOS for now */
4460 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4461 dpll |= 3;
4462 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4463 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4464 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4465 else
4466 dpll |= PLL_REF_INPUT_DREFCLK;
4467
4468 dpll |= DPLL_VCO_ENABLE;
4469 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4470 POSTING_READ(DPLL(pipe));
4471 udelay(150);
4472
dafd226c
DV		 4473 for_each_encoder_on_crtc(dev, crtc, encoder)
4474 if (encoder->pre_pll_enable)
4475 encoder->pre_pll_enable(encoder);
4476
5b5896e4
DV		 4477 I915_WRITE(DPLL(pipe), dpll);
4478
4479 /* Wait for the clocks to stabilize. */
4480 POSTING_READ(DPLL(pipe));
4481 udelay(150);
4482
eb1cbe48
DV		 4483 /* The pixel multiplier can only be updated once the
4484 * DPLL is enabled and the clocks are stable.
4485 *
4486 * So write it again.
4487 */
4488 I915_WRITE(DPLL(pipe), dpll);
4489}
4490
b0e77b9c
PZ		 4491static void intel_set_pipe_timings(struct intel_crtc *intel_crtc,
4492 struct drm_display_mode *mode,
4493 struct drm_display_mode *adjusted_mode)
4494{
4495 struct drm_device *dev = intel_crtc->base.dev;
4496 struct drm_i915_private *dev_priv = dev->dev_private;
4497 enum pipe pipe = intel_crtc->pipe;
fe2b8f9d 4498 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
b0e77b9c
PZ		 4499 uint32_t vsyncshift;
4500
4501 if (!IS_GEN2(dev) && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
4502 /* the chip adds 2 halflines automatically */
4503 adjusted_mode->crtc_vtotal -= 1;
4504 adjusted_mode->crtc_vblank_end -= 1;
4505 vsyncshift = adjusted_mode->crtc_hsync_start
4506 - adjusted_mode->crtc_htotal / 2;
4507 } else {
4508 vsyncshift = 0;
4509 }
4510
4511 if (INTEL_INFO(dev)->gen > 3)
fe2b8f9d 4512 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
b0e77b9c 4513
fe2b8f9d 4514 I915_WRITE(HTOTAL(cpu_transcoder),
b0e77b9c
PZ		 4515 (adjusted_mode->crtc_hdisplay - 1) |
4516 ((adjusted_mode->crtc_htotal - 1) << 16));
fe2b8f9d 4517 I915_WRITE(HBLANK(cpu_transcoder),
b0e77b9c
PZ		 4518 (adjusted_mode->crtc_hblank_start - 1) |
4519 ((adjusted_mode->crtc_hblank_end - 1) << 16));
fe2b8f9d 4520 I915_WRITE(HSYNC(cpu_transcoder),
b0e77b9c
PZ		 4521 (adjusted_mode->crtc_hsync_start - 1) |
4522 ((adjusted_mode->crtc_hsync_end - 1) << 16));
4523
fe2b8f9d 4524 I915_WRITE(VTOTAL(cpu_transcoder),
b0e77b9c
PZ		 4525 (adjusted_mode->crtc_vdisplay - 1) |
4526 ((adjusted_mode->crtc_vtotal - 1) << 16));
fe2b8f9d 4527 I915_WRITE(VBLANK(cpu_transcoder),
b0e77b9c
PZ		 4528 (adjusted_mode->crtc_vblank_start - 1) |
4529 ((adjusted_mode->crtc_vblank_end - 1) << 16));
fe2b8f9d 4530 I915_WRITE(VSYNC(cpu_transcoder),
b0e77b9c
PZ		 4531 (adjusted_mode->crtc_vsync_start - 1) |
4532 ((adjusted_mode->crtc_vsync_end - 1) << 16));
4533
b5e508d4
PZ		 4534 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
4535 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
4536 * documented on the DDI_FUNC_CTL register description, EDP Input Select
4537 * bits. */
4538 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
4539 (pipe == PIPE_B || pipe == PIPE_C))
4540 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
4541
b0e77b9c
PZ		 4542 /* pipesrc controls the size that is scaled from, which should
4543 * always be the user's requested size.
4544 */
4545 I915_WRITE(PIPESRC(pipe),
4546 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
4547}
4548
f564048e
EA		 4549static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4550 struct drm_display_mode *mode,
4551 struct drm_display_mode *adjusted_mode,
4552 int x, int y,
94352cf9 4553 struct drm_framebuffer *fb)
79e53945
JB		 4554{
4555 struct drm_device *dev = crtc->dev;
4556 struct drm_i915_private *dev_priv = dev->dev_private;
4557 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4558 int pipe = intel_crtc->pipe;
80824003 4559 int plane = intel_crtc->plane;
c751ce4f 4560 int refclk, num_connectors = 0;
652c393a 4561 intel_clock_t clock, reduced_clock;
b0e77b9c 4562 u32 dspcntr, pipeconf;
eb1cbe48
DV		 4563 bool ok, has_reduced_clock = false, is_sdvo = false;
4564 bool is_lvds = false, is_tv = false, is_dp = false;
5eddb70b 4565 struct intel_encoder *encoder;
d4906093 4566 const intel_limit_t *limit;
5c3b82e2 4567 int ret;
79e53945 4568
6c2b7c12 4569 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4570 switch (encoder->type) {
79e53945
JB		 4571 case INTEL_OUTPUT_LVDS:
4572 is_lvds = true;
4573 break;
4574 case INTEL_OUTPUT_SDVO:
7d57382e 4575 case INTEL_OUTPUT_HDMI:
79e53945 4576 is_sdvo = true;
5eddb70b 4577 if (encoder->needs_tv_clock)
e2f0ba97 4578 is_tv = true;
79e53945 4579 break;
79e53945
JB		 4580 case INTEL_OUTPUT_TVOUT:
4581 is_tv = true;
4582 break;
a4fc5ed6
KP		 4583 case INTEL_OUTPUT_DISPLAYPORT:
4584 is_dp = true;
4585 break;
79e53945 4586 }
43565a06 4587
c751ce4f 4588 num_connectors++;
79e53945
JB		 4589 }
4590
c65d77d8 4591 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4592
d4906093
ML		 4593 /*
4594 * Returns a set of divisors for the desired target clock with the given
4595 * refclk, or FALSE. The returned values represent the clock equation:
4596 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4597 */
1b894b59 4598 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4599 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4600 &clock);
79e53945
JB		 4601 if (!ok) {
4602 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4603 return -EINVAL;
79e53945
JB		 4604 }
4605
cda4b7d3 4606 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4607 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4608
ddc9003c 4609 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4610 /*
4611 * Ensure we match the reduced clock's P to the target clock.
4612 * If the clocks don't match, we can't switch the display clock
4613 * by using the FP0/FP1. In such case we will disable the LVDS
4614 * downclock feature.
4615 */
ddc9003c 4616 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4617 dev_priv->lvds_downclock,
4618 refclk,
cec2f356 4619 &clock,
5eddb70b 4620 &reduced_clock);
7026d4ac
ZW		 4621 }
4622
c65d77d8
JB		 4623 if (is_sdvo && is_tv)
4624 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
7026d4ac 4625
eb1cbe48 4626 if (IS_GEN2(dev))
2a8f64ca
VP		 4627 i8xx_update_pll(crtc, adjusted_mode, &clock,
4628 has_reduced_clock ? &reduced_clock : NULL,
4629 num_connectors);
a0c4da24 4630 else if (IS_VALLEYVIEW(dev))
2a8f64ca
VP		 4631 vlv_update_pll(crtc, mode, adjusted_mode, &clock,
4632 has_reduced_clock ? &reduced_clock : NULL,
4633 num_connectors);
79e53945 4634 else
eb1cbe48
DV		 4635 i9xx_update_pll(crtc, mode, adjusted_mode, &clock,
4636 has_reduced_clock ? &reduced_clock : NULL,
4637 num_connectors);
79e53945
JB		 4638
4639 /* setup pipeconf */
5eddb70b 4640 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4641
4642 /* Set up the display plane register */
4643 dspcntr = DISPPLANE_GAMMA_ENABLE;
4644
929c77fb
EA		 4645 if (pipe == 0)
4646 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4647 else
4648 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4649
a6c45cf0 4650 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4651 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4652 * core speed.
4653 *
4654 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4655 * pipe == 0 check?
4656 */
e70236a8
JB		 4657 if (mode->clock >
4658 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4659 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4660 else
5eddb70b 4661 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4662 }
4663
3b5c78a3
AJ		 4664 /* default to 8bpc */
4665 pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN);
4666 if (is_dp) {
0c96c65b 4667 if (adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
3b5c78a3
AJ		 4668 pipeconf |= PIPECONF_BPP_6 |
4669 PIPECONF_DITHER_EN |
4670 PIPECONF_DITHER_TYPE_SP;
4671 }
4672 }
4673
19c03924
GB		 4674 if (IS_VALLEYVIEW(dev) && intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4675 if (adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4676 pipeconf |= PIPECONF_BPP_6 |
4677 PIPECONF_ENABLE |
4678 I965_PIPECONF_ACTIVE;
4679 }
4680 }
4681
28c97730 4682 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4683 drm_mode_debug_printmodeline(mode);
4684
a7516a05
JB		 4685 if (HAS_PIPE_CXSR(dev)) {
4686 if (intel_crtc->lowfreq_avail) {
28c97730 4687 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a 4688 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
a7516a05 4689 } else {
28c97730 4690 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 4691 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
4692 }
4693 }
4694
617cf884 4695 pipeconf &= ~PIPECONF_INTERLACE_MASK;
dbb02575 4696 if (!IS_GEN2(dev) &&
b0e77b9c 4697 adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
734b4157 4698 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
b0e77b9c 4699 else
617cf884 4700 pipeconf |= PIPECONF_PROGRESSIVE;
734b4157 4701
b0e77b9c 4702 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5eddb70b
CW		 4703
4704 /* pipesrc and dspsize control the size that is scaled from,
4705 * which should always be the user's requested size.
79e53945 4706 */
929c77fb
EA		 4707 I915_WRITE(DSPSIZE(plane),
4708 ((mode->vdisplay - 1) << 16) |
4709 (mode->hdisplay - 1));
4710 I915_WRITE(DSPPOS(plane), 0);
2c07245f 4711
f564048e
EA		 4712 I915_WRITE(PIPECONF(pipe), pipeconf);
4713 POSTING_READ(PIPECONF(pipe));
929c77fb 4714 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 4715
4716 intel_wait_for_vblank(dev, pipe);
4717
f564048e
EA		 4718 I915_WRITE(DSPCNTR(plane), dspcntr);
4719 POSTING_READ(DSPCNTR(plane));
4720
94352cf9 4721 ret = intel_pipe_set_base(crtc, x, y, fb);
f564048e
EA		 4722
4723 intel_update_watermarks(dev);
4724
f564048e
EA		 4725 return ret;
4726}
4727
9fb526db
KP		 4728/*
4729 * Initialize reference clocks when the driver loads
4730 */
4731void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 4732{
4733 struct drm_i915_private *dev_priv = dev->dev_private;
4734 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 4735 struct intel_encoder *encoder;
13d83a67
JB		 4736 u32 temp;
4737 bool has_lvds = false;
199e5d79
KP		 4738 bool has_cpu_edp = false;
4739 bool has_pch_edp = false;
4740 bool has_panel = false;
99eb6a01
KP		 4741 bool has_ck505 = false;
4742 bool can_ssc = false;
13d83a67
JB		 4743
4744 /* We need to take the global config into account */
199e5d79
KP		 4745 list_for_each_entry(encoder, &mode_config->encoder_list,
4746 base.head) {
4747 switch (encoder->type) {
4748 case INTEL_OUTPUT_LVDS:
4749 has_panel = true;
4750 has_lvds = true;
4751 break;
4752 case INTEL_OUTPUT_EDP:
4753 has_panel = true;
4754 if (intel_encoder_is_pch_edp(&encoder->base))
4755 has_pch_edp = true;
4756 else
4757 has_cpu_edp = true;
4758 break;
13d83a67
JB		 4759 }
4760 }
4761
99eb6a01
KP		 4762 if (HAS_PCH_IBX(dev)) {
4763 has_ck505 = dev_priv->display_clock_mode;
4764 can_ssc = has_ck505;
4765 } else {
4766 has_ck505 = false;
4767 can_ssc = true;
4768 }
4769
4770 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4771 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
4772 has_ck505);
13d83a67
JB		 4773
4774 /* Ironlake: try to setup display ref clock before DPLL
4775 * enabling. This is only under driver's control after
4776 * PCH B stepping, previous chipset stepping should be
4777 * ignoring this setting.
4778 */
4779 temp = I915_READ(PCH_DREF_CONTROL);
4780 /* Always enable nonspread source */
4781 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 4782
99eb6a01
KP		 4783 if (has_ck505)
4784 temp |= DREF_NONSPREAD_CK505_ENABLE;
4785 else
4786 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 4787
199e5d79
KP		 4788 if (has_panel) {
4789 temp &= ~DREF_SSC_SOURCE_MASK;
4790 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 4791
199e5d79 4792 /* SSC must be turned on before enabling the CPU output */
99eb6a01 4793 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4794 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 4795 temp |= DREF_SSC1_ENABLE;
e77166b5
DV		 4796 } else
4797 temp &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 4798
4799 /* Get SSC going before enabling the outputs */
4800 I915_WRITE(PCH_DREF_CONTROL, temp);
4801 POSTING_READ(PCH_DREF_CONTROL);
4802 udelay(200);
4803
13d83a67
JB		 4804 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4805
4806 /* Enable CPU source on CPU attached eDP */
199e5d79 4807 if (has_cpu_edp) {
99eb6a01 4808 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4809 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 4810 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 4811 }
13d83a67
JB		 4812 else
4813 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 4814 } else
4815 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4816
4817 I915_WRITE(PCH_DREF_CONTROL, temp);
4818 POSTING_READ(PCH_DREF_CONTROL);
4819 udelay(200);
4820 } else {
4821 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4822
4823 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4824
4825 /* Turn off CPU output */
4826 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4827
4828 I915_WRITE(PCH_DREF_CONTROL, temp);
4829 POSTING_READ(PCH_DREF_CONTROL);
4830 udelay(200);
4831
4832 /* Turn off the SSC source */
4833 temp &= ~DREF_SSC_SOURCE_MASK;
4834 temp |= DREF_SSC_SOURCE_DISABLE;
4835
4836 /* Turn off SSC1 */
4837 temp &= ~ DREF_SSC1_ENABLE;
4838
13d83a67
JB		 4839 I915_WRITE(PCH_DREF_CONTROL, temp);
4840 POSTING_READ(PCH_DREF_CONTROL);
4841 udelay(200);
4842 }
4843}
4844
d9d444cb
JB		 4845static int ironlake_get_refclk(struct drm_crtc *crtc)
4846{
4847 struct drm_device *dev = crtc->dev;
4848 struct drm_i915_private *dev_priv = dev->dev_private;
4849 struct intel_encoder *encoder;
d9d444cb
JB		 4850 struct intel_encoder *edp_encoder = NULL;
4851 int num_connectors = 0;
4852 bool is_lvds = false;
4853
6c2b7c12 4854 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 4855 switch (encoder->type) {
4856 case INTEL_OUTPUT_LVDS:
4857 is_lvds = true;
4858 break;
4859 case INTEL_OUTPUT_EDP:
4860 edp_encoder = encoder;
4861 break;
4862 }
4863 num_connectors++;
4864 }
4865
4866 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4867 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4868 dev_priv->lvds_ssc_freq);
4869 return dev_priv->lvds_ssc_freq * 1000;
4870 }
4871
4872 return 120000;
4873}
4874
c8203565 4875static void ironlake_set_pipeconf(struct drm_crtc *crtc,
f564048e 4876 struct drm_display_mode *adjusted_mode,
c8203565 4877 bool dither)
79e53945 4878{
c8203565 4879 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
79e53945
JB		 4880 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4881 int pipe = intel_crtc->pipe;
c8203565
PZ		 4882 uint32_t val;
4883
4884 val = I915_READ(PIPECONF(pipe));
4885
4886 val &= ~PIPE_BPC_MASK;
4887 switch (intel_crtc->bpp) {
4888 case 18:
4889 val |= PIPE_6BPC;
4890 break;
4891 case 24:
4892 val |= PIPE_8BPC;
4893 break;
4894 case 30:
4895 val |= PIPE_10BPC;
4896 break;
4897 case 36:
4898 val |= PIPE_12BPC;
4899 break;
4900 default:
cc769b62
PZ		 4901 /* Case prevented by intel_choose_pipe_bpp_dither. */
4902 BUG();
c8203565
PZ		 4903 }
4904
4905 val &= ~(PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_MASK);
4906 if (dither)
4907 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
4908
4909 val &= ~PIPECONF_INTERLACE_MASK;
4910 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
4911 val |= PIPECONF_INTERLACED_ILK;
4912 else
4913 val |= PIPECONF_PROGRESSIVE;
4914
4915 I915_WRITE(PIPECONF(pipe), val);
4916 POSTING_READ(PIPECONF(pipe));
4917}
4918
ee2b0b38
PZ		 4919static void haswell_set_pipeconf(struct drm_crtc *crtc,
4920 struct drm_display_mode *adjusted_mode,
4921 bool dither)
4922{
4923 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
4924 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
702e7a56 4925 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
ee2b0b38
PZ		 4926 uint32_t val;
4927
702e7a56 4928 val = I915_READ(PIPECONF(cpu_transcoder));
ee2b0b38
PZ		 4929
4930 val &= ~(PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_MASK);
4931 if (dither)
4932 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
4933
4934 val &= ~PIPECONF_INTERLACE_MASK_HSW;
4935 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
4936 val |= PIPECONF_INTERLACED_ILK;
4937 else
4938 val |= PIPECONF_PROGRESSIVE;
4939
702e7a56
PZ		 4940 I915_WRITE(PIPECONF(cpu_transcoder), val);
4941 POSTING_READ(PIPECONF(cpu_transcoder));
ee2b0b38
PZ		 4942}
4943
6591c6e4
PZ		 4944static bool ironlake_compute_clocks(struct drm_crtc *crtc,
4945 struct drm_display_mode *adjusted_mode,
4946 intel_clock_t *clock,
4947 bool *has_reduced_clock,
4948 intel_clock_t *reduced_clock)
4949{
4950 struct drm_device *dev = crtc->dev;
4951 struct drm_i915_private *dev_priv = dev->dev_private;
4952 struct intel_encoder *intel_encoder;
4953 int refclk;
d4906093 4954 const intel_limit_t *limit;
6591c6e4 4955 bool ret, is_sdvo = false, is_tv = false, is_lvds = false;
79e53945 4956
6591c6e4
PZ		 4957 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
4958 switch (intel_encoder->type) {
79e53945
JB		 4959 case INTEL_OUTPUT_LVDS:
4960 is_lvds = true;
4961 break;
4962 case INTEL_OUTPUT_SDVO:
7d57382e 4963 case INTEL_OUTPUT_HDMI:
79e53945 4964 is_sdvo = true;
6591c6e4 4965 if (intel_encoder->needs_tv_clock)
e2f0ba97 4966 is_tv = true;
79e53945 4967 break;
79e53945
JB		 4968 case INTEL_OUTPUT_TVOUT:
4969 is_tv = true;
4970 break;
79e53945
JB		 4971 }
4972 }
4973
d9d444cb 4974 refclk = ironlake_get_refclk(crtc);
79e53945 4975
d4906093
ML		 4976 /*
4977 * Returns a set of divisors for the desired target clock with the given
4978 * refclk, or FALSE. The returned values represent the clock equation:
4979 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4980 */
1b894b59 4981 limit = intel_limit(crtc, refclk);
6591c6e4
PZ		 4982 ret = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4983 clock);
4984 if (!ret)
4985 return false;
cda4b7d3 4986
ddc9003c 4987 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4988 /*
4989 * Ensure we match the reduced clock's P to the target clock.
4990 * If the clocks don't match, we can't switch the display clock
4991 * by using the FP0/FP1. In such case we will disable the LVDS
4992 * downclock feature.
4993 */
6591c6e4
PZ		 4994 *has_reduced_clock = limit->find_pll(limit, crtc,
4995 dev_priv->lvds_downclock,
4996 refclk,
4997 clock,
4998 reduced_clock);
652c393a 4999 }
61e9653f
DV		 5000
5001 if (is_sdvo && is_tv)
6591c6e4
PZ		 5002 i9xx_adjust_sdvo_tv_clock(adjusted_mode, clock);
5003
5004 return true;
5005}
5006
01a415fd
DV		 5007static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
5008{
5009 struct drm_i915_private *dev_priv = dev->dev_private;
5010 uint32_t temp;
5011
5012 temp = I915_READ(SOUTH_CHICKEN1);
5013 if (temp & FDI_BC_BIFURCATION_SELECT)
5014 return;
5015
5016 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
5017 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
5018
5019 temp |= FDI_BC_BIFURCATION_SELECT;
5020 DRM_DEBUG_KMS("enabling fdi C rx\n");
5021 I915_WRITE(SOUTH_CHICKEN1, temp);
5022 POSTING_READ(SOUTH_CHICKEN1);
5023}
5024
5025static bool ironlake_check_fdi_lanes(struct intel_crtc *intel_crtc)
5026{
5027 struct drm_device *dev = intel_crtc->base.dev;
5028 struct drm_i915_private *dev_priv = dev->dev_private;
5029 struct intel_crtc *pipe_B_crtc =
5030 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
5031
5032 DRM_DEBUG_KMS("checking fdi config on pipe %i, lanes %i\n",
5033 intel_crtc->pipe, intel_crtc->fdi_lanes);
5034 if (intel_crtc->fdi_lanes > 4) {
5035 DRM_DEBUG_KMS("invalid fdi lane config on pipe %i: %i lanes\n",
5036 intel_crtc->pipe, intel_crtc->fdi_lanes);
5037 /* Clamp lanes to avoid programming the hw with bogus values. */
5038 intel_crtc->fdi_lanes = 4;
5039
5040 return false;
5041 }
5042
5043 if (dev_priv->num_pipe == 2)
5044 return true;
5045
5046 switch (intel_crtc->pipe) {
5047 case PIPE_A:
5048 return true;
5049 case PIPE_B:
5050 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
5051 intel_crtc->fdi_lanes > 2) {
5052 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %i: %i lanes\n",
5053 intel_crtc->pipe, intel_crtc->fdi_lanes);
5054 /* Clamp lanes to avoid programming the hw with bogus values. */
5055 intel_crtc->fdi_lanes = 2;
5056
5057 return false;
5058 }
5059
5060 if (intel_crtc->fdi_lanes > 2)
5061 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
5062 else
5063 cpt_enable_fdi_bc_bifurcation(dev);
5064
5065 return true;
5066 case PIPE_C:
5067 if (!pipe_B_crtc->base.enabled || pipe_B_crtc->fdi_lanes <= 2) {
5068 if (intel_crtc->fdi_lanes > 2) {
5069 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %i: %i lanes\n",
5070 intel_crtc->pipe, intel_crtc->fdi_lanes);
5071 /* Clamp lanes to avoid programming the hw with bogus values. */
5072 intel_crtc->fdi_lanes = 2;
5073
5074 return false;
5075 }
5076 } else {
5077 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
5078 return false;
5079 }
5080
5081 cpt_enable_fdi_bc_bifurcation(dev);
5082
5083 return true;
5084 default:
5085 BUG();
5086 }
5087}
5088
f48d8f23
PZ		 5089static void ironlake_set_m_n(struct drm_crtc *crtc,
5090 struct drm_display_mode *mode,
5091 struct drm_display_mode *adjusted_mode)
79e53945
JB		 5092{
5093 struct drm_device *dev = crtc->dev;
5094 struct drm_i915_private *dev_priv = dev->dev_private;
5095 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
afe2fcf5 5096 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
f48d8f23 5097 struct intel_encoder *intel_encoder, *edp_encoder = NULL;
2c07245f 5098 struct fdi_m_n m_n = {0};
f48d8f23
PZ		 5099 int target_clock, pixel_multiplier, lane, link_bw;
5100 bool is_dp = false, is_cpu_edp = false;
79e53945 5101
f48d8f23
PZ		 5102 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5103 switch (intel_encoder->type) {
a4fc5ed6
KP		 5104 case INTEL_OUTPUT_DISPLAYPORT:
5105 is_dp = true;
5106 break;
32f9d658 5107 case INTEL_OUTPUT_EDP:
e3aef172 5108 is_dp = true;
f48d8f23 5109 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
e3aef172 5110 is_cpu_edp = true;
f48d8f23 5111 edp_encoder = intel_encoder;
32f9d658 5112 break;
79e53945 5113 }
79e53945 5114 }
61e9653f 5115
2c07245f 5116 /* FDI link */
8febb297
EA		 5117 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5118 lane = 0;
5119 /* CPU eDP doesn't require FDI link, so just set DP M/N
5120 according to current link config */
e3aef172 5121 if (is_cpu_edp) {
e3aef172 5122 intel_edp_link_config(edp_encoder, &lane, &link_bw);
8febb297 5123 } else {
8febb297
EA		 5124 /* FDI is a binary signal running at ~2.7GHz, encoding
5125 * each output octet as 10 bits. The actual frequency
5126 * is stored as a divider into a 100MHz clock, and the
5127 * mode pixel clock is stored in units of 1KHz.
5128 * Hence the bw of each lane in terms of the mode signal
5129 * is:
5130 */
5131 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5132 }
58a27471 5133
94bf2ced
DV		 5134 /* [e]DP over FDI requires target mode clock instead of link clock. */
5135 if (edp_encoder)
5136 target_clock = intel_edp_target_clock(edp_encoder, mode);
5137 else if (is_dp)
5138 target_clock = mode->clock;
5139 else
5140 target_clock = adjusted_mode->clock;
5141
8febb297
EA		 5142 if (!lane) {
5143 /*
5144 * Account for spread spectrum to avoid
5145 * oversubscribing the link. Max center spread
5146 * is 2.5%; use 5% for safety's sake.
5147 */
5a354204 5148 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
8febb297 5149 lane = bps / (link_bw * 8) + 1;
5eb08b69 5150 }
2c07245f 5151
8febb297
EA		 5152 intel_crtc->fdi_lanes = lane;
5153
5154 if (pixel_multiplier > 1)
5155 link_bw *= pixel_multiplier;
5a354204
JB		 5156 ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
5157 &m_n);
8febb297 5158
afe2fcf5
PZ		 5159 I915_WRITE(PIPE_DATA_M1(cpu_transcoder), TU_SIZE(m_n.tu) | m_n.gmch_m);
5160 I915_WRITE(PIPE_DATA_N1(cpu_transcoder), m_n.gmch_n);
5161 I915_WRITE(PIPE_LINK_M1(cpu_transcoder), m_n.link_m);
5162 I915_WRITE(PIPE_LINK_N1(cpu_transcoder), m_n.link_n);
f48d8f23
PZ		 5163}
5164
de13a2e3
PZ		 5165static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
5166 struct drm_display_mode *adjusted_mode,
5167 intel_clock_t *clock, u32 fp)
79e53945 5168{
de13a2e3 5169 struct drm_crtc *crtc = &intel_crtc->base;
79e53945
JB		 5170 struct drm_device *dev = crtc->dev;
5171 struct drm_i915_private *dev_priv = dev->dev_private;
de13a2e3
PZ		 5172 struct intel_encoder *intel_encoder;
5173 uint32_t dpll;
5174 int factor, pixel_multiplier, num_connectors = 0;
5175 bool is_lvds = false, is_sdvo = false, is_tv = false;
5176 bool is_dp = false, is_cpu_edp = false;
79e53945 5177
de13a2e3
PZ		 5178 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5179 switch (intel_encoder->type) {
79e53945
JB		 5180 case INTEL_OUTPUT_LVDS:
5181 is_lvds = true;
5182 break;
5183 case INTEL_OUTPUT_SDVO:
7d57382e 5184 case INTEL_OUTPUT_HDMI:
79e53945 5185 is_sdvo = true;
de13a2e3 5186 if (intel_encoder->needs_tv_clock)
e2f0ba97 5187 is_tv = true;
79e53945 5188 break;
79e53945
JB		 5189 case INTEL_OUTPUT_TVOUT:
5190 is_tv = true;
5191 break;
a4fc5ed6
KP		 5192 case INTEL_OUTPUT_DISPLAYPORT:
5193 is_dp = true;
5194 break;
32f9d658 5195 case INTEL_OUTPUT_EDP:
e3aef172 5196 is_dp = true;
de13a2e3 5197 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
e3aef172 5198 is_cpu_edp = true;
32f9d658 5199 break;
79e53945 5200 }
43565a06 5201
c751ce4f 5202 num_connectors++;
79e53945 5203 }
79e53945 5204
c1858123 5205 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 5206 factor = 21;
5207 if (is_lvds) {
5208 if ((intel_panel_use_ssc(dev_priv) &&
5209 dev_priv->lvds_ssc_freq == 100) ||
1974cad0 5210 intel_is_dual_link_lvds(dev))
8febb297
EA		 5211 factor = 25;
5212 } else if (is_sdvo && is_tv)
5213 factor = 20;
c1858123 5214
de13a2e3 5215 if (clock->m < factor * clock->n)
8febb297 5216 fp |= FP_CB_TUNE;
2c07245f 5217
5eddb70b 5218 dpll = 0;
2c07245f 5219
a07d6787
EA		 5220 if (is_lvds)
5221 dpll |= DPLLB_MODE_LVDS;
5222 else
5223 dpll |= DPLLB_MODE_DAC_SERIAL;
5224 if (is_sdvo) {
de13a2e3 5225 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
a07d6787
EA		 5226 if (pixel_multiplier > 1) {
5227 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 5228 }
a07d6787
EA		 5229 dpll |= DPLL_DVO_HIGH_SPEED;
5230 }
e3aef172 5231 if (is_dp && !is_cpu_edp)
a07d6787 5232 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 5233
a07d6787 5234 /* compute bitmask from p1 value */
de13a2e3 5235 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
a07d6787 5236 /* also FPA1 */
de13a2e3 5237 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
a07d6787 5238
de13a2e3 5239 switch (clock->p2) {
a07d6787
EA		 5240 case 5:
5241 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5242 break;
5243 case 7:
5244 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5245 break;
5246 case 10:
5247 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5248 break;
5249 case 14:
5250 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5251 break;
79e53945
JB		 5252 }
5253
43565a06
KH		 5254 if (is_sdvo && is_tv)
5255 dpll |= PLL_REF_INPUT_TVCLKINBC;
5256 else if (is_tv)
79e53945 5257 /* XXX: just matching BIOS for now */
43565a06 5258 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 5259 dpll |= 3;
a7615030 5260 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 5261 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 5262 else
5263 dpll |= PLL_REF_INPUT_DREFCLK;
5264
de13a2e3
PZ		 5265 return dpll;
5266}
5267
5268static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
5269 struct drm_display_mode *mode,
5270 struct drm_display_mode *adjusted_mode,
5271 int x, int y,
5272 struct drm_framebuffer *fb)
5273{
5274 struct drm_device *dev = crtc->dev;
5275 struct drm_i915_private *dev_priv = dev->dev_private;
5276 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5277 int pipe = intel_crtc->pipe;
5278 int plane = intel_crtc->plane;
5279 int num_connectors = 0;
5280 intel_clock_t clock, reduced_clock;
5281 u32 dpll, fp = 0, fp2 = 0;
e2f12b07
PZ		 5282 bool ok, has_reduced_clock = false;
5283 bool is_lvds = false, is_dp = false, is_cpu_edp = false;
de13a2e3 5284 struct intel_encoder *encoder;
de13a2e3 5285 int ret;
01a415fd 5286 bool dither, fdi_config_ok;
de13a2e3
PZ		 5287
5288 for_each_encoder_on_crtc(dev, crtc, encoder) {
5289 switch (encoder->type) {
5290 case INTEL_OUTPUT_LVDS:
5291 is_lvds = true;
5292 break;
de13a2e3
PZ		 5293 case INTEL_OUTPUT_DISPLAYPORT:
5294 is_dp = true;
5295 break;
5296 case INTEL_OUTPUT_EDP:
5297 is_dp = true;
e2f12b07 5298 if (!intel_encoder_is_pch_edp(&encoder->base))
de13a2e3
PZ		 5299 is_cpu_edp = true;
5300 break;
5301 }
5302
5303 num_connectors++;
a07d6787 5304 }
79e53945 5305
5dc5298b
PZ		 5306 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
5307 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
a07d6787 5308
de13a2e3
PZ		 5309 ok = ironlake_compute_clocks(crtc, adjusted_mode, &clock,
5310 &has_reduced_clock, &reduced_clock);
5311 if (!ok) {
5312 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5313 return -EINVAL;
79e53945
JB		 5314 }
5315
de13a2e3
PZ		 5316 /* Ensure that the cursor is valid for the new mode before changing... */
5317 intel_crtc_update_cursor(crtc, true);
5318
5319 /* determine panel color depth */
c8241969
JN		 5320 dither = intel_choose_pipe_bpp_dither(crtc, fb, &intel_crtc->bpp,
5321 adjusted_mode);
de13a2e3
PZ		 5322 if (is_lvds && dev_priv->lvds_dither)
5323 dither = true;
5324
5325 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
5326 if (has_reduced_clock)
5327 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
5328 reduced_clock.m2;
5329
5330 dpll = ironlake_compute_dpll(intel_crtc, adjusted_mode, &clock, fp);
79e53945 5331
f7cb34d4 5332 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
79e53945
JB		 5333 drm_mode_debug_printmodeline(mode);
5334
5dc5298b
PZ		 5335 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
5336 if (!is_cpu_edp) {
ee7b9f93 5337 struct intel_pch_pll *pll;
4b645f14 5338
ee7b9f93
JB		 5339 pll = intel_get_pch_pll(intel_crtc, dpll, fp);
5340 if (pll == NULL) {
5341 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
5342 pipe);
4b645f14
JB		 5343 return -EINVAL;
5344 }
ee7b9f93
JB		 5345 } else
5346 intel_put_pch_pll(intel_crtc);
79e53945 5347
e3aef172 5348 if (is_dp && !is_cpu_edp) {
a4fc5ed6 5349 intel_dp_set_m_n(crtc, mode, adjusted_mode);
8febb297 5350 } else {
8db9d77b 5351 /* For non-DP output, clear any trans DP clock recovery setting.*/
9db4a9c7
JB		 5352 I915_WRITE(TRANSDATA_M1(pipe), 0);
5353 I915_WRITE(TRANSDATA_N1(pipe), 0);
5354 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
5355 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
8db9d77b 5356 }
79e53945 5357
dafd226c
DV		 5358 for_each_encoder_on_crtc(dev, crtc, encoder)
5359 if (encoder->pre_pll_enable)
5360 encoder->pre_pll_enable(encoder);
5361
ee7b9f93
JB		 5362 if (intel_crtc->pch_pll) {
5363 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
5eddb70b 5364
32f9d658 5365 /* Wait for the clocks to stabilize. */
ee7b9f93 5366 POSTING_READ(intel_crtc->pch_pll->pll_reg);
32f9d658
ZW		 5367 udelay(150);
5368
8febb297
EA		 5369 /* The pixel multiplier can only be updated once the
5370 * DPLL is enabled and the clocks are stable.
5371 *
5372 * So write it again.
5373 */
ee7b9f93 5374 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
79e53945 5375 }
79e53945 5376
5eddb70b 5377 intel_crtc->lowfreq_avail = false;
ee7b9f93 5378 if (intel_crtc->pch_pll) {
4b645f14 5379 if (is_lvds && has_reduced_clock && i915_powersave) {
ee7b9f93 5380 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
4b645f14 5381 intel_crtc->lowfreq_avail = true;
4b645f14 5382 } else {
ee7b9f93 5383 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
652c393a
JB		 5384 }
5385 }
5386
b0e77b9c 5387 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5eddb70b 5388
01a415fd
DV		 5389 /* Note, this also computes intel_crtc->fdi_lanes which is used below in
5390 * ironlake_check_fdi_lanes. */
f48d8f23 5391 ironlake_set_m_n(crtc, mode, adjusted_mode);
2c07245f 5392
01a415fd 5393 fdi_config_ok = ironlake_check_fdi_lanes(intel_crtc);
2c07245f 5394
c8203565 5395 ironlake_set_pipeconf(crtc, adjusted_mode, dither);
79e53945 5396
9d0498a2 5397 intel_wait_for_vblank(dev, pipe);
79e53945 5398
a1f9e77e
PZ		 5399 /* Set up the display plane register */
5400 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
b24e7179 5401 POSTING_READ(DSPCNTR(plane));
79e53945 5402
94352cf9 5403 ret = intel_pipe_set_base(crtc, x, y, fb);
7662c8bd
SL		 5404
5405 intel_update_watermarks(dev);
5406
1f8eeabf
ED		 5407 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5408
01a415fd 5409 return fdi_config_ok ? ret : -EINVAL;
79e53945
JB		 5410}
5411
09b4ddf9
PZ		 5412static int haswell_crtc_mode_set(struct drm_crtc *crtc,
5413 struct drm_display_mode *mode,
5414 struct drm_display_mode *adjusted_mode,
5415 int x, int y,
5416 struct drm_framebuffer *fb)
5417{
5418 struct drm_device *dev = crtc->dev;
5419 struct drm_i915_private *dev_priv = dev->dev_private;
5420 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5421 int pipe = intel_crtc->pipe;
5422 int plane = intel_crtc->plane;
5423 int num_connectors = 0;
ed7ef439 5424 bool is_dp = false, is_cpu_edp = false;
09b4ddf9 5425 struct intel_encoder *encoder;
09b4ddf9
PZ		 5426 int ret;
5427 bool dither;
5428
5429 for_each_encoder_on_crtc(dev, crtc, encoder) {
5430 switch (encoder->type) {
09b4ddf9
PZ		 5431 case INTEL_OUTPUT_DISPLAYPORT:
5432 is_dp = true;
5433 break;
5434 case INTEL_OUTPUT_EDP:
5435 is_dp = true;
5436 if (!intel_encoder_is_pch_edp(&encoder->base))
5437 is_cpu_edp = true;
5438 break;
5439 }
5440
5441 num_connectors++;
5442 }
5443
a5c961d1
PZ		 5444 if (is_cpu_edp)
5445 intel_crtc->cpu_transcoder = TRANSCODER_EDP;
5446 else
5447 intel_crtc->cpu_transcoder = pipe;
5448
5dc5298b
PZ		 5449 /* We are not sure yet this won't happen. */
5450 WARN(!HAS_PCH_LPT(dev), "Unexpected PCH type %d\n",
5451 INTEL_PCH_TYPE(dev));
5452
5453 WARN(num_connectors != 1, "%d connectors attached to pipe %c\n",
5454 num_connectors, pipe_name(pipe));
5455
702e7a56 5456 WARN_ON(I915_READ(PIPECONF(intel_crtc->cpu_transcoder)) &
1ce42920
PZ		 5457 (PIPECONF_ENABLE | I965_PIPECONF_ACTIVE));
5458
5459 WARN_ON(I915_READ(DSPCNTR(plane)) & DISPLAY_PLANE_ENABLE);
5460
6441ab5f
PZ		 5461 if (!intel_ddi_pll_mode_set(crtc, adjusted_mode->clock))
5462 return -EINVAL;
5463
09b4ddf9
PZ		 5464 /* Ensure that the cursor is valid for the new mode before changing... */
5465 intel_crtc_update_cursor(crtc, true);
5466
5467 /* determine panel color depth */
c8241969
JN		 5468 dither = intel_choose_pipe_bpp_dither(crtc, fb, &intel_crtc->bpp,
5469 adjusted_mode);
09b4ddf9 5470
09b4ddf9
PZ		 5471 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
5472 drm_mode_debug_printmodeline(mode);
5473
ed7ef439 5474 if (is_dp && !is_cpu_edp)
09b4ddf9 5475 intel_dp_set_m_n(crtc, mode, adjusted_mode);
09b4ddf9
PZ		 5476
5477 intel_crtc->lowfreq_avail = false;
09b4ddf9
PZ		 5478
5479 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5480
1eb8dfec
PZ		 5481 if (!is_dp || is_cpu_edp)
5482 ironlake_set_m_n(crtc, mode, adjusted_mode);
09b4ddf9 5483
ee2b0b38 5484 haswell_set_pipeconf(crtc, adjusted_mode, dither);
09b4ddf9 5485
09b4ddf9
PZ		 5486 /* Set up the display plane register */
5487 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
5488 POSTING_READ(DSPCNTR(plane));
5489
5490 ret = intel_pipe_set_base(crtc, x, y, fb);
5491
5492 intel_update_watermarks(dev);
5493
5494 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5495
1f803ee5 5496 return ret;
79e53945
JB		 5497}
5498
f564048e
EA		 5499static int intel_crtc_mode_set(struct drm_crtc *crtc,
5500 struct drm_display_mode *mode,
5501 struct drm_display_mode *adjusted_mode,
5502 int x, int y,
94352cf9 5503 struct drm_framebuffer *fb)
f564048e
EA		 5504{
5505 struct drm_device *dev = crtc->dev;
5506 struct drm_i915_private *dev_priv = dev->dev_private;
9256aa19
DV		 5507 struct drm_encoder_helper_funcs *encoder_funcs;
5508 struct intel_encoder *encoder;
0b701d27
EA		 5509 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5510 int pipe = intel_crtc->pipe;
f564048e
EA		 5511 int ret;
5512
0b701d27 5513 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 5514
f564048e 5515 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
94352cf9 5516 x, y, fb);
79e53945 5517 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 5518
9256aa19
DV		 5519 if (ret != 0)
5520 return ret;
5521
5522 for_each_encoder_on_crtc(dev, crtc, encoder) {
5523 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
5524 encoder->base.base.id,
5525 drm_get_encoder_name(&encoder->base),
5526 mode->base.id, mode->name);
5527 encoder_funcs = encoder->base.helper_private;
5528 encoder_funcs->mode_set(&encoder->base, mode, adjusted_mode);
5529 }
5530
5531 return 0;
79e53945
JB		 5532}
5533
3a9627f4
WF		 5534static bool intel_eld_uptodate(struct drm_connector *connector,
5535 int reg_eldv, uint32_t bits_eldv,
5536 int reg_elda, uint32_t bits_elda,
5537 int reg_edid)
5538{
5539 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5540 uint8_t *eld = connector->eld;
5541 uint32_t i;
5542
5543 i = I915_READ(reg_eldv);
5544 i &= bits_eldv;
5545
5546 if (!eld[0])
5547 return !i;
5548
5549 if (!i)
5550 return false;
5551
5552 i = I915_READ(reg_elda);
5553 i &= ~bits_elda;
5554 I915_WRITE(reg_elda, i);
5555
5556 for (i = 0; i < eld[2]; i++)
5557 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
5558 return false;
5559
5560 return true;
5561}
5562
e0dac65e
WF		 5563static void g4x_write_eld(struct drm_connector *connector,
5564 struct drm_crtc *crtc)
5565{
5566 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5567 uint8_t *eld = connector->eld;
5568 uint32_t eldv;
5569 uint32_t len;
5570 uint32_t i;
5571
5572 i = I915_READ(G4X_AUD_VID_DID);
5573
5574 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5575 eldv = G4X_ELDV_DEVCL_DEVBLC;
5576 else
5577 eldv = G4X_ELDV_DEVCTG;
5578
3a9627f4
WF		 5579 if (intel_eld_uptodate(connector,
5580 G4X_AUD_CNTL_ST, eldv,
5581 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
5582 G4X_HDMIW_HDMIEDID))
5583 return;
5584
e0dac65e
WF		 5585 i = I915_READ(G4X_AUD_CNTL_ST);
5586 i &= ~(eldv | G4X_ELD_ADDR);
5587 len = (i >> 9) & 0x1f; /* ELD buffer size */
5588 I915_WRITE(G4X_AUD_CNTL_ST, i);
5589
5590 if (!eld[0])
5591 return;
5592
5593 len = min_t(uint8_t, eld[2], len);
5594 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5595 for (i = 0; i < len; i++)
5596 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5597
5598 i = I915_READ(G4X_AUD_CNTL_ST);
5599 i |= eldv;
5600 I915_WRITE(G4X_AUD_CNTL_ST, i);
5601}
5602
83358c85
WX		 5603static void haswell_write_eld(struct drm_connector *connector,
5604 struct drm_crtc *crtc)
5605{
5606 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5607 uint8_t *eld = connector->eld;
5608 struct drm_device *dev = crtc->dev;
5609 uint32_t eldv;
5610 uint32_t i;
5611 int len;
5612 int pipe = to_intel_crtc(crtc)->pipe;
5613 int tmp;
5614
5615 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
5616 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
5617 int aud_config = HSW_AUD_CFG(pipe);
5618 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
5619
5620
5621 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5622
5623 /* Audio output enable */
5624 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5625 tmp = I915_READ(aud_cntrl_st2);
5626 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
5627 I915_WRITE(aud_cntrl_st2, tmp);
5628
5629 /* Wait for 1 vertical blank */
5630 intel_wait_for_vblank(dev, pipe);
5631
5632 /* Set ELD valid state */
5633 tmp = I915_READ(aud_cntrl_st2);
5634 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
5635 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
5636 I915_WRITE(aud_cntrl_st2, tmp);
5637 tmp = I915_READ(aud_cntrl_st2);
5638 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
5639
5640 /* Enable HDMI mode */
5641 tmp = I915_READ(aud_config);
5642 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
5643 /* clear N_programing_enable and N_value_index */
5644 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
5645 I915_WRITE(aud_config, tmp);
5646
5647 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
5648
5649 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
5650
5651 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5652 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5653 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5654 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5655 } else
5656 I915_WRITE(aud_config, 0);
5657
5658 if (intel_eld_uptodate(connector,
5659 aud_cntrl_st2, eldv,
5660 aud_cntl_st, IBX_ELD_ADDRESS,
5661 hdmiw_hdmiedid))
5662 return;
5663
5664 i = I915_READ(aud_cntrl_st2);
5665 i &= ~eldv;
5666 I915_WRITE(aud_cntrl_st2, i);
5667
5668 if (!eld[0])
5669 return;
5670
5671 i = I915_READ(aud_cntl_st);
5672 i &= ~IBX_ELD_ADDRESS;
5673 I915_WRITE(aud_cntl_st, i);
5674 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
5675 DRM_DEBUG_DRIVER("port num:%d\n", i);
5676
5677 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5678 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5679 for (i = 0; i < len; i++)
5680 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5681
5682 i = I915_READ(aud_cntrl_st2);
5683 i |= eldv;
5684 I915_WRITE(aud_cntrl_st2, i);
5685
5686}
5687
e0dac65e
WF		 5688static void ironlake_write_eld(struct drm_connector *connector,
5689 struct drm_crtc *crtc)
5690{
5691 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5692 uint8_t *eld = connector->eld;
5693 uint32_t eldv;
5694 uint32_t i;
5695 int len;
5696 int hdmiw_hdmiedid;
b6daa025 5697 int aud_config;
e0dac65e
WF		 5698 int aud_cntl_st;
5699 int aud_cntrl_st2;
9b138a83 5700 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 5701
b3f33cbf 5702 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 5703 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
5704 aud_config = IBX_AUD_CFG(pipe);
5705 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 5706 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 5707 } else {
9b138a83
WX		 5708 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
5709 aud_config = CPT_AUD_CFG(pipe);
5710 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 5711 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 5712 }
5713
9b138a83 5714 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 5715
5716 i = I915_READ(aud_cntl_st);
9b138a83 5717 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 5718 if (!i) {
5719 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5720 /* operate blindly on all ports */
1202b4c6
WF		 5721 eldv = IBX_ELD_VALIDB;
5722 eldv |= IBX_ELD_VALIDB << 4;
5723 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e
WF		 5724 } else {
5725 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
1202b4c6 5726 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 5727 }
5728
3a9627f4
WF		 5729 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5730 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5731 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 5732 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5733 } else
5734 I915_WRITE(aud_config, 0);
e0dac65e 5735
3a9627f4
WF		 5736 if (intel_eld_uptodate(connector,
5737 aud_cntrl_st2, eldv,
5738 aud_cntl_st, IBX_ELD_ADDRESS,
5739 hdmiw_hdmiedid))
5740 return;
5741
e0dac65e
WF		 5742 i = I915_READ(aud_cntrl_st2);
5743 i &= ~eldv;
5744 I915_WRITE(aud_cntrl_st2, i);
5745
5746 if (!eld[0])
5747 return;
5748
e0dac65e 5749 i = I915_READ(aud_cntl_st);
1202b4c6 5750 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 5751 I915_WRITE(aud_cntl_st, i);
5752
5753 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5754 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5755 for (i = 0; i < len; i++)
5756 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5757
5758 i = I915_READ(aud_cntrl_st2);
5759 i |= eldv;
5760 I915_WRITE(aud_cntrl_st2, i);
5761}
5762
5763void intel_write_eld(struct drm_encoder *encoder,
5764 struct drm_display_mode *mode)
5765{
5766 struct drm_crtc *crtc = encoder->crtc;
5767 struct drm_connector *connector;
5768 struct drm_device *dev = encoder->dev;
5769 struct drm_i915_private *dev_priv = dev->dev_private;
5770
5771 connector = drm_select_eld(encoder, mode);
5772 if (!connector)
5773 return;
5774
5775 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5776 connector->base.id,
5777 drm_get_connector_name(connector),
5778 connector->encoder->base.id,
5779 drm_get_encoder_name(connector->encoder));
5780
5781 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5782
5783 if (dev_priv->display.write_eld)
5784 dev_priv->display.write_eld(connector, crtc);
5785}
5786
79e53945
JB		 5787/** Loads the palette/gamma unit for the CRTC with the prepared values */
5788void intel_crtc_load_lut(struct drm_crtc *crtc)
5789{
5790 struct drm_device *dev = crtc->dev;
5791 struct drm_i915_private *dev_priv = dev->dev_private;
5792 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 5793 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 5794 int i;
5795
5796 /* The clocks have to be on to load the palette. */
aed3f09d 5797 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 5798 return;
5799
f2b115e6 5800 /* use legacy palette for Ironlake */
bad720ff 5801 if (HAS_PCH_SPLIT(dev))
9db4a9c7 5802 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 5803
79e53945
JB		 5804 for (i = 0; i < 256; i++) {
5805 I915_WRITE(palreg + 4 * i,
5806 (intel_crtc->lut_r[i] << 16) |
5807 (intel_crtc->lut_g[i] << 8) |
5808 intel_crtc->lut_b[i]);
5809 }
5810}
5811
560b85bb
CW		 5812static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
5813{
5814 struct drm_device *dev = crtc->dev;
5815 struct drm_i915_private *dev_priv = dev->dev_private;
5816 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5817 bool visible = base != 0;
5818 u32 cntl;
5819
5820 if (intel_crtc->cursor_visible == visible)
5821 return;
5822
9db4a9c7 5823 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 5824 if (visible) {
5825 /* On these chipsets we can only modify the base whilst
5826 * the cursor is disabled.
5827 */
9db4a9c7 5828 I915_WRITE(_CURABASE, base);
560b85bb
CW		 5829
5830 cntl &= ~(CURSOR_FORMAT_MASK);
5831 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5832 cntl |= CURSOR_ENABLE |
5833 CURSOR_GAMMA_ENABLE |
5834 CURSOR_FORMAT_ARGB;
5835 } else
5836 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 5837 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 5838
5839 intel_crtc->cursor_visible = visible;
5840}
5841
5842static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
5843{
5844 struct drm_device *dev = crtc->dev;
5845 struct drm_i915_private *dev_priv = dev->dev_private;
5846 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5847 int pipe = intel_crtc->pipe;
5848 bool visible = base != 0;
5849
5850 if (intel_crtc->cursor_visible != visible) {
548f245b 5851 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 5852 if (base) {
5853 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
5854 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5855 cntl |= pipe << 28; /* Connect to correct pipe */
5856 } else {
5857 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5858 cntl |= CURSOR_MODE_DISABLE;
5859 }
9db4a9c7 5860 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 5861
5862 intel_crtc->cursor_visible = visible;
5863 }
5864 /* and commit changes on next vblank */
9db4a9c7 5865 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 5866}
5867
65a21cd6
JB		 5868static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
5869{
5870 struct drm_device *dev = crtc->dev;
5871 struct drm_i915_private *dev_priv = dev->dev_private;
5872 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5873 int pipe = intel_crtc->pipe;
5874 bool visible = base != 0;
5875
5876 if (intel_crtc->cursor_visible != visible) {
5877 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
5878 if (base) {
5879 cntl &= ~CURSOR_MODE;
5880 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5881 } else {
5882 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5883 cntl |= CURSOR_MODE_DISABLE;
5884 }
5885 I915_WRITE(CURCNTR_IVB(pipe), cntl);
5886
5887 intel_crtc->cursor_visible = visible;
5888 }
5889 /* and commit changes on next vblank */
5890 I915_WRITE(CURBASE_IVB(pipe), base);
5891}
5892
cda4b7d3 5893/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 5894static void intel_crtc_update_cursor(struct drm_crtc *crtc,
5895 bool on)
cda4b7d3
CW		 5896{
5897 struct drm_device *dev = crtc->dev;
5898 struct drm_i915_private *dev_priv = dev->dev_private;
5899 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5900 int pipe = intel_crtc->pipe;
5901 int x = intel_crtc->cursor_x;
5902 int y = intel_crtc->cursor_y;
560b85bb 5903 u32 base, pos;
cda4b7d3
CW		 5904 bool visible;
5905
5906 pos = 0;
5907
6b383a7f 5908 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 5909 base = intel_crtc->cursor_addr;
5910 if (x > (int) crtc->fb->width)
5911 base = 0;
5912
5913 if (y > (int) crtc->fb->height)
5914 base = 0;
5915 } else
5916 base = 0;
5917
5918 if (x < 0) {
5919 if (x + intel_crtc->cursor_width < 0)
5920 base = 0;
5921
5922 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
5923 x = -x;
5924 }
5925 pos |= x << CURSOR_X_SHIFT;
5926
5927 if (y < 0) {
5928 if (y + intel_crtc->cursor_height < 0)
5929 base = 0;
5930
5931 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
5932 y = -y;
5933 }
5934 pos |= y << CURSOR_Y_SHIFT;
5935
5936 visible = base != 0;
560b85bb 5937 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 5938 return;
5939
0cd83aa9 5940 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 5941 I915_WRITE(CURPOS_IVB(pipe), pos);
5942 ivb_update_cursor(crtc, base);
5943 } else {
5944 I915_WRITE(CURPOS(pipe), pos);
5945 if (IS_845G(dev) || IS_I865G(dev))
5946 i845_update_cursor(crtc, base);
5947 else
5948 i9xx_update_cursor(crtc, base);
5949 }
cda4b7d3
CW		 5950}
5951
79e53945 5952static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 5953 struct drm_file *file,
79e53945
JB		 5954 uint32_t handle,
5955 uint32_t width, uint32_t height)
5956{
5957 struct drm_device *dev = crtc->dev;
5958 struct drm_i915_private *dev_priv = dev->dev_private;
5959 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 5960 struct drm_i915_gem_object *obj;
cda4b7d3 5961 uint32_t addr;
3f8bc370 5962 int ret;
79e53945 5963
79e53945
JB		 5964 /* if we want to turn off the cursor ignore width and height */
5965 if (!handle) {
28c97730 5966 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 5967 addr = 0;
05394f39 5968 obj = NULL;
5004417d 5969 mutex_lock(&dev->struct_mutex);
3f8bc370 5970 goto finish;
79e53945
JB		 5971 }
5972
5973 /* Currently we only support 64x64 cursors */
5974 if (width != 64 || height != 64) {
5975 DRM_ERROR("we currently only support 64x64 cursors\n");
5976 return -EINVAL;
5977 }
5978
05394f39 5979 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 5980 if (&obj->base == NULL)
79e53945
JB		 5981 return -ENOENT;
5982
05394f39 5983 if (obj->base.size < width * height * 4) {
79e53945 5984 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 5985 ret = -ENOMEM;
5986 goto fail;
79e53945
JB		 5987 }
5988
71acb5eb 5989 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 5990 mutex_lock(&dev->struct_mutex);
b295d1b6 5991 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 5992 if (obj->tiling_mode) {
5993 DRM_ERROR("cursor cannot be tiled\n");
5994 ret = -EINVAL;
5995 goto fail_locked;
5996 }
5997
2da3b9b9 5998 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 5999 if (ret) {
6000 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 6001 goto fail_locked;
e7b526bb
CW		 6002 }
6003
d9e86c0e
CW		 6004 ret = i915_gem_object_put_fence(obj);
6005 if (ret) {
2da3b9b9 6006 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 6007 goto fail_unpin;
6008 }
6009
05394f39 6010 addr = obj->gtt_offset;
71acb5eb 6011 } else {
6eeefaf3 6012 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 6013 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 6014 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
6015 align);
71acb5eb
DA		 6016 if (ret) {
6017 DRM_ERROR("failed to attach phys object\n");
7f9872e0 6018 goto fail_locked;
71acb5eb 6019 }
05394f39 6020 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 6021 }
6022
a6c45cf0 6023 if (IS_GEN2(dev))
14b60391
JB		 6024 I915_WRITE(CURSIZE, (height << 12) | width);
6025
3f8bc370 6026 finish:
3f8bc370 6027 if (intel_crtc->cursor_bo) {
b295d1b6 6028 if (dev_priv->info->cursor_needs_physical) {
05394f39 6029 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 6030 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
6031 } else
6032 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 6033 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 6034 }
80824003 6035
7f9872e0 6036 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 6037
6038 intel_crtc->cursor_addr = addr;
05394f39 6039 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 6040 intel_crtc->cursor_width = width;
6041 intel_crtc->cursor_height = height;
6042
6b383a7f 6043 intel_crtc_update_cursor(crtc, true);
3f8bc370 6044
79e53945 6045 return 0;
e7b526bb 6046fail_unpin:
05394f39 6047 i915_gem_object_unpin(obj);
7f9872e0 6048fail_locked:
34b8686e 6049 mutex_unlock(&dev->struct_mutex);
bc9025bd 6050fail:
05394f39 6051 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 6052 return ret;
79e53945
JB		 6053}
6054
6055static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
6056{
79e53945 6057 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6058
cda4b7d3
CW		 6059 intel_crtc->cursor_x = x;
6060 intel_crtc->cursor_y = y;
652c393a 6061
6b383a7f 6062 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 6063
6064 return 0;
6065}
6066
6067/** Sets the color ramps on behalf of RandR */
6068void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
6069 u16 blue, int regno)
6070{
6071 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6072
6073 intel_crtc->lut_r[regno] = red >> 8;
6074 intel_crtc->lut_g[regno] = green >> 8;
6075 intel_crtc->lut_b[regno] = blue >> 8;
6076}
6077
b8c00ac5
DA		 6078void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
6079 u16 *blue, int regno)
6080{
6081 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6082
6083 *red = intel_crtc->lut_r[regno] << 8;
6084 *green = intel_crtc->lut_g[regno] << 8;
6085 *blue = intel_crtc->lut_b[regno] << 8;
6086}
6087
79e53945 6088static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 6089 u16 *blue, uint32_t start, uint32_t size)
79e53945 6090{
7203425a 6091 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 6092 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6093
7203425a 6094 for (i = start; i < end; i++) {
79e53945
JB		 6095 intel_crtc->lut_r[i] = red[i] >> 8;
6096 intel_crtc->lut_g[i] = green[i] >> 8;
6097 intel_crtc->lut_b[i] = blue[i] >> 8;
6098 }
6099
6100 intel_crtc_load_lut(crtc);
6101}
6102
6103/**
6104 * Get a pipe with a simple mode set on it for doing load-based monitor
6105 * detection.
6106 *
6107 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 6108 * its requirements. The pipe will be connected to no other encoders.
79e53945 6109 *
c751ce4f 6110 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 6111 * configured for it. In the future, it could choose to temporarily disable
6112 * some outputs to free up a pipe for its use.
6113 *
6114 * \return crtc, or NULL if no pipes are available.
6115 */
6116
6117/* VESA 640x480x72Hz mode to set on the pipe */
6118static struct drm_display_mode load_detect_mode = {
6119 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
6120 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
6121};
6122
d2dff872
CW		 6123static struct drm_framebuffer *
6124intel_framebuffer_create(struct drm_device *dev,
308e5bcb 6125 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 6126 struct drm_i915_gem_object *obj)
6127{
6128 struct intel_framebuffer *intel_fb;
6129 int ret;
6130
6131 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
6132 if (!intel_fb) {
6133 drm_gem_object_unreference_unlocked(&obj->base);
6134 return ERR_PTR(-ENOMEM);
6135 }
6136
6137 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
6138 if (ret) {
6139 drm_gem_object_unreference_unlocked(&obj->base);
6140 kfree(intel_fb);
6141 return ERR_PTR(ret);
6142 }
6143
6144 return &intel_fb->base;
6145}
6146
6147static u32
6148intel_framebuffer_pitch_for_width(int width, int bpp)
6149{
6150 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
6151 return ALIGN(pitch, 64);
6152}
6153
6154static u32
6155intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
6156{
6157 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
6158 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
6159}
6160
6161static struct drm_framebuffer *
6162intel_framebuffer_create_for_mode(struct drm_device *dev,
6163 struct drm_display_mode *mode,
6164 int depth, int bpp)
6165{
6166 struct drm_i915_gem_object *obj;
0fed39bd 6167 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
d2dff872
CW		 6168
6169 obj = i915_gem_alloc_object(dev,
6170 intel_framebuffer_size_for_mode(mode, bpp));
6171 if (obj == NULL)
6172 return ERR_PTR(-ENOMEM);
6173
6174 mode_cmd.width = mode->hdisplay;
6175 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 6176 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
6177 bpp);
5ca0c34a 6178 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 6179
6180 return intel_framebuffer_create(dev, &mode_cmd, obj);
6181}
6182
6183static struct drm_framebuffer *
6184mode_fits_in_fbdev(struct drm_device *dev,
6185 struct drm_display_mode *mode)
6186{
6187 struct drm_i915_private *dev_priv = dev->dev_private;
6188 struct drm_i915_gem_object *obj;
6189 struct drm_framebuffer *fb;
6190
6191 if (dev_priv->fbdev == NULL)
6192 return NULL;
6193
6194 obj = dev_priv->fbdev->ifb.obj;
6195 if (obj == NULL)
6196 return NULL;
6197
6198 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 6199 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
6200 fb->bits_per_pixel))
d2dff872
CW		 6201 return NULL;
6202
01f2c773 6203 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 6204 return NULL;
6205
6206 return fb;
6207}
6208
d2434ab7 6209bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 6210 struct drm_display_mode *mode,
8261b191 6211 struct intel_load_detect_pipe *old)
79e53945
JB		 6212{
6213 struct intel_crtc *intel_crtc;
d2434ab7
DV		 6214 struct intel_encoder *intel_encoder =
6215 intel_attached_encoder(connector);
79e53945 6216 struct drm_crtc *possible_crtc;
4ef69c7a 6217 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 6218 struct drm_crtc *crtc = NULL;
6219 struct drm_device *dev = encoder->dev;
94352cf9 6220 struct drm_framebuffer *fb;
79e53945
JB		 6221 int i = -1;
6222
d2dff872
CW		 6223 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6224 connector->base.id, drm_get_connector_name(connector),
6225 encoder->base.id, drm_get_encoder_name(encoder));
6226
79e53945
JB		 6227 /*
6228 * Algorithm gets a little messy:
7a5e4805 6229 *
79e53945
JB		 6230 * - if the connector already has an assigned crtc, use it (but make
6231 * sure it's on first)
7a5e4805 6232 *
79e53945
JB		 6233 * - try to find the first unused crtc that can drive this connector,
6234 * and use that if we find one
79e53945
JB		 6235 */
6236
6237 /* See if we already have a CRTC for this connector */
6238 if (encoder->crtc) {
6239 crtc = encoder->crtc;
8261b191 6240
24218aac 6241 old->dpms_mode = connector->dpms;
8261b191
CW		 6242 old->load_detect_temp = false;
6243
6244 /* Make sure the crtc and connector are running */
24218aac
DV		 6245 if (connector->dpms != DRM_MODE_DPMS_ON)
6246 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 6247
7173188d 6248 return true;
79e53945
JB		 6249 }
6250
6251 /* Find an unused one (if possible) */
6252 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
6253 i++;
6254 if (!(encoder->possible_crtcs & (1 << i)))
6255 continue;
6256 if (!possible_crtc->enabled) {
6257 crtc = possible_crtc;
6258 break;
6259 }
79e53945
JB		 6260 }
6261
6262 /*
6263 * If we didn't find an unused CRTC, don't use any.
6264 */
6265 if (!crtc) {
7173188d
CW		 6266 DRM_DEBUG_KMS("no pipe available for load-detect\n");
6267 return false;
79e53945
JB		 6268 }
6269
fc303101
DV		 6270 intel_encoder->new_crtc = to_intel_crtc(crtc);
6271 to_intel_connector(connector)->new_encoder = intel_encoder;
79e53945
JB		 6272
6273 intel_crtc = to_intel_crtc(crtc);
24218aac 6274 old->dpms_mode = connector->dpms;
8261b191 6275 old->load_detect_temp = true;
d2dff872 6276 old->release_fb = NULL;
79e53945 6277
6492711d
CW		 6278 if (!mode)
6279 mode = &load_detect_mode;
79e53945 6280
d2dff872
CW		 6281 /* We need a framebuffer large enough to accommodate all accesses
6282 * that the plane may generate whilst we perform load detection.
6283 * We can not rely on the fbcon either being present (we get called
6284 * during its initialisation to detect all boot displays, or it may
6285 * not even exist) or that it is large enough to satisfy the
6286 * requested mode.
6287 */
94352cf9
DV		 6288 fb = mode_fits_in_fbdev(dev, mode);
6289 if (fb == NULL) {
d2dff872 6290 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 6291 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
6292 old->release_fb = fb;
d2dff872
CW		 6293 } else
6294 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 6295 if (IS_ERR(fb)) {
d2dff872 6296 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
0e8b3d3e 6297 return false;
79e53945 6298 }
79e53945 6299
94352cf9 6300 if (!intel_set_mode(crtc, mode, 0, 0, fb)) {
6492711d 6301 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 6302 if (old->release_fb)
6303 old->release_fb->funcs->destroy(old->release_fb);
0e8b3d3e 6304 return false;
79e53945 6305 }
7173188d 6306
79e53945 6307 /* let the connector get through one full cycle before testing */
9d0498a2 6308 intel_wait_for_vblank(dev, intel_crtc->pipe);
7173188d 6309 return true;
79e53945
JB		 6310}
6311
d2434ab7 6312void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 6313 struct intel_load_detect_pipe *old)
79e53945 6314{
d2434ab7
DV		 6315 struct intel_encoder *intel_encoder =
6316 intel_attached_encoder(connector);
4ef69c7a 6317 struct drm_encoder *encoder = &intel_encoder->base;
79e53945 6318
d2dff872
CW		 6319 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6320 connector->base.id, drm_get_connector_name(connector),
6321 encoder->base.id, drm_get_encoder_name(encoder));
6322
8261b191 6323 if (old->load_detect_temp) {
fc303101
DV		 6324 struct drm_crtc *crtc = encoder->crtc;
6325
6326 to_intel_connector(connector)->new_encoder = NULL;
6327 intel_encoder->new_crtc = NULL;
6328 intel_set_mode(crtc, NULL, 0, 0, NULL);
d2dff872
CW		 6329
6330 if (old->release_fb)
6331 old->release_fb->funcs->destroy(old->release_fb);
6332
0622a53c 6333 return;
79e53945
JB		 6334 }
6335
c751ce4f 6336 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 6337 if (old->dpms_mode != DRM_MODE_DPMS_ON)
6338 connector->funcs->dpms(connector, old->dpms_mode);
79e53945
JB		 6339}
6340
6341/* Returns the clock of the currently programmed mode of the given pipe. */
6342static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
6343{
6344 struct drm_i915_private *dev_priv = dev->dev_private;
6345 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6346 int pipe = intel_crtc->pipe;
548f245b 6347 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 6348 u32 fp;
6349 intel_clock_t clock;
6350
6351 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 6352 fp = I915_READ(FP0(pipe));
79e53945 6353 else
39adb7a5 6354 fp = I915_READ(FP1(pipe));
79e53945
JB		 6355
6356 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 6357 if (IS_PINEVIEW(dev)) {
6358 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
6359 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 6360 } else {
6361 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
6362 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
6363 }
6364
a6c45cf0 6365 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 6366 if (IS_PINEVIEW(dev))
6367 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
6368 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 6369 else
6370 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 6371 DPLL_FPA01_P1_POST_DIV_SHIFT);
6372
6373 switch (dpll & DPLL_MODE_MASK) {
6374 case DPLLB_MODE_DAC_SERIAL:
6375 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
6376 5 : 10;
6377 break;
6378 case DPLLB_MODE_LVDS:
6379 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
6380 7 : 14;
6381 break;
6382 default:
28c97730 6383 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 6384 "mode\n", (int)(dpll & DPLL_MODE_MASK));
6385 return 0;
6386 }
6387
6388 /* XXX: Handle the 100Mhz refclk */
2177832f 6389 intel_clock(dev, 96000, &clock);
79e53945
JB		 6390 } else {
6391 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
6392
6393 if (is_lvds) {
6394 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
6395 DPLL_FPA01_P1_POST_DIV_SHIFT);
6396 clock.p2 = 14;
6397
6398 if ((dpll & PLL_REF_INPUT_MASK) ==
6399 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
6400 /* XXX: might not be 66MHz */
2177832f 6401 intel_clock(dev, 66000, &clock);
79e53945 6402 } else
2177832f 6403 intel_clock(dev, 48000, &clock);
79e53945
JB		 6404 } else {
6405 if (dpll & PLL_P1_DIVIDE_BY_TWO)
6406 clock.p1 = 2;
6407 else {
6408 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
6409 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
6410 }
6411 if (dpll & PLL_P2_DIVIDE_BY_4)
6412 clock.p2 = 4;
6413 else
6414 clock.p2 = 2;
6415
2177832f 6416 intel_clock(dev, 48000, &clock);
79e53945
JB		 6417 }
6418 }
6419
6420 /* XXX: It would be nice to validate the clocks, but we can't reuse
6421 * i830PllIsValid() because it relies on the xf86_config connector
6422 * configuration being accurate, which it isn't necessarily.
6423 */
6424
6425 return clock.dot;
6426}
6427
6428/** Returns the currently programmed mode of the given pipe. */
6429struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
6430 struct drm_crtc *crtc)
6431{
548f245b 6432 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 6433 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
fe2b8f9d 6434 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
79e53945 6435 struct drm_display_mode *mode;
fe2b8f9d
PZ		 6436 int htot = I915_READ(HTOTAL(cpu_transcoder));
6437 int hsync = I915_READ(HSYNC(cpu_transcoder));
6438 int vtot = I915_READ(VTOTAL(cpu_transcoder));
6439 int vsync = I915_READ(VSYNC(cpu_transcoder));
79e53945
JB		 6440
6441 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
6442 if (!mode)
6443 return NULL;
6444
6445 mode->clock = intel_crtc_clock_get(dev, crtc);
6446 mode->hdisplay = (htot & 0xffff) + 1;
6447 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
6448 mode->hsync_start = (hsync & 0xffff) + 1;
6449 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
6450 mode->vdisplay = (vtot & 0xffff) + 1;
6451 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
6452 mode->vsync_start = (vsync & 0xffff) + 1;
6453 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
6454
6455 drm_mode_set_name(mode);
79e53945
JB		 6456
6457 return mode;
6458}
6459
3dec0095 6460static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 6461{
6462 struct drm_device *dev = crtc->dev;
6463 drm_i915_private_t *dev_priv = dev->dev_private;
6464 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6465 int pipe = intel_crtc->pipe;
dbdc6479
JB		 6466 int dpll_reg = DPLL(pipe);
6467 int dpll;
652c393a 6468
bad720ff 6469 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6470 return;
6471
6472 if (!dev_priv->lvds_downclock_avail)
6473 return;
6474
dbdc6479 6475 dpll = I915_READ(dpll_reg);
652c393a 6476 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 6477 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 6478
8ac5a6d5 6479 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 6480
6481 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6482 I915_WRITE(dpll_reg, dpll);
9d0498a2 6483 intel_wait_for_vblank(dev, pipe);
dbdc6479 6484
652c393a
JB		 6485 dpll = I915_READ(dpll_reg);
6486 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 6487 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 6488 }
652c393a
JB		 6489}
6490
6491static void intel_decrease_pllclock(struct drm_crtc *crtc)
6492{
6493 struct drm_device *dev = crtc->dev;
6494 drm_i915_private_t *dev_priv = dev->dev_private;
6495 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 6496
bad720ff 6497 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6498 return;
6499
6500 if (!dev_priv->lvds_downclock_avail)
6501 return;
6502
6503 /*
6504 * Since this is called by a timer, we should never get here in
6505 * the manual case.
6506 */
6507 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 6508 int pipe = intel_crtc->pipe;
6509 int dpll_reg = DPLL(pipe);
6510 int dpll;
f6e5b160 6511
44d98a61 6512 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 6513
8ac5a6d5 6514 assert_panel_unlocked(dev_priv, pipe);
652c393a 6515
dc257cf1 6516 dpll = I915_READ(dpll_reg);
652c393a
JB		 6517 dpll |= DISPLAY_RATE_SELECT_FPA1;
6518 I915_WRITE(dpll_reg, dpll);
9d0498a2 6519 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 6520 dpll = I915_READ(dpll_reg);
6521 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 6522 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 6523 }
6524
6525}
6526
f047e395
CW		 6527void intel_mark_busy(struct drm_device *dev)
6528{
f047e395
CW		 6529 i915_update_gfx_val(dev->dev_private);
6530}
6531
6532void intel_mark_idle(struct drm_device *dev)
652c393a 6533{
f047e395
CW		 6534}
6535
6536void intel_mark_fb_busy(struct drm_i915_gem_object *obj)
6537{
6538 struct drm_device *dev = obj->base.dev;
652c393a 6539 struct drm_crtc *crtc;
652c393a
JB		 6540
6541 if (!i915_powersave)
6542 return;
6543
652c393a 6544 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 6545 if (!crtc->fb)
6546 continue;
6547
f047e395
CW		 6548 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6549 intel_increase_pllclock(crtc);
652c393a 6550 }
652c393a
JB		 6551}
6552
f047e395 6553void intel_mark_fb_idle(struct drm_i915_gem_object *obj)
652c393a 6554{
f047e395
CW		 6555 struct drm_device *dev = obj->base.dev;
6556 struct drm_crtc *crtc;
652c393a 6557
f047e395 6558 if (!i915_powersave)
acb87dfb
CW		 6559 return;
6560
652c393a
JB		 6561 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6562 if (!crtc->fb)
6563 continue;
6564
f047e395
CW		 6565 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6566 intel_decrease_pllclock(crtc);
652c393a
JB		 6567 }
6568}
6569
79e53945
JB		 6570static void intel_crtc_destroy(struct drm_crtc *crtc)
6571{
6572 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 6573 struct drm_device *dev = crtc->dev;
6574 struct intel_unpin_work *work;
6575 unsigned long flags;
6576
6577 spin_lock_irqsave(&dev->event_lock, flags);
6578 work = intel_crtc->unpin_work;
6579 intel_crtc->unpin_work = NULL;
6580 spin_unlock_irqrestore(&dev->event_lock, flags);
6581
6582 if (work) {
6583 cancel_work_sync(&work->work);
6584 kfree(work);
6585 }
79e53945
JB		 6586
6587 drm_crtc_cleanup(crtc);
67e77c5a 6588
79e53945
JB		 6589 kfree(intel_crtc);
6590}
6591
6b95a207
KH		 6592static void intel_unpin_work_fn(struct work_struct *__work)
6593{
6594 struct intel_unpin_work *work =
6595 container_of(__work, struct intel_unpin_work, work);
b4a98e57 6596 struct drm_device *dev = work->crtc->dev;
6b95a207 6597
b4a98e57 6598 mutex_lock(&dev->struct_mutex);
1690e1eb 6599 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 6600 drm_gem_object_unreference(&work->pending_flip_obj->base);
6601 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6602
b4a98e57
CW		 6603 intel_update_fbc(dev);
6604 mutex_unlock(&dev->struct_mutex);
6605
6606 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
6607 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
6608
6b95a207
KH		 6609 kfree(work);
6610}
6611
1afe3e9d 6612static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6613 struct drm_crtc *crtc)
6b95a207
KH		 6614{
6615 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6616 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6617 struct intel_unpin_work *work;
05394f39 6618 struct drm_i915_gem_object *obj;
6b95a207
KH		 6619 unsigned long flags;
6620
6621 /* Ignore early vblank irqs */
6622 if (intel_crtc == NULL)
6623 return;
6624
6625 spin_lock_irqsave(&dev->event_lock, flags);
6626 work = intel_crtc->unpin_work;
6627 if (work == NULL || !work->pending) {
6628 spin_unlock_irqrestore(&dev->event_lock, flags);
6629 return;
6630 }
6631
6632 intel_crtc->unpin_work = NULL;
6b95a207 6633
45a066eb
RC		 6634 if (work->event)
6635 drm_send_vblank_event(dev, intel_crtc->pipe, work->event);
6b95a207 6636
0af7e4df
MK		 6637 drm_vblank_put(dev, intel_crtc->pipe);
6638
6b95a207
KH		 6639 spin_unlock_irqrestore(&dev->event_lock, flags);
6640
05394f39 6641 obj = work->old_fb_obj;
d9e86c0e 6642
5bb61643 6643 wake_up(&dev_priv->pending_flip_queue);
b4a98e57
CW		 6644
6645 queue_work(dev_priv->wq, &work->work);
e5510fac
JB		 6646
6647 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6648}
6649
1afe3e9d
JB		 6650void intel_finish_page_flip(struct drm_device *dev, int pipe)
6651{
6652 drm_i915_private_t *dev_priv = dev->dev_private;
6653 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6654
49b14a5c 6655 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6656}
6657
6658void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6659{
6660 drm_i915_private_t *dev_priv = dev->dev_private;
6661 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6662
49b14a5c 6663 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6664}
6665
6b95a207
KH		 6666void intel_prepare_page_flip(struct drm_device *dev, int plane)
6667{
6668 drm_i915_private_t *dev_priv = dev->dev_private;
6669 struct intel_crtc *intel_crtc =
6670 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
6671 unsigned long flags;
6672
6673 spin_lock_irqsave(&dev->event_lock, flags);
de3f440f 6674 if (intel_crtc->unpin_work) {
4e5359cd
SF		 6675 if ((++intel_crtc->unpin_work->pending) > 1)
6676 DRM_ERROR("Prepared flip multiple times\n");
de3f440f
JB		 6677 } else {
6678 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6679 }
6b95a207
KH		 6680 spin_unlock_irqrestore(&dev->event_lock, flags);
6681}
6682
8c9f3aaf
JB		 6683static int intel_gen2_queue_flip(struct drm_device *dev,
6684 struct drm_crtc *crtc,
6685 struct drm_framebuffer *fb,
6686 struct drm_i915_gem_object *obj)
6687{
6688 struct drm_i915_private *dev_priv = dev->dev_private;
6689 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6690 u32 flip_mask;
6d90c952 6691 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6692 int ret;
6693
6d90c952 6694 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6695 if (ret)
83d4092b 6696 goto err;
8c9f3aaf 6697
6d90c952 6698 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6699 if (ret)
83d4092b 6700 goto err_unpin;
8c9f3aaf
JB		 6701
6702 /* Can't queue multiple flips, so wait for the previous
6703 * one to finish before executing the next.
6704 */
6705 if (intel_crtc->plane)
6706 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6707 else
6708 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6709 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6710 intel_ring_emit(ring, MI_NOOP);
6711 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6712 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6713 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6714 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6715 intel_ring_emit(ring, 0); /* aux display base address, unused */
6716 intel_ring_advance(ring);
83d4092b
CW		 6717 return 0;
6718
6719err_unpin:
6720 intel_unpin_fb_obj(obj);
6721err:
8c9f3aaf
JB		 6722 return ret;
6723}
6724
6725static int intel_gen3_queue_flip(struct drm_device *dev,
6726 struct drm_crtc *crtc,
6727 struct drm_framebuffer *fb,
6728 struct drm_i915_gem_object *obj)
6729{
6730 struct drm_i915_private *dev_priv = dev->dev_private;
6731 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6732 u32 flip_mask;
6d90c952 6733 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6734 int ret;
6735
6d90c952 6736 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6737 if (ret)
83d4092b 6738 goto err;
8c9f3aaf 6739
6d90c952 6740 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6741 if (ret)
83d4092b 6742 goto err_unpin;
8c9f3aaf
JB		 6743
6744 if (intel_crtc->plane)
6745 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6746 else
6747 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6748 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6749 intel_ring_emit(ring, MI_NOOP);
6750 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
6751 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6752 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6753 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6754 intel_ring_emit(ring, MI_NOOP);
6755
6756 intel_ring_advance(ring);
83d4092b
CW		 6757 return 0;
6758
6759err_unpin:
6760 intel_unpin_fb_obj(obj);
6761err:
8c9f3aaf
JB		 6762 return ret;
6763}
6764
6765static int intel_gen4_queue_flip(struct drm_device *dev,
6766 struct drm_crtc *crtc,
6767 struct drm_framebuffer *fb,
6768 struct drm_i915_gem_object *obj)
6769{
6770 struct drm_i915_private *dev_priv = dev->dev_private;
6771 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6772 uint32_t pf, pipesrc;
6d90c952 6773 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6774 int ret;
6775
6d90c952 6776 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6777 if (ret)
83d4092b 6778 goto err;
8c9f3aaf 6779
6d90c952 6780 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6781 if (ret)
83d4092b 6782 goto err_unpin;
8c9f3aaf
JB		 6783
6784 /* i965+ uses the linear or tiled offsets from the
6785 * Display Registers (which do not change across a page-flip)
6786 * so we need only reprogram the base address.
6787 */
6d90c952
DV		 6788 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6789 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6790 intel_ring_emit(ring, fb->pitches[0]);
c2c75131
DV		 6791 intel_ring_emit(ring,
6792 (obj->gtt_offset + intel_crtc->dspaddr_offset) |
6793 obj->tiling_mode);
8c9f3aaf
JB		 6794
6795 /* XXX Enabling the panel-fitter across page-flip is so far
6796 * untested on non-native modes, so ignore it for now.
6797 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6798 */
6799 pf = 0;
6800 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6801 intel_ring_emit(ring, pf | pipesrc);
6802 intel_ring_advance(ring);
83d4092b
CW		 6803 return 0;
6804
6805err_unpin:
6806 intel_unpin_fb_obj(obj);
6807err:
8c9f3aaf
JB		 6808 return ret;
6809}
6810
6811static int intel_gen6_queue_flip(struct drm_device *dev,
6812 struct drm_crtc *crtc,
6813 struct drm_framebuffer *fb,
6814 struct drm_i915_gem_object *obj)
6815{
6816 struct drm_i915_private *dev_priv = dev->dev_private;
6817 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 6818 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6819 uint32_t pf, pipesrc;
6820 int ret;
6821
6d90c952 6822 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6823 if (ret)
83d4092b 6824 goto err;
8c9f3aaf 6825
6d90c952 6826 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6827 if (ret)
83d4092b 6828 goto err_unpin;
8c9f3aaf 6829
6d90c952
DV		 6830 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6831 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6832 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
c2c75131 6833 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
8c9f3aaf 6834
dc257cf1
DV		 6835 /* Contrary to the suggestions in the documentation,
6836 * "Enable Panel Fitter" does not seem to be required when page
6837 * flipping with a non-native mode, and worse causes a normal
6838 * modeset to fail.
6839 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
6840 */
6841 pf = 0;
8c9f3aaf 6842 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6843 intel_ring_emit(ring, pf | pipesrc);
6844 intel_ring_advance(ring);
83d4092b
CW		 6845 return 0;
6846
6847err_unpin:
6848 intel_unpin_fb_obj(obj);
6849err:
8c9f3aaf
JB		 6850 return ret;
6851}
6852
7c9017e5
JB		 6853/*
6854 * On gen7 we currently use the blit ring because (in early silicon at least)
6855 * the render ring doesn't give us interrpts for page flip completion, which
6856 * means clients will hang after the first flip is queued. Fortunately the
6857 * blit ring generates interrupts properly, so use it instead.
6858 */
6859static int intel_gen7_queue_flip(struct drm_device *dev,
6860 struct drm_crtc *crtc,
6861 struct drm_framebuffer *fb,
6862 struct drm_i915_gem_object *obj)
6863{
6864 struct drm_i915_private *dev_priv = dev->dev_private;
6865 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6866 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
cb05d8de 6867 uint32_t plane_bit = 0;
7c9017e5
JB		 6868 int ret;
6869
6870 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
6871 if (ret)
83d4092b 6872 goto err;
7c9017e5 6873
cb05d8de
DV		 6874 switch(intel_crtc->plane) {
6875 case PLANE_A:
6876 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
6877 break;
6878 case PLANE_B:
6879 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
6880 break;
6881 case PLANE_C:
6882 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
6883 break;
6884 default:
6885 WARN_ONCE(1, "unknown plane in flip command\n");
6886 ret = -ENODEV;
ab3951eb 6887 goto err_unpin;
cb05d8de
DV		 6888 }
6889
7c9017e5
JB		 6890 ret = intel_ring_begin(ring, 4);
6891 if (ret)
83d4092b 6892 goto err_unpin;
7c9017e5 6893
cb05d8de 6894 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 6895 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
c2c75131 6896 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
7c9017e5
JB		 6897 intel_ring_emit(ring, (MI_NOOP));
6898 intel_ring_advance(ring);
83d4092b
CW		 6899 return 0;
6900
6901err_unpin:
6902 intel_unpin_fb_obj(obj);
6903err:
7c9017e5
JB		 6904 return ret;
6905}
6906
8c9f3aaf
JB		 6907static int intel_default_queue_flip(struct drm_device *dev,
6908 struct drm_crtc *crtc,
6909 struct drm_framebuffer *fb,
6910 struct drm_i915_gem_object *obj)
6911{
6912 return -ENODEV;
6913}
6914
6b95a207
KH		 6915static int intel_crtc_page_flip(struct drm_crtc *crtc,
6916 struct drm_framebuffer *fb,
6917 struct drm_pending_vblank_event *event)
6918{
6919 struct drm_device *dev = crtc->dev;
6920 struct drm_i915_private *dev_priv = dev->dev_private;
6921 struct intel_framebuffer *intel_fb;
05394f39 6922 struct drm_i915_gem_object *obj;
6b95a207
KH		 6923 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6924 struct intel_unpin_work *work;
8c9f3aaf 6925 unsigned long flags;
52e68630 6926 int ret;
6b95a207 6927
e6a595d2
VS		 6928 /* Can't change pixel format via MI display flips. */
6929 if (fb->pixel_format != crtc->fb->pixel_format)
6930 return -EINVAL;
6931
6932 /*
6933 * TILEOFF/LINOFF registers can't be changed via MI display flips.
6934 * Note that pitch changes could also affect these register.
6935 */
6936 if (INTEL_INFO(dev)->gen > 3 &&
6937 (fb->offsets[0] != crtc->fb->offsets[0] ||
6938 fb->pitches[0] != crtc->fb->pitches[0]))
6939 return -EINVAL;
6940
6b95a207
KH		 6941 work = kzalloc(sizeof *work, GFP_KERNEL);
6942 if (work == NULL)
6943 return -ENOMEM;
6944
6b95a207 6945 work->event = event;
b4a98e57 6946 work->crtc = crtc;
6b95a207 6947 intel_fb = to_intel_framebuffer(crtc->fb);
b1b87f6b 6948 work->old_fb_obj = intel_fb->obj;
6b95a207
KH		 6949 INIT_WORK(&work->work, intel_unpin_work_fn);
6950
7317c75e
JB		 6951 ret = drm_vblank_get(dev, intel_crtc->pipe);
6952 if (ret)
6953 goto free_work;
6954
6b95a207
KH		 6955 /* We borrow the event spin lock for protecting unpin_work */
6956 spin_lock_irqsave(&dev->event_lock, flags);
6957 if (intel_crtc->unpin_work) {
6958 spin_unlock_irqrestore(&dev->event_lock, flags);
6959 kfree(work);
7317c75e 6960 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 6961
6962 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 6963 return -EBUSY;
6964 }
6965 intel_crtc->unpin_work = work;
6966 spin_unlock_irqrestore(&dev->event_lock, flags);
6967
6968 intel_fb = to_intel_framebuffer(fb);
6969 obj = intel_fb->obj;
6970
b4a98e57
CW		 6971 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
6972 flush_workqueue(dev_priv->wq);
6973
79158103
CW		 6974 ret = i915_mutex_lock_interruptible(dev);
6975 if (ret)
6976 goto cleanup;
6b95a207 6977
75dfca80 6978 /* Reference the objects for the scheduled work. */
05394f39
CW		 6979 drm_gem_object_reference(&work->old_fb_obj->base);
6980 drm_gem_object_reference(&obj->base);
6b95a207
KH		 6981
6982 crtc->fb = fb;
96b099fd 6983
e1f99ce6 6984 work->pending_flip_obj = obj;
e1f99ce6 6985
4e5359cd
SF		 6986 work->enable_stall_check = true;
6987
b4a98e57 6988 atomic_inc(&intel_crtc->unpin_work_count);
e1f99ce6 6989
8c9f3aaf
JB		 6990 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
6991 if (ret)
6992 goto cleanup_pending;
6b95a207 6993
7782de3b 6994 intel_disable_fbc(dev);
f047e395 6995 intel_mark_fb_busy(obj);
6b95a207
KH		 6996 mutex_unlock(&dev->struct_mutex);
6997
e5510fac
JB		 6998 trace_i915_flip_request(intel_crtc->plane, obj);
6999
6b95a207 7000 return 0;
96b099fd 7001
8c9f3aaf 7002cleanup_pending:
b4a98e57 7003 atomic_dec(&intel_crtc->unpin_work_count);
05394f39
CW		 7004 drm_gem_object_unreference(&work->old_fb_obj->base);
7005 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 7006 mutex_unlock(&dev->struct_mutex);
7007
79158103 7008cleanup:
96b099fd
CW		 7009 spin_lock_irqsave(&dev->event_lock, flags);
7010 intel_crtc->unpin_work = NULL;
7011 spin_unlock_irqrestore(&dev->event_lock, flags);
7012
7317c75e
JB		 7013 drm_vblank_put(dev, intel_crtc->pipe);
7014free_work:
96b099fd
CW		 7015 kfree(work);
7016
7017 return ret;
6b95a207
KH		 7018}
7019
f6e5b160 7020static struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 7021 .mode_set_base_atomic = intel_pipe_set_base_atomic,
7022 .load_lut = intel_crtc_load_lut,
976f8a20 7023 .disable = intel_crtc_noop,
f6e5b160
CW		 7024};
7025
6ed0f796 7026bool intel_encoder_check_is_cloned(struct intel_encoder *encoder)
47f1c6c9 7027{
6ed0f796
DV		 7028 struct intel_encoder *other_encoder;
7029 struct drm_crtc *crtc = &encoder->new_crtc->base;
47f1c6c9 7030
6ed0f796
DV		 7031 if (WARN_ON(!crtc))
7032 return false;
7033
7034 list_for_each_entry(other_encoder,
7035 &crtc->dev->mode_config.encoder_list,
7036 base.head) {
7037
7038 if (&other_encoder->new_crtc->base != crtc ||
7039 encoder == other_encoder)
7040 continue;
7041 else
7042 return true;
f47166d2
CW		 7043 }
7044
6ed0f796
DV		 7045 return false;
7046}
47f1c6c9 7047
50f56119
DV		 7048static bool intel_encoder_crtc_ok(struct drm_encoder *encoder,
7049 struct drm_crtc *crtc)
7050{
7051 struct drm_device *dev;
7052 struct drm_crtc *tmp;
7053 int crtc_mask = 1;
47f1c6c9 7054
50f56119 7055 WARN(!crtc, "checking null crtc?\n");
47f1c6c9 7056
50f56119 7057 dev = crtc->dev;
47f1c6c9 7058
50f56119
DV		 7059 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
7060 if (tmp == crtc)
7061 break;
7062 crtc_mask <<= 1;
7063 }
47f1c6c9 7064
50f56119
DV		 7065 if (encoder->possible_crtcs & crtc_mask)
7066 return true;
7067 return false;
47f1c6c9 7068}
79e53945 7069
9a935856
DV		 7070/**
7071 * intel_modeset_update_staged_output_state
7072 *
7073 * Updates the staged output configuration state, e.g. after we've read out the
7074 * current hw state.
7075 */
7076static void intel_modeset_update_staged_output_state(struct drm_device *dev)
f6e5b160 7077{
9a935856
DV		 7078 struct intel_encoder *encoder;
7079 struct intel_connector *connector;
f6e5b160 7080
9a935856
DV		 7081 list_for_each_entry(connector, &dev->mode_config.connector_list,
7082 base.head) {
7083 connector->new_encoder =
7084 to_intel_encoder(connector->base.encoder);
7085 }
f6e5b160 7086
9a935856
DV		 7087 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7088 base.head) {
7089 encoder->new_crtc =
7090 to_intel_crtc(encoder->base.crtc);
7091 }
f6e5b160
CW		 7092}
7093
9a935856
DV		 7094/**
7095 * intel_modeset_commit_output_state
7096 *
7097 * This function copies the stage display pipe configuration to the real one.
7098 */
7099static void intel_modeset_commit_output_state(struct drm_device *dev)
7100{
7101 struct intel_encoder *encoder;
7102 struct intel_connector *connector;
f6e5b160 7103
9a935856
DV		 7104 list_for_each_entry(connector, &dev->mode_config.connector_list,
7105 base.head) {
7106 connector->base.encoder = &connector->new_encoder->base;
7107 }
f6e5b160 7108
9a935856
DV		 7109 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7110 base.head) {
7111 encoder->base.crtc = &encoder->new_crtc->base;
7112 }
7113}
7114
7758a113
DV		 7115static struct drm_display_mode *
7116intel_modeset_adjusted_mode(struct drm_crtc *crtc,
7117 struct drm_display_mode *mode)
ee7b9f93 7118{
7758a113
DV		 7119 struct drm_device *dev = crtc->dev;
7120 struct drm_display_mode *adjusted_mode;
7121 struct drm_encoder_helper_funcs *encoder_funcs;
7122 struct intel_encoder *encoder;
ee7b9f93 7123
7758a113
DV		 7124 adjusted_mode = drm_mode_duplicate(dev, mode);
7125 if (!adjusted_mode)
7126 return ERR_PTR(-ENOMEM);
7127
7128 /* Pass our mode to the connectors and the CRTC to give them a chance to
7129 * adjust it according to limitations or connector properties, and also
7130 * a chance to reject the mode entirely.
47f1c6c9 7131 */
7758a113
DV		 7132 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7133 base.head) {
47f1c6c9 7134
7758a113
DV		 7135 if (&encoder->new_crtc->base != crtc)
7136 continue;
7137 encoder_funcs = encoder->base.helper_private;
7138 if (!(encoder_funcs->mode_fixup(&encoder->base, mode,
7139 adjusted_mode))) {
7140 DRM_DEBUG_KMS("Encoder fixup failed\n");
7141 goto fail;
7142 }
ee7b9f93 7143 }
47f1c6c9 7144
7758a113
DV		 7145 if (!(intel_crtc_mode_fixup(crtc, mode, adjusted_mode))) {
7146 DRM_DEBUG_KMS("CRTC fixup failed\n");
7147 goto fail;
ee7b9f93 7148 }
7758a113 7149 DRM_DEBUG_KMS("[CRTC:%d]\n", crtc->base.id);
47f1c6c9 7150
7758a113
DV		 7151 return adjusted_mode;
7152fail:
7153 drm_mode_destroy(dev, adjusted_mode);
7154 return ERR_PTR(-EINVAL);
ee7b9f93 7155}
47f1c6c9 7156
e2e1ed41
DV		 7157/* Computes which crtcs are affected and sets the relevant bits in the mask. For
7158 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
7159static void
7160intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
7161 unsigned *prepare_pipes, unsigned *disable_pipes)
79e53945
JB		 7162{
7163 struct intel_crtc *intel_crtc;
e2e1ed41
DV		 7164 struct drm_device *dev = crtc->dev;
7165 struct intel_encoder *encoder;
7166 struct intel_connector *connector;
7167 struct drm_crtc *tmp_crtc;
79e53945 7168
e2e1ed41 7169 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
79e53945 7170
e2e1ed41
DV		 7171 /* Check which crtcs have changed outputs connected to them, these need
7172 * to be part of the prepare_pipes mask. We don't (yet) support global
7173 * modeset across multiple crtcs, so modeset_pipes will only have one
7174 * bit set at most. */
7175 list_for_each_entry(connector, &dev->mode_config.connector_list,
7176 base.head) {
7177 if (connector->base.encoder == &connector->new_encoder->base)
7178 continue;
79e53945 7179
e2e1ed41
DV		 7180 if (connector->base.encoder) {
7181 tmp_crtc = connector->base.encoder->crtc;
7182
7183 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
7184 }
7185
7186 if (connector->new_encoder)
7187 *prepare_pipes |=
7188 1 << connector->new_encoder->new_crtc->pipe;
79e53945
JB		 7189 }
7190
e2e1ed41
DV		 7191 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7192 base.head) {
7193 if (encoder->base.crtc == &encoder->new_crtc->base)
7194 continue;
7195
7196 if (encoder->base.crtc) {
7197 tmp_crtc = encoder->base.crtc;
7198
7199 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
7200 }
7201
7202 if (encoder->new_crtc)
7203 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
80824003
JB		 7204 }
7205
e2e1ed41
DV		 7206 /* Check for any pipes that will be fully disabled ... */
7207 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
7208 base.head) {
7209 bool used = false;
22fd0fab 7210
e2e1ed41
DV		 7211 /* Don't try to disable disabled crtcs. */
7212 if (!intel_crtc->base.enabled)
7213 continue;
7e7d76c3 7214
e2e1ed41
DV		 7215 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7216 base.head) {
7217 if (encoder->new_crtc == intel_crtc)
7218 used = true;
7219 }
7220
7221 if (!used)
7222 *disable_pipes |= 1 << intel_crtc->pipe;
7e7d76c3
JB		 7223 }
7224
e2e1ed41
DV		 7225
7226 /* set_mode is also used to update properties on life display pipes. */
7227 intel_crtc = to_intel_crtc(crtc);
7228 if (crtc->enabled)
7229 *prepare_pipes |= 1 << intel_crtc->pipe;
7230
7231 /* We only support modeset on one single crtc, hence we need to do that
7232 * only for the passed in crtc iff we change anything else than just
7233 * disable crtcs.
7234 *
7235 * This is actually not true, to be fully compatible with the old crtc
7236 * helper we automatically disable _any_ output (i.e. doesn't need to be
7237 * connected to the crtc we're modesetting on) if it's disconnected.
7238 * Which is a rather nutty api (since changed the output configuration
7239 * without userspace's explicit request can lead to confusion), but
7240 * alas. Hence we currently need to modeset on all pipes we prepare. */
7241 if (*prepare_pipes)
7242 *modeset_pipes = *prepare_pipes;
7243
7244 /* ... and mask these out. */
7245 *modeset_pipes &= ~(*disable_pipes);
7246 *prepare_pipes &= ~(*disable_pipes);
47f1c6c9 7247}
79e53945 7248
ea9d758d 7249static bool intel_crtc_in_use(struct drm_crtc *crtc)
f6e5b160 7250{
ea9d758d 7251 struct drm_encoder *encoder;
f6e5b160 7252 struct drm_device *dev = crtc->dev;
f6e5b160 7253
ea9d758d
DV		 7254 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
7255 if (encoder->crtc == crtc)
7256 return true;
7257
7258 return false;
7259}
7260
7261static void
7262intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
7263{
7264 struct intel_encoder *intel_encoder;
7265 struct intel_crtc *intel_crtc;
7266 struct drm_connector *connector;
7267
7268 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
7269 base.head) {
7270 if (!intel_encoder->base.crtc)
7271 continue;
7272
7273 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
7274
7275 if (prepare_pipes & (1 << intel_crtc->pipe))
7276 intel_encoder->connectors_active = false;
7277 }
7278
7279 intel_modeset_commit_output_state(dev);
7280
7281 /* Update computed state. */
7282 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
7283 base.head) {
7284 intel_crtc->base.enabled = intel_crtc_in_use(&intel_crtc->base);
7285 }
7286
7287 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
7288 if (!connector->encoder || !connector->encoder->crtc)
7289 continue;
7290
7291 intel_crtc = to_intel_crtc(connector->encoder->crtc);
7292
7293 if (prepare_pipes & (1 << intel_crtc->pipe)) {
68d34720
DV		 7294 struct drm_property *dpms_property =
7295 dev->mode_config.dpms_property;
7296
ea9d758d 7297 connector->dpms = DRM_MODE_DPMS_ON;
662595df 7298 drm_object_property_set_value(&connector->base,
68d34720
DV		 7299 dpms_property,
7300 DRM_MODE_DPMS_ON);
ea9d758d
DV		 7301
7302 intel_encoder = to_intel_encoder(connector->encoder);
7303 intel_encoder->connectors_active = true;
7304 }
7305 }
7306
7307}
7308
25c5b266
DV		 7309#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
7310 list_for_each_entry((intel_crtc), \
7311 &(dev)->mode_config.crtc_list, \
7312 base.head) \
7313 if (mask & (1 <<(intel_crtc)->pipe)) \
7314
b980514c 7315void
8af6cf88
DV		 7316intel_modeset_check_state(struct drm_device *dev)
7317{
7318 struct intel_crtc *crtc;
7319 struct intel_encoder *encoder;
7320 struct intel_connector *connector;
7321
7322 list_for_each_entry(connector, &dev->mode_config.connector_list,
7323 base.head) {
7324 /* This also checks the encoder/connector hw state with the
7325 * ->get_hw_state callbacks. */
7326 intel_connector_check_state(connector);
7327
7328 WARN(&connector->new_encoder->base != connector->base.encoder,
7329 "connector's staged encoder doesn't match current encoder\n");
7330 }
7331
7332 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7333 base.head) {
7334 bool enabled = false;
7335 bool active = false;
7336 enum pipe pipe, tracked_pipe;
7337
7338 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
7339 encoder->base.base.id,
7340 drm_get_encoder_name(&encoder->base));
7341
7342 WARN(&encoder->new_crtc->base != encoder->base.crtc,
7343 "encoder's stage crtc doesn't match current crtc\n");
7344 WARN(encoder->connectors_active && !encoder->base.crtc,
7345 "encoder's active_connectors set, but no crtc\n");
7346
7347 list_for_each_entry(connector, &dev->mode_config.connector_list,
7348 base.head) {
7349 if (connector->base.encoder != &encoder->base)
7350 continue;
7351 enabled = true;
7352 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
7353 active = true;
7354 }
7355 WARN(!!encoder->base.crtc != enabled,
7356 "encoder's enabled state mismatch "
7357 "(expected %i, found %i)\n",
7358 !!encoder->base.crtc, enabled);
7359 WARN(active && !encoder->base.crtc,
7360 "active encoder with no crtc\n");
7361
7362 WARN(encoder->connectors_active != active,
7363 "encoder's computed active state doesn't match tracked active state "
7364 "(expected %i, found %i)\n", active, encoder->connectors_active);
7365
7366 active = encoder->get_hw_state(encoder, &pipe);
7367 WARN(active != encoder->connectors_active,
7368 "encoder's hw state doesn't match sw tracking "
7369 "(expected %i, found %i)\n",
7370 encoder->connectors_active, active);
7371
7372 if (!encoder->base.crtc)
7373 continue;
7374
7375 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
7376 WARN(active && pipe != tracked_pipe,
7377 "active encoder's pipe doesn't match"
7378 "(expected %i, found %i)\n",
7379 tracked_pipe, pipe);
7380
7381 }
7382
7383 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
7384 base.head) {
7385 bool enabled = false;
7386 bool active = false;
7387
7388 DRM_DEBUG_KMS("[CRTC:%d]\n",
7389 crtc->base.base.id);
7390
7391 WARN(crtc->active && !crtc->base.enabled,
7392 "active crtc, but not enabled in sw tracking\n");
7393
7394 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7395 base.head) {
7396 if (encoder->base.crtc != &crtc->base)
7397 continue;
7398 enabled = true;
7399 if (encoder->connectors_active)
7400 active = true;
7401 }
7402 WARN(active != crtc->active,
7403 "crtc's computed active state doesn't match tracked active state "
7404 "(expected %i, found %i)\n", active, crtc->active);
7405 WARN(enabled != crtc->base.enabled,
7406 "crtc's computed enabled state doesn't match tracked enabled state "
7407 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
7408
7409 assert_pipe(dev->dev_private, crtc->pipe, crtc->active);
7410 }
7411}
7412
a6778b3c
DV		 7413bool intel_set_mode(struct drm_crtc *crtc,
7414 struct drm_display_mode *mode,
94352cf9 7415 int x, int y, struct drm_framebuffer *fb)
a6778b3c
DV		 7416{
7417 struct drm_device *dev = crtc->dev;
dbf2b54e 7418 drm_i915_private_t *dev_priv = dev->dev_private;
a6778b3c 7419 struct drm_display_mode *adjusted_mode, saved_mode, saved_hwmode;
25c5b266
DV		 7420 struct intel_crtc *intel_crtc;
7421 unsigned disable_pipes, prepare_pipes, modeset_pipes;
a6778b3c
DV		 7422 bool ret = true;
7423
e2e1ed41 7424 intel_modeset_affected_pipes(crtc, &modeset_pipes,
25c5b266
DV		 7425 &prepare_pipes, &disable_pipes);
7426
7427 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
7428 modeset_pipes, prepare_pipes, disable_pipes);
e2e1ed41 7429
976f8a20
DV		 7430 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
7431 intel_crtc_disable(&intel_crtc->base);
87f1faa6 7432
a6778b3c
DV		 7433 saved_hwmode = crtc->hwmode;
7434 saved_mode = crtc->mode;
a6778b3c 7435
25c5b266
DV		 7436 /* Hack: Because we don't (yet) support global modeset on multiple
7437 * crtcs, we don't keep track of the new mode for more than one crtc.
7438 * Hence simply check whether any bit is set in modeset_pipes in all the
7439 * pieces of code that are not yet converted to deal with mutliple crtcs
7440 * changing their mode at the same time. */
7441 adjusted_mode = NULL;
7442 if (modeset_pipes) {
7443 adjusted_mode = intel_modeset_adjusted_mode(crtc, mode);
7444 if (IS_ERR(adjusted_mode)) {
7445 return false;
7446 }
25c5b266 7447 }
a6778b3c 7448
ea9d758d
DV		 7449 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
7450 if (intel_crtc->base.enabled)
7451 dev_priv->display.crtc_disable(&intel_crtc->base);
7452 }
a6778b3c 7453
6c4c86f5
DV		 7454 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
7455 * to set it here already despite that we pass it down the callchain.
f6e5b160 7456 */
6c4c86f5 7457 if (modeset_pipes)
25c5b266 7458 crtc->mode = *mode;
7758a113 7459
ea9d758d
DV		 7460 /* Only after disabling all output pipelines that will be changed can we
7461 * update the the output configuration. */
7462 intel_modeset_update_state(dev, prepare_pipes);
f6e5b160 7463
47fab737
DV		 7464 if (dev_priv->display.modeset_global_resources)
7465 dev_priv->display.modeset_global_resources(dev);
7466
a6778b3c
DV		 7467 /* Set up the DPLL and any encoders state that needs to adjust or depend
7468 * on the DPLL.
f6e5b160 7469 */
25c5b266
DV		 7470 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
7471 ret = !intel_crtc_mode_set(&intel_crtc->base,
7472 mode, adjusted_mode,
7473 x, y, fb);
7474 if (!ret)
7475 goto done;
a6778b3c
DV		 7476 }
7477
7478 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
25c5b266
DV		 7479 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc)
7480 dev_priv->display.crtc_enable(&intel_crtc->base);
a6778b3c 7481
25c5b266
DV		 7482 if (modeset_pipes) {
7483 /* Store real post-adjustment hardware mode. */
7484 crtc->hwmode = *adjusted_mode;
a6778b3c 7485
25c5b266
DV		 7486 /* Calculate and store various constants which
7487 * are later needed by vblank and swap-completion
7488 * timestamping. They are derived from true hwmode.
7489 */
7490 drm_calc_timestamping_constants(crtc);
7491 }
a6778b3c
DV		 7492
7493 /* FIXME: add subpixel order */
7494done:
7495 drm_mode_destroy(dev, adjusted_mode);
25c5b266 7496 if (!ret && crtc->enabled) {
a6778b3c
DV		 7497 crtc->hwmode = saved_hwmode;
7498 crtc->mode = saved_mode;
8af6cf88
DV		 7499 } else {
7500 intel_modeset_check_state(dev);
a6778b3c
DV		 7501 }
7502
7503 return ret;
f6e5b160
CW		 7504}
7505
25c5b266
DV		 7506#undef for_each_intel_crtc_masked
7507
d9e55608
DV		 7508static void intel_set_config_free(struct intel_set_config *config)
7509{
7510 if (!config)
7511 return;
7512
1aa4b628
DV		 7513 kfree(config->save_connector_encoders);
7514 kfree(config->save_encoder_crtcs);
d9e55608
DV		 7515 kfree(config);
7516}
7517
85f9eb71
DV		 7518static int intel_set_config_save_state(struct drm_device *dev,
7519 struct intel_set_config *config)
7520{
85f9eb71
DV		 7521 struct drm_encoder *encoder;
7522 struct drm_connector *connector;
7523 int count;
7524
1aa4b628
DV		 7525 config->save_encoder_crtcs =
7526 kcalloc(dev->mode_config.num_encoder,
7527 sizeof(struct drm_crtc *), GFP_KERNEL);
7528 if (!config->save_encoder_crtcs)
85f9eb71
DV		 7529 return -ENOMEM;
7530
1aa4b628
DV		 7531 config->save_connector_encoders =
7532 kcalloc(dev->mode_config.num_connector,
7533 sizeof(struct drm_encoder *), GFP_KERNEL);
7534 if (!config->save_connector_encoders)
85f9eb71
DV		 7535 return -ENOMEM;
7536
7537 /* Copy data. Note that driver private data is not affected.
7538 * Should anything bad happen only the expected state is
7539 * restored, not the drivers personal bookkeeping.
7540 */
85f9eb71
DV		 7541 count = 0;
7542 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1aa4b628 7543 config->save_encoder_crtcs[count++] = encoder->crtc;
85f9eb71
DV		 7544 }
7545
7546 count = 0;
7547 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
1aa4b628 7548 config->save_connector_encoders[count++] = connector->encoder;
85f9eb71
DV		 7549 }
7550
7551 return 0;
7552}
7553
7554static void intel_set_config_restore_state(struct drm_device *dev,
7555 struct intel_set_config *config)
7556{
9a935856
DV		 7557 struct intel_encoder *encoder;
7558 struct intel_connector *connector;
85f9eb71
DV		 7559 int count;
7560
85f9eb71 7561 count = 0;
9a935856
DV		 7562 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7563 encoder->new_crtc =
7564 to_intel_crtc(config->save_encoder_crtcs[count++]);
85f9eb71
DV		 7565 }
7566
7567 count = 0;
9a935856
DV		 7568 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
7569 connector->new_encoder =
7570 to_intel_encoder(config->save_connector_encoders[count++]);
85f9eb71
DV		 7571 }
7572}
7573
5e2b584e
DV		 7574static void
7575intel_set_config_compute_mode_changes(struct drm_mode_set *set,
7576 struct intel_set_config *config)
7577{
7578
7579 /* We should be able to check here if the fb has the same properties
7580 * and then just flip_or_move it */
7581 if (set->crtc->fb != set->fb) {
7582 /* If we have no fb then treat it as a full mode set */
7583 if (set->crtc->fb == NULL) {
7584 DRM_DEBUG_KMS("crtc has no fb, full mode set\n");
7585 config->mode_changed = true;
7586 } else if (set->fb == NULL) {
7587 config->mode_changed = true;
7588 } else if (set->fb->depth != set->crtc->fb->depth) {
7589 config->mode_changed = true;
7590 } else if (set->fb->bits_per_pixel !=
7591 set->crtc->fb->bits_per_pixel) {
7592 config->mode_changed = true;
7593 } else
7594 config->fb_changed = true;
7595 }
7596
835c5873 7597 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
5e2b584e
DV		 7598 config->fb_changed = true;
7599
7600 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
7601 DRM_DEBUG_KMS("modes are different, full mode set\n");
7602 drm_mode_debug_printmodeline(&set->crtc->mode);
7603 drm_mode_debug_printmodeline(set->mode);
7604 config->mode_changed = true;
7605 }
7606}
7607
2e431051 7608static int
9a935856
DV		 7609intel_modeset_stage_output_state(struct drm_device *dev,
7610 struct drm_mode_set *set,
7611 struct intel_set_config *config)
50f56119 7612{
85f9eb71 7613 struct drm_crtc *new_crtc;
9a935856
DV		 7614 struct intel_connector *connector;
7615 struct intel_encoder *encoder;
2e431051 7616 int count, ro;
50f56119 7617
9a935856
DV		 7618 /* The upper layers ensure that we either disabl a crtc or have a list
7619 * of connectors. For paranoia, double-check this. */
7620 WARN_ON(!set->fb && (set->num_connectors != 0));
7621 WARN_ON(set->fb && (set->num_connectors == 0));
7622
50f56119 7623 count = 0;
9a935856
DV		 7624 list_for_each_entry(connector, &dev->mode_config.connector_list,
7625 base.head) {
7626 /* Otherwise traverse passed in connector list and get encoders
7627 * for them. */
50f56119 7628 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856
DV		 7629 if (set->connectors[ro] == &connector->base) {
7630 connector->new_encoder = connector->encoder;
50f56119
DV		 7631 break;
7632 }
7633 }
7634
9a935856
DV		 7635 /* If we disable the crtc, disable all its connectors. Also, if
7636 * the connector is on the changing crtc but not on the new
7637 * connector list, disable it. */
7638 if ((!set->fb || ro == set->num_connectors) &&
7639 connector->base.encoder &&
7640 connector->base.encoder->crtc == set->crtc) {
7641 connector->new_encoder = NULL;
7642
7643 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
7644 connector->base.base.id,
7645 drm_get_connector_name(&connector->base));
7646 }
7647
7648
7649 if (&connector->new_encoder->base != connector->base.encoder) {
50f56119 7650 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
5e2b584e 7651 config->mode_changed = true;
50f56119 7652 }
9a935856
DV		 7653
7654 /* Disable all disconnected encoders. */
7655 if (connector->base.status == connector_status_disconnected)
7656 connector->new_encoder = NULL;
50f56119 7657 }
9a935856 7658 /* connector->new_encoder is now updated for all connectors. */
50f56119 7659
9a935856 7660 /* Update crtc of enabled connectors. */
50f56119 7661 count = 0;
9a935856
DV		 7662 list_for_each_entry(connector, &dev->mode_config.connector_list,
7663 base.head) {
7664 if (!connector->new_encoder)
50f56119
DV		 7665 continue;
7666
9a935856 7667 new_crtc = connector->new_encoder->base.crtc;
50f56119
DV		 7668
7669 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856 7670 if (set->connectors[ro] == &connector->base)
50f56119
DV		 7671 new_crtc = set->crtc;
7672 }
7673
7674 /* Make sure the new CRTC will work with the encoder */
9a935856
DV		 7675 if (!intel_encoder_crtc_ok(&connector->new_encoder->base,
7676 new_crtc)) {
5e2b584e 7677 return -EINVAL;
50f56119 7678 }
9a935856
DV		 7679 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
7680
7681 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
7682 connector->base.base.id,
7683 drm_get_connector_name(&connector->base),
7684 new_crtc->base.id);
7685 }
7686
7687 /* Check for any encoders that needs to be disabled. */
7688 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7689 base.head) {
7690 list_for_each_entry(connector,
7691 &dev->mode_config.connector_list,
7692 base.head) {
7693 if (connector->new_encoder == encoder) {
7694 WARN_ON(!connector->new_encoder->new_crtc);
7695
7696 goto next_encoder;
7697 }
7698 }
7699 encoder->new_crtc = NULL;
7700next_encoder:
7701 /* Only now check for crtc changes so we don't miss encoders
7702 * that will be disabled. */
7703 if (&encoder->new_crtc->base != encoder->base.crtc) {
50f56119 7704 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
5e2b584e 7705 config->mode_changed = true;
50f56119
DV		 7706 }
7707 }
9a935856 7708 /* Now we've also updated encoder->new_crtc for all encoders. */
50f56119 7709
2e431051
DV		 7710 return 0;
7711}
7712
7713static int intel_crtc_set_config(struct drm_mode_set *set)
7714{
7715 struct drm_device *dev;
2e431051
DV		 7716 struct drm_mode_set save_set;
7717 struct intel_set_config *config;
7718 int ret;
2e431051 7719
8d3e375e
DV		 7720 BUG_ON(!set);
7721 BUG_ON(!set->crtc);
7722 BUG_ON(!set->crtc->helper_private);
2e431051
DV		 7723
7724 if (!set->mode)
7725 set->fb = NULL;
7726
431e50f7
DV		 7727 /* The fb helper likes to play gross jokes with ->mode_set_config.
7728 * Unfortunately the crtc helper doesn't do much at all for this case,
7729 * so we have to cope with this madness until the fb helper is fixed up. */
7730 if (set->fb && set->num_connectors == 0)
7731 return 0;
7732
2e431051
DV		 7733 if (set->fb) {
7734 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
7735 set->crtc->base.id, set->fb->base.id,
7736 (int)set->num_connectors, set->x, set->y);
7737 } else {
7738 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
2e431051
DV		 7739 }
7740
7741 dev = set->crtc->dev;
7742
7743 ret = -ENOMEM;
7744 config = kzalloc(sizeof(*config), GFP_KERNEL);
7745 if (!config)
7746 goto out_config;
7747
7748 ret = intel_set_config_save_state(dev, config);
7749 if (ret)
7750 goto out_config;
7751
7752 save_set.crtc = set->crtc;
7753 save_set.mode = &set->crtc->mode;
7754 save_set.x = set->crtc->x;
7755 save_set.y = set->crtc->y;
7756 save_set.fb = set->crtc->fb;
7757
7758 /* Compute whether we need a full modeset, only an fb base update or no
7759 * change at all. In the future we might also check whether only the
7760 * mode changed, e.g. for LVDS where we only change the panel fitter in
7761 * such cases. */
7762 intel_set_config_compute_mode_changes(set, config);
7763
9a935856 7764 ret = intel_modeset_stage_output_state(dev, set, config);
2e431051
DV		 7765 if (ret)
7766 goto fail;
7767
5e2b584e 7768 if (config->mode_changed) {
87f1faa6 7769 if (set->mode) {
50f56119
DV		 7770 DRM_DEBUG_KMS("attempting to set mode from"
7771 " userspace\n");
7772 drm_mode_debug_printmodeline(set->mode);
87f1faa6
DV		 7773 }
7774
7775 if (!intel_set_mode(set->crtc, set->mode,
7776 set->x, set->y, set->fb)) {
7777 DRM_ERROR("failed to set mode on [CRTC:%d]\n",
7778 set->crtc->base.id);
7779 ret = -EINVAL;
7780 goto fail;
7781 }
5e2b584e 7782 } else if (config->fb_changed) {
4f660f49 7783 ret = intel_pipe_set_base(set->crtc,
94352cf9 7784 set->x, set->y, set->fb);
50f56119
DV		 7785 }
7786
d9e55608
DV		 7787 intel_set_config_free(config);
7788
50f56119
DV		 7789 return 0;
7790
7791fail:
85f9eb71 7792 intel_set_config_restore_state(dev, config);
50f56119
DV		 7793
7794 /* Try to restore the config */
5e2b584e 7795 if (config->mode_changed &&
a6778b3c
DV		 7796 !intel_set_mode(save_set.crtc, save_set.mode,
7797 save_set.x, save_set.y, save_set.fb))
50f56119
DV		 7798 DRM_ERROR("failed to restore config after modeset failure\n");
7799
d9e55608
DV		 7800out_config:
7801 intel_set_config_free(config);
50f56119
DV		 7802 return ret;
7803}
f6e5b160
CW		 7804
7805static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160
CW		 7806 .cursor_set = intel_crtc_cursor_set,
7807 .cursor_move = intel_crtc_cursor_move,
7808 .gamma_set = intel_crtc_gamma_set,
50f56119 7809 .set_config = intel_crtc_set_config,
f6e5b160
CW		 7810 .destroy = intel_crtc_destroy,
7811 .page_flip = intel_crtc_page_flip,
7812};
7813
79f689aa
PZ		 7814static void intel_cpu_pll_init(struct drm_device *dev)
7815{
affa9354 7816 if (HAS_DDI(dev))
79f689aa
PZ		 7817 intel_ddi_pll_init(dev);
7818}
7819
ee7b9f93
JB		 7820static void intel_pch_pll_init(struct drm_device *dev)
7821{
7822 drm_i915_private_t *dev_priv = dev->dev_private;
7823 int i;
7824
7825 if (dev_priv->num_pch_pll == 0) {
7826 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
7827 return;
7828 }
7829
7830 for (i = 0; i < dev_priv->num_pch_pll; i++) {
7831 dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i);
7832 dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i);
7833 dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i);
7834 }
7835}
7836
b358d0a6 7837static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 7838{
22fd0fab 7839 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 7840 struct intel_crtc *intel_crtc;
7841 int i;
7842
7843 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
7844 if (intel_crtc == NULL)
7845 return;
7846
7847 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
7848
7849 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 7850 for (i = 0; i < 256; i++) {
7851 intel_crtc->lut_r[i] = i;
7852 intel_crtc->lut_g[i] = i;
7853 intel_crtc->lut_b[i] = i;
7854 }
7855
80824003
JB		 7856 /* Swap pipes & planes for FBC on pre-965 */
7857 intel_crtc->pipe = pipe;
7858 intel_crtc->plane = pipe;
a5c961d1 7859 intel_crtc->cpu_transcoder = pipe;
e2e767ab 7860 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 7861 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 7862 intel_crtc->plane = !pipe;
80824003
JB		 7863 }
7864
22fd0fab
JB		 7865 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
7866 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
7867 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
7868 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
7869
5a354204 7870 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3 7871
79e53945 7872 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 7873}
7874
08d7b3d1 7875int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 7876 struct drm_file *file)
08d7b3d1 7877{
08d7b3d1 7878 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 7879 struct drm_mode_object *drmmode_obj;
7880 struct intel_crtc *crtc;
08d7b3d1 7881
1cff8f6b
DV		 7882 if (!drm_core_check_feature(dev, DRIVER_MODESET))
7883 return -ENODEV;
08d7b3d1 7884
c05422d5
DV		 7885 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
7886 DRM_MODE_OBJECT_CRTC);
08d7b3d1 7887
c05422d5 7888 if (!drmmode_obj) {
08d7b3d1
CW		 7889 DRM_ERROR("no such CRTC id\n");
7890 return -EINVAL;
7891 }
7892
c05422d5
DV		 7893 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
7894 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 7895
c05422d5 7896 return 0;
08d7b3d1
CW		 7897}
7898
66a9278e 7899static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 7900{
66a9278e
DV		 7901 struct drm_device *dev = encoder->base.dev;
7902 struct intel_encoder *source_encoder;
79e53945 7903 int index_mask = 0;
79e53945
JB		 7904 int entry = 0;
7905
66a9278e
DV		 7906 list_for_each_entry(source_encoder,
7907 &dev->mode_config.encoder_list, base.head) {
7908
7909 if (encoder == source_encoder)
79e53945 7910 index_mask |= (1 << entry);
66a9278e
DV		 7911
7912 /* Intel hw has only one MUX where enocoders could be cloned. */
7913 if (encoder->cloneable && source_encoder->cloneable)
7914 index_mask |= (1 << entry);
7915
79e53945
JB		 7916 entry++;
7917 }
4ef69c7a 7918
79e53945
JB		 7919 return index_mask;
7920}
7921
4d302442
CW		 7922static bool has_edp_a(struct drm_device *dev)
7923{
7924 struct drm_i915_private *dev_priv = dev->dev_private;
7925
7926 if (!IS_MOBILE(dev))
7927 return false;
7928
7929 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
7930 return false;
7931
7932 if (IS_GEN5(dev) &&
7933 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
7934 return false;
7935
7936 return true;
7937}
7938
79e53945
JB		 7939static void intel_setup_outputs(struct drm_device *dev)
7940{
725e30ad 7941 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 7942 struct intel_encoder *encoder;
cb0953d7 7943 bool dpd_is_edp = false;
f3cfcba6 7944 bool has_lvds;
79e53945 7945
f3cfcba6 7946 has_lvds = intel_lvds_init(dev);
c5d1b51d
CW		 7947 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
7948 /* disable the panel fitter on everything but LVDS */
7949 I915_WRITE(PFIT_CONTROL, 0);
7950 }
79e53945 7951
affa9354 7952 if (!(HAS_DDI(dev) && (I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES)))
79935fca 7953 intel_crt_init(dev);
cb0953d7 7954
affa9354 7955 if (HAS_DDI(dev)) {
0e72a5b5
ED		 7956 int found;
7957
7958 /* Haswell uses DDI functions to detect digital outputs */
7959 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
7960 /* DDI A only supports eDP */
7961 if (found)
7962 intel_ddi_init(dev, PORT_A);
7963
7964 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
7965 * register */
7966 found = I915_READ(SFUSE_STRAP);
7967
7968 if (found & SFUSE_STRAP_DDIB_DETECTED)
7969 intel_ddi_init(dev, PORT_B);
7970 if (found & SFUSE_STRAP_DDIC_DETECTED)
7971 intel_ddi_init(dev, PORT_C);
7972 if (found & SFUSE_STRAP_DDID_DETECTED)
7973 intel_ddi_init(dev, PORT_D);
7974 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7 7975 int found;
270b3042
DV		 7976 dpd_is_edp = intel_dpd_is_edp(dev);
7977
7978 if (has_edp_a(dev))
7979 intel_dp_init(dev, DP_A, PORT_A);
cb0953d7 7980
30ad48b7 7981 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca 7982 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 7983 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 7984 if (!found)
08d644ad 7985 intel_hdmi_init(dev, HDMIB, PORT_B);
5eb08b69 7986 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 7987 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 7988 }
7989
7990 if (I915_READ(HDMIC) & PORT_DETECTED)
08d644ad 7991 intel_hdmi_init(dev, HDMIC, PORT_C);
30ad48b7 7992
b708a1d5 7993 if (!dpd_is_edp && I915_READ(HDMID) & PORT_DETECTED)
08d644ad 7994 intel_hdmi_init(dev, HDMID, PORT_D);
30ad48b7 7995
5eb08b69 7996 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 7997 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 7998
270b3042 7999 if (I915_READ(PCH_DP_D) & DP_DETECTED)
ab9d7c30 8000 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d
JB		 8001 } else if (IS_VALLEYVIEW(dev)) {
8002 int found;
8003
19c03924
GB		 8004 /* Check for built-in panel first. Shares lanes with HDMI on SDVOC */
8005 if (I915_READ(DP_C) & DP_DETECTED)
8006 intel_dp_init(dev, DP_C, PORT_C);
8007
4a87d65d
JB		 8008 if (I915_READ(SDVOB) & PORT_DETECTED) {
8009 /* SDVOB multiplex with HDMIB */
8010 found = intel_sdvo_init(dev, SDVOB, true);
8011 if (!found)
08d644ad 8012 intel_hdmi_init(dev, SDVOB, PORT_B);
4a87d65d 8013 if (!found && (I915_READ(DP_B) & DP_DETECTED))
ab9d7c30 8014 intel_dp_init(dev, DP_B, PORT_B);
4a87d65d
JB		 8015 }
8016
8017 if (I915_READ(SDVOC) & PORT_DETECTED)
08d644ad 8018 intel_hdmi_init(dev, SDVOC, PORT_C);
5eb08b69 8019
103a196f 8020 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 8021 bool found = false;
7d57382e 8022
725e30ad 8023 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 8024 DRM_DEBUG_KMS("probing SDVOB\n");
eef4eacb 8025 found = intel_sdvo_init(dev, SDVOB, true);
b01f2c3a
JB		 8026 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
8027 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
08d644ad 8028 intel_hdmi_init(dev, SDVOB, PORT_B);
b01f2c3a 8029 }
27185ae1 8030
b01f2c3a
JB		 8031 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
8032 DRM_DEBUG_KMS("probing DP_B\n");
ab9d7c30 8033 intel_dp_init(dev, DP_B, PORT_B);
b01f2c3a 8034 }
725e30ad 8035 }
13520b05
KH		 8036
8037 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 8038
b01f2c3a
JB		 8039 if (I915_READ(SDVOB) & SDVO_DETECTED) {
8040 DRM_DEBUG_KMS("probing SDVOC\n");
eef4eacb 8041 found = intel_sdvo_init(dev, SDVOC, false);
b01f2c3a 8042 }
27185ae1
ML		 8043
8044 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
8045
b01f2c3a
JB		 8046 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
8047 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
08d644ad 8048 intel_hdmi_init(dev, SDVOC, PORT_C);
b01f2c3a
JB		 8049 }
8050 if (SUPPORTS_INTEGRATED_DP(dev)) {
8051 DRM_DEBUG_KMS("probing DP_C\n");
ab9d7c30 8052 intel_dp_init(dev, DP_C, PORT_C);
b01f2c3a 8053 }
725e30ad 8054 }
27185ae1 8055
b01f2c3a
JB		 8056 if (SUPPORTS_INTEGRATED_DP(dev) &&
8057 (I915_READ(DP_D) & DP_DETECTED)) {
8058 DRM_DEBUG_KMS("probing DP_D\n");
ab9d7c30 8059 intel_dp_init(dev, DP_D, PORT_D);
b01f2c3a 8060 }
bad720ff 8061 } else if (IS_GEN2(dev))
79e53945
JB		 8062 intel_dvo_init(dev);
8063
103a196f 8064 if (SUPPORTS_TV(dev))
79e53945
JB		 8065 intel_tv_init(dev);
8066
4ef69c7a
CW		 8067 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
8068 encoder->base.possible_crtcs = encoder->crtc_mask;
8069 encoder->base.possible_clones =
66a9278e 8070 intel_encoder_clones(encoder);
79e53945 8071 }
47356eb6 8072
40579abe 8073 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
9fb526db 8074 ironlake_init_pch_refclk(dev);
270b3042
DV		 8075
8076 drm_helper_move_panel_connectors_to_head(dev);
79e53945
JB		 8077}
8078
8079static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
8080{
8081 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 8082
8083 drm_framebuffer_cleanup(fb);
05394f39 8084 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 8085
8086 kfree(intel_fb);
8087}
8088
8089static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 8090 struct drm_file *file,
79e53945
JB		 8091 unsigned int *handle)
8092{
8093 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 8094 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 8095
05394f39 8096 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 8097}
8098
8099static const struct drm_framebuffer_funcs intel_fb_funcs = {
8100 .destroy = intel_user_framebuffer_destroy,
8101 .create_handle = intel_user_framebuffer_create_handle,
8102};
8103
38651674
DA		 8104int intel_framebuffer_init(struct drm_device *dev,
8105 struct intel_framebuffer *intel_fb,
308e5bcb 8106 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 8107 struct drm_i915_gem_object *obj)
79e53945 8108{
79e53945
JB		 8109 int ret;
8110
05394f39 8111 if (obj->tiling_mode == I915_TILING_Y)
57cd6508
CW		 8112 return -EINVAL;
8113
308e5bcb 8114 if (mode_cmd->pitches[0] & 63)
57cd6508
CW		 8115 return -EINVAL;
8116
5d7bd705
VS		 8117 /* FIXME <= Gen4 stride limits are bit unclear */
8118 if (mode_cmd->pitches[0] > 32768)
8119 return -EINVAL;
8120
8121 if (obj->tiling_mode != I915_TILING_NONE &&
8122 mode_cmd->pitches[0] != obj->stride)
8123 return -EINVAL;
8124
57779d06 8125 /* Reject formats not supported by any plane early. */
308e5bcb 8126 switch (mode_cmd->pixel_format) {
57779d06 8127 case DRM_FORMAT_C8:
04b3924d
VS		 8128 case DRM_FORMAT_RGB565:
8129 case DRM_FORMAT_XRGB8888:
8130 case DRM_FORMAT_ARGB8888:
57779d06
VS		 8131 break;
8132 case DRM_FORMAT_XRGB1555:
8133 case DRM_FORMAT_ARGB1555:
8134 if (INTEL_INFO(dev)->gen > 3)
8135 return -EINVAL;
8136 break;
8137 case DRM_FORMAT_XBGR8888:
8138 case DRM_FORMAT_ABGR8888:
04b3924d
VS		 8139 case DRM_FORMAT_XRGB2101010:
8140 case DRM_FORMAT_ARGB2101010:
57779d06
VS		 8141 case DRM_FORMAT_XBGR2101010:
8142 case DRM_FORMAT_ABGR2101010:
8143 if (INTEL_INFO(dev)->gen < 4)
8144 return -EINVAL;
b5626747 8145 break;
04b3924d
VS		 8146 case DRM_FORMAT_YUYV:
8147 case DRM_FORMAT_UYVY:
8148 case DRM_FORMAT_YVYU:
8149 case DRM_FORMAT_VYUY:
57779d06
VS		 8150 if (INTEL_INFO(dev)->gen < 6)
8151 return -EINVAL;
57cd6508
CW		 8152 break;
8153 default:
57779d06 8154 DRM_DEBUG_KMS("unsupported pixel format 0x%08x\n", mode_cmd->pixel_format);
57cd6508
CW		 8155 return -EINVAL;
8156 }
8157
90f9a336
VS		 8158 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
8159 if (mode_cmd->offsets[0] != 0)
8160 return -EINVAL;
8161
79e53945
JB		 8162 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
8163 if (ret) {
8164 DRM_ERROR("framebuffer init failed %d\n", ret);
8165 return ret;
8166 }
8167
8168 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
79e53945 8169 intel_fb->obj = obj;
79e53945
JB		 8170 return 0;
8171}
8172
79e53945
JB		 8173static struct drm_framebuffer *
8174intel_user_framebuffer_create(struct drm_device *dev,
8175 struct drm_file *filp,
308e5bcb 8176 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 8177{
05394f39 8178 struct drm_i915_gem_object *obj;
79e53945 8179
308e5bcb
JB		 8180 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
8181 mode_cmd->handles[0]));
c8725226 8182 if (&obj->base == NULL)
cce13ff7 8183 return ERR_PTR(-ENOENT);
79e53945 8184
d2dff872 8185 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 8186}
8187
79e53945 8188static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 8189 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 8190 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 8191};
8192
e70236a8
JB		 8193/* Set up chip specific display functions */
8194static void intel_init_display(struct drm_device *dev)
8195{
8196 struct drm_i915_private *dev_priv = dev->dev_private;
8197
8198 /* We always want a DPMS function */
affa9354 8199 if (HAS_DDI(dev)) {
09b4ddf9 8200 dev_priv->display.crtc_mode_set = haswell_crtc_mode_set;
4f771f10
PZ		 8201 dev_priv->display.crtc_enable = haswell_crtc_enable;
8202 dev_priv->display.crtc_disable = haswell_crtc_disable;
6441ab5f 8203 dev_priv->display.off = haswell_crtc_off;
09b4ddf9
PZ		 8204 dev_priv->display.update_plane = ironlake_update_plane;
8205 } else if (HAS_PCH_SPLIT(dev)) {
f564048e 8206 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 8207 dev_priv->display.crtc_enable = ironlake_crtc_enable;
8208 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 8209 dev_priv->display.off = ironlake_crtc_off;
17638cd6 8210 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 8211 } else {
f564048e 8212 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 8213 dev_priv->display.crtc_enable = i9xx_crtc_enable;
8214 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 8215 dev_priv->display.off = i9xx_crtc_off;
17638cd6 8216 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 8217 }
e70236a8 8218
e70236a8 8219 /* Returns the core display clock speed */
25eb05fc
JB		 8220 if (IS_VALLEYVIEW(dev))
8221 dev_priv->display.get_display_clock_speed =
8222 valleyview_get_display_clock_speed;
8223 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 8224 dev_priv->display.get_display_clock_speed =
8225 i945_get_display_clock_speed;
8226 else if (IS_I915G(dev))
8227 dev_priv->display.get_display_clock_speed =
8228 i915_get_display_clock_speed;
f2b115e6 8229 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 8230 dev_priv->display.get_display_clock_speed =
8231 i9xx_misc_get_display_clock_speed;
8232 else if (IS_I915GM(dev))
8233 dev_priv->display.get_display_clock_speed =
8234 i915gm_get_display_clock_speed;
8235 else if (IS_I865G(dev))
8236 dev_priv->display.get_display_clock_speed =
8237 i865_get_display_clock_speed;
f0f8a9ce 8238 else if (IS_I85X(dev))
e70236a8
JB		 8239 dev_priv->display.get_display_clock_speed =
8240 i855_get_display_clock_speed;
8241 else /* 852, 830 */
8242 dev_priv->display.get_display_clock_speed =
8243 i830_get_display_clock_speed;
8244
7f8a8569 8245 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 8246 if (IS_GEN5(dev)) {
674cf967 8247 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 8248 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 8249 } else if (IS_GEN6(dev)) {
674cf967 8250 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 8251 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 8252 } else if (IS_IVYBRIDGE(dev)) {
8253 /* FIXME: detect B0+ stepping and use auto training */
8254 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 8255 dev_priv->display.write_eld = ironlake_write_eld;
01a415fd
DV		 8256 dev_priv->display.modeset_global_resources =
8257 ivb_modeset_global_resources;
c82e4d26
ED		 8258 } else if (IS_HASWELL(dev)) {
8259 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 8260 dev_priv->display.write_eld = haswell_write_eld;
7f8a8569
ZW		 8261 } else
8262 dev_priv->display.update_wm = NULL;
6067aaea 8263 } else if (IS_G4X(dev)) {
e0dac65e 8264 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 8265 }
8c9f3aaf
JB		 8266
8267 /* Default just returns -ENODEV to indicate unsupported */
8268 dev_priv->display.queue_flip = intel_default_queue_flip;
8269
8270 switch (INTEL_INFO(dev)->gen) {
8271 case 2:
8272 dev_priv->display.queue_flip = intel_gen2_queue_flip;
8273 break;
8274
8275 case 3:
8276 dev_priv->display.queue_flip = intel_gen3_queue_flip;
8277 break;
8278
8279 case 4:
8280 case 5:
8281 dev_priv->display.queue_flip = intel_gen4_queue_flip;
8282 break;
8283
8284 case 6:
8285 dev_priv->display.queue_flip = intel_gen6_queue_flip;
8286 break;
7c9017e5
JB		 8287 case 7:
8288 dev_priv->display.queue_flip = intel_gen7_queue_flip;
8289 break;
8c9f3aaf 8290 }
e70236a8
JB		 8291}
8292
b690e96c
JB		 8293/*
8294 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
8295 * resume, or other times. This quirk makes sure that's the case for
8296 * affected systems.
8297 */
0206e353 8298static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 8299{
8300 struct drm_i915_private *dev_priv = dev->dev_private;
8301
8302 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 8303 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 8304}
8305
435793df
KP		 8306/*
8307 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
8308 */
8309static void quirk_ssc_force_disable(struct drm_device *dev)
8310{
8311 struct drm_i915_private *dev_priv = dev->dev_private;
8312 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 8313 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 8314}
8315
4dca20ef 8316/*
5a15ab5b
CE		 8317 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
8318 * brightness value
4dca20ef
CE		 8319 */
8320static void quirk_invert_brightness(struct drm_device *dev)
8321{
8322 struct drm_i915_private *dev_priv = dev->dev_private;
8323 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 8324 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 8325}
8326
b690e96c
JB		 8327struct intel_quirk {
8328 int device;
8329 int subsystem_vendor;
8330 int subsystem_device;
8331 void (*hook)(struct drm_device *dev);
8332};
8333
5f85f176
EE		 8334/* For systems that don't have a meaningful PCI subdevice/subvendor ID */
8335struct intel_dmi_quirk {
8336 void (*hook)(struct drm_device *dev);
8337 const struct dmi_system_id (*dmi_id_list)[];
8338};
8339
8340static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
8341{
8342 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
8343 return 1;
8344}
8345
8346static const struct intel_dmi_quirk intel_dmi_quirks[] = {
8347 {
8348 .dmi_id_list = &(const struct dmi_system_id[]) {
8349 {
8350 .callback = intel_dmi_reverse_brightness,
8351 .ident = "NCR Corporation",
8352 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
8353 DMI_MATCH(DMI_PRODUCT_NAME, ""),
8354 },
8355 },
8356 { } /* terminating entry */
8357 },
8358 .hook = quirk_invert_brightness,
8359 },
8360};
8361
c43b5634 8362static struct intel_quirk intel_quirks[] = {
b690e96c 8363 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 8364 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 8365
b690e96c
JB		 8366 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
8367 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
8368
b690e96c
JB		 8369 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
8370 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
8371
ccd0d36e 8372 /* 830/845 need to leave pipe A & dpll A up */
b690e96c 8373 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 8374 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 8375
8376 /* Lenovo U160 cannot use SSC on LVDS */
8377 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 8378
8379 /* Sony Vaio Y cannot use SSC on LVDS */
8380 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 8381
8382 /* Acer Aspire 5734Z must invert backlight brightness */
8383 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
b690e96c
JB		 8384};
8385
8386static void intel_init_quirks(struct drm_device *dev)
8387{
8388 struct pci_dev *d = dev->pdev;
8389 int i;
8390
8391 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
8392 struct intel_quirk *q = &intel_quirks[i];
8393
8394 if (d->device == q->device &&
8395 (d->subsystem_vendor == q->subsystem_vendor ||
8396 q->subsystem_vendor == PCI_ANY_ID) &&
8397 (d->subsystem_device == q->subsystem_device ||
8398 q->subsystem_device == PCI_ANY_ID))
8399 q->hook(dev);
8400 }
5f85f176
EE		 8401 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
8402 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
8403 intel_dmi_quirks[i].hook(dev);
8404 }
b690e96c
JB		 8405}
8406
9cce37f4
JB		 8407/* Disable the VGA plane that we never use */
8408static void i915_disable_vga(struct drm_device *dev)
8409{
8410 struct drm_i915_private *dev_priv = dev->dev_private;
8411 u8 sr1;
8412 u32 vga_reg;
8413
8414 if (HAS_PCH_SPLIT(dev))
8415 vga_reg = CPU_VGACNTRL;
8416 else
8417 vga_reg = VGACNTRL;
8418
8419 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 8420 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 8421 sr1 = inb(VGA_SR_DATA);
8422 outb(sr1 | 1<<5, VGA_SR_DATA);
8423 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
8424 udelay(300);
8425
8426 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
8427 POSTING_READ(vga_reg);
8428}
8429
f817586c
DV		 8430void intel_modeset_init_hw(struct drm_device *dev)
8431{
0232e927
ED		 8432 /* We attempt to init the necessary power wells early in the initialization
8433 * time, so the subsystems that expect power to be enabled can work.
8434 */
8435 intel_init_power_wells(dev);
8436
a8f78b58
ED		 8437 intel_prepare_ddi(dev);
8438
f817586c
DV		 8439 intel_init_clock_gating(dev);
8440
79f5b2c7 8441 mutex_lock(&dev->struct_mutex);
8090c6b9 8442 intel_enable_gt_powersave(dev);
79f5b2c7 8443 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 8444}
8445
79e53945
JB		 8446void intel_modeset_init(struct drm_device *dev)
8447{
652c393a 8448 struct drm_i915_private *dev_priv = dev->dev_private;
b840d907 8449 int i, ret;
79e53945
JB		 8450
8451 drm_mode_config_init(dev);
8452
8453 dev->mode_config.min_width = 0;
8454 dev->mode_config.min_height = 0;
8455
019d96cb
DA		 8456 dev->mode_config.preferred_depth = 24;
8457 dev->mode_config.prefer_shadow = 1;
8458
e6ecefaa 8459 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 8460
b690e96c
JB		 8461 intel_init_quirks(dev);
8462
1fa61106
ED		 8463 intel_init_pm(dev);
8464
e70236a8
JB		 8465 intel_init_display(dev);
8466
a6c45cf0
CW		 8467 if (IS_GEN2(dev)) {
8468 dev->mode_config.max_width = 2048;
8469 dev->mode_config.max_height = 2048;
8470 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 8471 dev->mode_config.max_width = 4096;
8472 dev->mode_config.max_height = 4096;
79e53945 8473 } else {
a6c45cf0
CW		 8474 dev->mode_config.max_width = 8192;
8475 dev->mode_config.max_height = 8192;
79e53945 8476 }
dd2757f8 8477 dev->mode_config.fb_base = dev_priv->mm.gtt_base_addr;
79e53945 8478
28c97730 8479 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 8480 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 8481
a3524f1b 8482 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945 8483 intel_crtc_init(dev, i);
00c2064b
JB		 8484 ret = intel_plane_init(dev, i);
8485 if (ret)
8486 DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret);
79e53945
JB		 8487 }
8488
79f689aa 8489 intel_cpu_pll_init(dev);
ee7b9f93
JB		 8490 intel_pch_pll_init(dev);
8491
9cce37f4
JB		 8492 /* Just disable it once at startup */
8493 i915_disable_vga(dev);
79e53945 8494 intel_setup_outputs(dev);
11be49eb
CW		 8495
8496 /* Just in case the BIOS is doing something questionable. */
8497 intel_disable_fbc(dev);
2c7111db
CW		 8498}
8499
24929352
DV		 8500static void
8501intel_connector_break_all_links(struct intel_connector *connector)
8502{
8503 connector->base.dpms = DRM_MODE_DPMS_OFF;
8504 connector->base.encoder = NULL;
8505 connector->encoder->connectors_active = false;
8506 connector->encoder->base.crtc = NULL;
8507}
8508
7fad798e
DV		 8509static void intel_enable_pipe_a(struct drm_device *dev)
8510{
8511 struct intel_connector *connector;
8512 struct drm_connector *crt = NULL;
8513 struct intel_load_detect_pipe load_detect_temp;
8514
8515 /* We can't just switch on the pipe A, we need to set things up with a
8516 * proper mode and output configuration. As a gross hack, enable pipe A
8517 * by enabling the load detect pipe once. */
8518 list_for_each_entry(connector,
8519 &dev->mode_config.connector_list,
8520 base.head) {
8521 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
8522 crt = &connector->base;
8523 break;
8524 }
8525 }
8526
8527 if (!crt)
8528 return;
8529
8530 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp))
8531 intel_release_load_detect_pipe(crt, &load_detect_temp);
8532
652c393a 8533
7fad798e
DV		 8534}
8535
fa555837
DV		 8536static bool
8537intel_check_plane_mapping(struct intel_crtc *crtc)
8538{
8539 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
8540 u32 reg, val;
8541
8542 if (dev_priv->num_pipe == 1)
8543 return true;
8544
8545 reg = DSPCNTR(!crtc->plane);
8546 val = I915_READ(reg);
8547
8548 if ((val & DISPLAY_PLANE_ENABLE) &&
8549 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
8550 return false;
8551
8552 return true;
8553}
8554
24929352
DV		 8555static void intel_sanitize_crtc(struct intel_crtc *crtc)
8556{
8557 struct drm_device *dev = crtc->base.dev;
8558 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837 8559 u32 reg;
24929352 8560
24929352 8561 /* Clear any frame start delays used for debugging left by the BIOS */
702e7a56 8562 reg = PIPECONF(crtc->cpu_transcoder);
24929352
DV		 8563 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
8564
8565 /* We need to sanitize the plane -> pipe mapping first because this will
fa555837
DV		 8566 * disable the crtc (and hence change the state) if it is wrong. Note
8567 * that gen4+ has a fixed plane -> pipe mapping. */
8568 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
24929352
DV		 8569 struct intel_connector *connector;
8570 bool plane;
8571
24929352
DV		 8572 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
8573 crtc->base.base.id);
8574
8575 /* Pipe has the wrong plane attached and the plane is active.
8576 * Temporarily change the plane mapping and disable everything
8577 * ... */
8578 plane = crtc->plane;
8579 crtc->plane = !plane;
8580 dev_priv->display.crtc_disable(&crtc->base);
8581 crtc->plane = plane;
8582
8583 /* ... and break all links. */
8584 list_for_each_entry(connector, &dev->mode_config.connector_list,
8585 base.head) {
8586 if (connector->encoder->base.crtc != &crtc->base)
8587 continue;
8588
8589 intel_connector_break_all_links(connector);
8590 }
8591
8592 WARN_ON(crtc->active);
8593 crtc->base.enabled = false;
8594 }
24929352 8595
7fad798e
DV		 8596 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
8597 crtc->pipe == PIPE_A && !crtc->active) {
8598 /* BIOS forgot to enable pipe A, this mostly happens after
8599 * resume. Force-enable the pipe to fix this, the update_dpms
8600 * call below we restore the pipe to the right state, but leave
8601 * the required bits on. */
8602 intel_enable_pipe_a(dev);
8603 }
8604
24929352
DV		 8605 /* Adjust the state of the output pipe according to whether we
8606 * have active connectors/encoders. */
8607 intel_crtc_update_dpms(&crtc->base);
8608
8609 if (crtc->active != crtc->base.enabled) {
8610 struct intel_encoder *encoder;
8611
8612 /* This can happen either due to bugs in the get_hw_state
8613 * functions or because the pipe is force-enabled due to the
8614 * pipe A quirk. */
8615 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
8616 crtc->base.base.id,
8617 crtc->base.enabled ? "enabled" : "disabled",
8618 crtc->active ? "enabled" : "disabled");
8619
8620 crtc->base.enabled = crtc->active;
8621
8622 /* Because we only establish the connector -> encoder ->
8623 * crtc links if something is active, this means the
8624 * crtc is now deactivated. Break the links. connector
8625 * -> encoder links are only establish when things are
8626 * actually up, hence no need to break them. */
8627 WARN_ON(crtc->active);
8628
8629 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
8630 WARN_ON(encoder->connectors_active);
8631 encoder->base.crtc = NULL;
8632 }
8633 }
8634}
8635
8636static void intel_sanitize_encoder(struct intel_encoder *encoder)
8637{
8638 struct intel_connector *connector;
8639 struct drm_device *dev = encoder->base.dev;
8640
8641 /* We need to check both for a crtc link (meaning that the
8642 * encoder is active and trying to read from a pipe) and the
8643 * pipe itself being active. */
8644 bool has_active_crtc = encoder->base.crtc &&
8645 to_intel_crtc(encoder->base.crtc)->active;
8646
8647 if (encoder->connectors_active && !has_active_crtc) {
8648 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
8649 encoder->base.base.id,
8650 drm_get_encoder_name(&encoder->base));
8651
8652 /* Connector is active, but has no active pipe. This is
8653 * fallout from our resume register restoring. Disable
8654 * the encoder manually again. */
8655 if (encoder->base.crtc) {
8656 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
8657 encoder->base.base.id,
8658 drm_get_encoder_name(&encoder->base));
8659 encoder->disable(encoder);
8660 }
8661
8662 /* Inconsistent output/port/pipe state happens presumably due to
8663 * a bug in one of the get_hw_state functions. Or someplace else
8664 * in our code, like the register restore mess on resume. Clamp
8665 * things to off as a safer default. */
8666 list_for_each_entry(connector,
8667 &dev->mode_config.connector_list,
8668 base.head) {
8669 if (connector->encoder != encoder)
8670 continue;
8671
8672 intel_connector_break_all_links(connector);
8673 }
8674 }
8675 /* Enabled encoders without active connectors will be fixed in
8676 * the crtc fixup. */
8677}
8678
8679/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
8680 * and i915 state tracking structures. */
45e2b5f6
DV		 8681void intel_modeset_setup_hw_state(struct drm_device *dev,
8682 bool force_restore)
24929352
DV		 8683{
8684 struct drm_i915_private *dev_priv = dev->dev_private;
8685 enum pipe pipe;
8686 u32 tmp;
8687 struct intel_crtc *crtc;
8688 struct intel_encoder *encoder;
8689 struct intel_connector *connector;
8690
affa9354 8691 if (HAS_DDI(dev)) {
e28d54cb
PZ		 8692 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
8693
8694 if (tmp & TRANS_DDI_FUNC_ENABLE) {
8695 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
8696 case TRANS_DDI_EDP_INPUT_A_ON:
8697 case TRANS_DDI_EDP_INPUT_A_ONOFF:
8698 pipe = PIPE_A;
8699 break;
8700 case TRANS_DDI_EDP_INPUT_B_ONOFF:
8701 pipe = PIPE_B;
8702 break;
8703 case TRANS_DDI_EDP_INPUT_C_ONOFF:
8704 pipe = PIPE_C;
8705 break;
8706 }
8707
8708 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8709 crtc->cpu_transcoder = TRANSCODER_EDP;
8710
8711 DRM_DEBUG_KMS("Pipe %c using transcoder EDP\n",
8712 pipe_name(pipe));
8713 }
8714 }
8715
24929352
DV		 8716 for_each_pipe(pipe) {
8717 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8718
702e7a56 8719 tmp = I915_READ(PIPECONF(crtc->cpu_transcoder));
24929352
DV		 8720 if (tmp & PIPECONF_ENABLE)
8721 crtc->active = true;
8722 else
8723 crtc->active = false;
8724
8725 crtc->base.enabled = crtc->active;
8726
8727 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
8728 crtc->base.base.id,
8729 crtc->active ? "enabled" : "disabled");
8730 }
8731
affa9354 8732 if (HAS_DDI(dev))
6441ab5f
PZ		 8733 intel_ddi_setup_hw_pll_state(dev);
8734
24929352
DV		 8735 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8736 base.head) {
8737 pipe = 0;
8738
8739 if (encoder->get_hw_state(encoder, &pipe)) {
8740 encoder->base.crtc =
8741 dev_priv->pipe_to_crtc_mapping[pipe];
8742 } else {
8743 encoder->base.crtc = NULL;
8744 }
8745
8746 encoder->connectors_active = false;
8747 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
8748 encoder->base.base.id,
8749 drm_get_encoder_name(&encoder->base),
8750 encoder->base.crtc ? "enabled" : "disabled",
8751 pipe);
8752 }
8753
8754 list_for_each_entry(connector, &dev->mode_config.connector_list,
8755 base.head) {
8756 if (connector->get_hw_state(connector)) {
8757 connector->base.dpms = DRM_MODE_DPMS_ON;
8758 connector->encoder->connectors_active = true;
8759 connector->base.encoder = &connector->encoder->base;
8760 } else {
8761 connector->base.dpms = DRM_MODE_DPMS_OFF;
8762 connector->base.encoder = NULL;
8763 }
8764 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
8765 connector->base.base.id,
8766 drm_get_connector_name(&connector->base),
8767 connector->base.encoder ? "enabled" : "disabled");
8768 }
8769
8770 /* HW state is read out, now we need to sanitize this mess. */
8771 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8772 base.head) {
8773 intel_sanitize_encoder(encoder);
8774 }
8775
8776 for_each_pipe(pipe) {
8777 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8778 intel_sanitize_crtc(crtc);
8779 }
9a935856 8780
45e2b5f6
DV		 8781 if (force_restore) {
8782 for_each_pipe(pipe) {
8783 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8784 intel_set_mode(&crtc->base, &crtc->base.mode,
8785 crtc->base.x, crtc->base.y, crtc->base.fb);
8786 }
8787 } else {
8788 intel_modeset_update_staged_output_state(dev);
8789 }
8af6cf88
DV		 8790
8791 intel_modeset_check_state(dev);
2e938892
DV		 8792
8793 drm_mode_config_reset(dev);
2c7111db
CW		 8794}
8795
8796void intel_modeset_gem_init(struct drm_device *dev)
8797{
1833b134 8798 intel_modeset_init_hw(dev);
02e792fb
DV		 8799
8800 intel_setup_overlay(dev);
24929352 8801
45e2b5f6 8802 intel_modeset_setup_hw_state(dev, false);
79e53945
JB		 8803}
8804
8805void intel_modeset_cleanup(struct drm_device *dev)
8806{
652c393a
JB		 8807 struct drm_i915_private *dev_priv = dev->dev_private;
8808 struct drm_crtc *crtc;
8809 struct intel_crtc *intel_crtc;
8810
f87ea761 8811 drm_kms_helper_poll_fini(dev);
652c393a
JB		 8812 mutex_lock(&dev->struct_mutex);
8813
723bfd70
JB		 8814 intel_unregister_dsm_handler();
8815
8816
652c393a
JB		 8817 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8818 /* Skip inactive CRTCs */
8819 if (!crtc->fb)
8820 continue;
8821
8822 intel_crtc = to_intel_crtc(crtc);
3dec0095 8823 intel_increase_pllclock(crtc);
652c393a
JB		 8824 }
8825
973d04f9 8826 intel_disable_fbc(dev);
e70236a8 8827
8090c6b9 8828 intel_disable_gt_powersave(dev);
0cdab21f 8829
930ebb46
DV		 8830 ironlake_teardown_rc6(dev);
8831
57f350b6
JB		 8832 if (IS_VALLEYVIEW(dev))
8833 vlv_init_dpio(dev);
8834
69341a5e
KH		 8835 mutex_unlock(&dev->struct_mutex);
8836
6c0d9350
DV		 8837 /* Disable the irq before mode object teardown, for the irq might
8838 * enqueue unpin/hotplug work. */
8839 drm_irq_uninstall(dev);
8840 cancel_work_sync(&dev_priv->hotplug_work);
c6a828d3 8841 cancel_work_sync(&dev_priv->rps.work);
6c0d9350 8842
1630fe75
CW		 8843 /* flush any delayed tasks or pending work */
8844 flush_scheduled_work();
8845
79e53945
JB		 8846 drm_mode_config_cleanup(dev);
8847}
8848
f1c79df3
ZW		 8849/*
8850 * Return which encoder is currently attached for connector.
8851 */
df0e9248 8852struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 8853{
df0e9248
CW		 8854 return &intel_attached_encoder(connector)->base;
8855}
f1c79df3 8856
df0e9248
CW		 8857void intel_connector_attach_encoder(struct intel_connector *connector,
8858 struct intel_encoder *encoder)
8859{
8860 connector->encoder = encoder;
8861 drm_mode_connector_attach_encoder(&connector->base,
8862 &encoder->base);
79e53945 8863}
28d52043
DA		 8864
8865/*
8866 * set vga decode state - true == enable VGA decode
8867 */
8868int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
8869{
8870 struct drm_i915_private *dev_priv = dev->dev_private;
8871 u16 gmch_ctrl;
8872
8873 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
8874 if (state)
8875 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
8876 else
8877 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
8878 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
8879 return 0;
8880}
c4a1d9e4
CW		 8881
8882#ifdef CONFIG_DEBUG_FS
8883#include <linux/seq_file.h>
8884
8885struct intel_display_error_state {
8886 struct intel_cursor_error_state {
8887 u32 control;
8888 u32 position;
8889 u32 base;
8890 u32 size;
52331309 8891 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 8892
8893 struct intel_pipe_error_state {
8894 u32 conf;
8895 u32 source;
8896
8897 u32 htotal;
8898 u32 hblank;
8899 u32 hsync;
8900 u32 vtotal;
8901 u32 vblank;
8902 u32 vsync;
52331309 8903 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 8904
8905 struct intel_plane_error_state {
8906 u32 control;
8907 u32 stride;
8908 u32 size;
8909 u32 pos;
8910 u32 addr;
8911 u32 surface;
8912 u32 tile_offset;
52331309 8913 } plane[I915_MAX_PIPES];
c4a1d9e4
CW		 8914};
8915
8916struct intel_display_error_state *
8917intel_display_capture_error_state(struct drm_device *dev)
8918{
0206e353 8919 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4 8920 struct intel_display_error_state *error;
702e7a56 8921 enum transcoder cpu_transcoder;
c4a1d9e4
CW		 8922 int i;
8923
8924 error = kmalloc(sizeof(*error), GFP_ATOMIC);
8925 if (error == NULL)
8926 return NULL;
8927
52331309 8928 for_each_pipe(i) {
702e7a56
PZ		 8929 cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, i);
8930
c4a1d9e4
CW		 8931 error->cursor[i].control = I915_READ(CURCNTR(i));
8932 error->cursor[i].position = I915_READ(CURPOS(i));
8933 error->cursor[i].base = I915_READ(CURBASE(i));
8934
8935 error->plane[i].control = I915_READ(DSPCNTR(i));
8936 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
8937 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 8938 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 8939 error->plane[i].addr = I915_READ(DSPADDR(i));
8940 if (INTEL_INFO(dev)->gen >= 4) {
8941 error->plane[i].surface = I915_READ(DSPSURF(i));
8942 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
8943 }
8944
702e7a56 8945 error->pipe[i].conf = I915_READ(PIPECONF(cpu_transcoder));
c4a1d9e4 8946 error->pipe[i].source = I915_READ(PIPESRC(i));
fe2b8f9d
PZ		 8947 error->pipe[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
8948 error->pipe[i].hblank = I915_READ(HBLANK(cpu_transcoder));
8949 error->pipe[i].hsync = I915_READ(HSYNC(cpu_transcoder));
8950 error->pipe[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
8951 error->pipe[i].vblank = I915_READ(VBLANK(cpu_transcoder));
8952 error->pipe[i].vsync = I915_READ(VSYNC(cpu_transcoder));
c4a1d9e4
CW		 8953 }
8954
8955 return error;
8956}
8957
8958void
8959intel_display_print_error_state(struct seq_file *m,
8960 struct drm_device *dev,
8961 struct intel_display_error_state *error)
8962{
52331309 8963 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8964 int i;
8965
52331309
DL		 8966 seq_printf(m, "Num Pipes: %d\n", dev_priv->num_pipe);
8967 for_each_pipe(i) {
c4a1d9e4
CW		 8968 seq_printf(m, "Pipe [%d]:\n", i);
8969 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
8970 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
8971 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
8972 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
8973 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
8974 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
8975 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
8976 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
8977
8978 seq_printf(m, "Plane [%d]:\n", i);
8979 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
8980 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
8981 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
8982 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
8983 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
8984 if (INTEL_INFO(dev)->gen >= 4) {
8985 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
8986 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
8987 }
8988
8989 seq_printf(m, "Cursor [%d]:\n", i);
8990 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
8991 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
8992 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
8993 }
8994}
8995#endif
Linux kernel - Deliverables
This page took 1.634021 seconds and 5 git commands to generate.