Commit | Line | Data |
---|---|---|
a4fc5ed6 KP |
1 | /* |
2 | * Copyright © 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Keith Packard <keithp@keithp.com> | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/i2c.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
2d1a8a48 | 30 | #include <linux/export.h> |
01527b31 CT |
31 | #include <linux/notifier.h> |
32 | #include <linux/reboot.h> | |
760285e7 | 33 | #include <drm/drmP.h> |
c6f95f27 | 34 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
35 | #include <drm/drm_crtc.h> |
36 | #include <drm/drm_crtc_helper.h> | |
37 | #include <drm/drm_edid.h> | |
a4fc5ed6 | 38 | #include "intel_drv.h" |
760285e7 | 39 | #include <drm/i915_drm.h> |
a4fc5ed6 | 40 | #include "i915_drv.h" |
a4fc5ed6 | 41 | |
a4fc5ed6 KP |
42 | #define DP_LINK_CHECK_TIMEOUT (10 * 1000) |
43 | ||
559be30c TP |
44 | /* Compliance test status bits */ |
45 | #define INTEL_DP_RESOLUTION_SHIFT_MASK 0 | |
46 | #define INTEL_DP_RESOLUTION_PREFERRED (1 << INTEL_DP_RESOLUTION_SHIFT_MASK) | |
47 | #define INTEL_DP_RESOLUTION_STANDARD (2 << INTEL_DP_RESOLUTION_SHIFT_MASK) | |
48 | #define INTEL_DP_RESOLUTION_FAILSAFE (3 << INTEL_DP_RESOLUTION_SHIFT_MASK) | |
49 | ||
9dd4ffdf | 50 | struct dp_link_dpll { |
840b32b7 | 51 | int clock; |
9dd4ffdf CML |
52 | struct dpll dpll; |
53 | }; | |
54 | ||
55 | static const struct dp_link_dpll gen4_dpll[] = { | |
840b32b7 | 56 | { 162000, |
9dd4ffdf | 57 | { .p1 = 2, .p2 = 10, .n = 2, .m1 = 23, .m2 = 8 } }, |
840b32b7 | 58 | { 270000, |
9dd4ffdf CML |
59 | { .p1 = 1, .p2 = 10, .n = 1, .m1 = 14, .m2 = 2 } } |
60 | }; | |
61 | ||
62 | static const struct dp_link_dpll pch_dpll[] = { | |
840b32b7 | 63 | { 162000, |
9dd4ffdf | 64 | { .p1 = 2, .p2 = 10, .n = 1, .m1 = 12, .m2 = 9 } }, |
840b32b7 | 65 | { 270000, |
9dd4ffdf CML |
66 | { .p1 = 1, .p2 = 10, .n = 2, .m1 = 14, .m2 = 8 } } |
67 | }; | |
68 | ||
65ce4bf5 | 69 | static const struct dp_link_dpll vlv_dpll[] = { |
840b32b7 | 70 | { 162000, |
58f6e632 | 71 | { .p1 = 3, .p2 = 2, .n = 5, .m1 = 3, .m2 = 81 } }, |
840b32b7 | 72 | { 270000, |
65ce4bf5 CML |
73 | { .p1 = 2, .p2 = 2, .n = 1, .m1 = 2, .m2 = 27 } } |
74 | }; | |
75 | ||
ef9348c8 CML |
76 | /* |
77 | * CHV supports eDP 1.4 that have more link rates. | |
78 | * Below only provides the fixed rate but exclude variable rate. | |
79 | */ | |
80 | static const struct dp_link_dpll chv_dpll[] = { | |
81 | /* | |
82 | * CHV requires to program fractional division for m2. | |
83 | * m2 is stored in fixed point format using formula below | |
84 | * (m2_int << 22) | m2_fraction | |
85 | */ | |
840b32b7 | 86 | { 162000, /* m2_int = 32, m2_fraction = 1677722 */ |
ef9348c8 | 87 | { .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a } }, |
840b32b7 | 88 | { 270000, /* m2_int = 27, m2_fraction = 0 */ |
ef9348c8 | 89 | { .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } }, |
840b32b7 | 90 | { 540000, /* m2_int = 27, m2_fraction = 0 */ |
ef9348c8 CML |
91 | { .p1 = 2, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } } |
92 | }; | |
637a9c63 | 93 | |
64987fc5 SJ |
94 | static const int bxt_rates[] = { 162000, 216000, 243000, 270000, |
95 | 324000, 432000, 540000 }; | |
637a9c63 | 96 | static const int skl_rates[] = { 162000, 216000, 270000, |
f4896f15 VS |
97 | 324000, 432000, 540000 }; |
98 | static const int default_rates[] = { 162000, 270000, 540000 }; | |
ef9348c8 | 99 | |
cfcb0fc9 JB |
100 | /** |
101 | * is_edp - is the given port attached to an eDP panel (either CPU or PCH) | |
102 | * @intel_dp: DP struct | |
103 | * | |
104 | * If a CPU or PCH DP output is attached to an eDP panel, this function | |
105 | * will return true, and false otherwise. | |
106 | */ | |
107 | static bool is_edp(struct intel_dp *intel_dp) | |
108 | { | |
da63a9f2 PZ |
109 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
110 | ||
111 | return intel_dig_port->base.type == INTEL_OUTPUT_EDP; | |
cfcb0fc9 JB |
112 | } |
113 | ||
68b4d824 | 114 | static struct drm_device *intel_dp_to_dev(struct intel_dp *intel_dp) |
cfcb0fc9 | 115 | { |
68b4d824 ID |
116 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
117 | ||
118 | return intel_dig_port->base.base.dev; | |
cfcb0fc9 JB |
119 | } |
120 | ||
df0e9248 CW |
121 | static struct intel_dp *intel_attached_dp(struct drm_connector *connector) |
122 | { | |
fa90ecef | 123 | return enc_to_intel_dp(&intel_attached_encoder(connector)->base); |
df0e9248 CW |
124 | } |
125 | ||
ea5b213a | 126 | static void intel_dp_link_down(struct intel_dp *intel_dp); |
1e0560e0 | 127 | static bool edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 | 128 | static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync); |
093e3f13 | 129 | static void vlv_init_panel_power_sequencer(struct intel_dp *intel_dp); |
a8c3344e VS |
130 | static void vlv_steal_power_sequencer(struct drm_device *dev, |
131 | enum pipe pipe); | |
f21a2198 | 132 | static void intel_dp_unset_edid(struct intel_dp *intel_dp); |
a4fc5ed6 | 133 | |
ed4e9c1d VS |
134 | static int |
135 | intel_dp_max_link_bw(struct intel_dp *intel_dp) | |
a4fc5ed6 | 136 | { |
7183dc29 | 137 | int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE]; |
a4fc5ed6 KP |
138 | |
139 | switch (max_link_bw) { | |
140 | case DP_LINK_BW_1_62: | |
141 | case DP_LINK_BW_2_7: | |
1db10e28 | 142 | case DP_LINK_BW_5_4: |
d4eead50 | 143 | break; |
a4fc5ed6 | 144 | default: |
d4eead50 ID |
145 | WARN(1, "invalid max DP link bw val %x, using 1.62Gbps\n", |
146 | max_link_bw); | |
a4fc5ed6 KP |
147 | max_link_bw = DP_LINK_BW_1_62; |
148 | break; | |
149 | } | |
150 | return max_link_bw; | |
151 | } | |
152 | ||
eeb6324d PZ |
153 | static u8 intel_dp_max_lane_count(struct intel_dp *intel_dp) |
154 | { | |
155 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
eeb6324d PZ |
156 | u8 source_max, sink_max; |
157 | ||
ccb1a831 | 158 | source_max = intel_dig_port->max_lanes; |
eeb6324d PZ |
159 | sink_max = drm_dp_max_lane_count(intel_dp->dpcd); |
160 | ||
161 | return min(source_max, sink_max); | |
162 | } | |
163 | ||
cd9dde44 AJ |
164 | /* |
165 | * The units on the numbers in the next two are... bizarre. Examples will | |
166 | * make it clearer; this one parallels an example in the eDP spec. | |
167 | * | |
168 | * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as: | |
169 | * | |
170 | * 270000 * 1 * 8 / 10 == 216000 | |
171 | * | |
172 | * The actual data capacity of that configuration is 2.16Gbit/s, so the | |
173 | * units are decakilobits. ->clock in a drm_display_mode is in kilohertz - | |
174 | * or equivalently, kilopixels per second - so for 1680x1050R it'd be | |
175 | * 119000. At 18bpp that's 2142000 kilobits per second. | |
176 | * | |
177 | * Thus the strange-looking division by 10 in intel_dp_link_required, to | |
178 | * get the result in decakilobits instead of kilobits. | |
179 | */ | |
180 | ||
a4fc5ed6 | 181 | static int |
c898261c | 182 | intel_dp_link_required(int pixel_clock, int bpp) |
a4fc5ed6 | 183 | { |
cd9dde44 | 184 | return (pixel_clock * bpp + 9) / 10; |
a4fc5ed6 KP |
185 | } |
186 | ||
fe27d53e DA |
187 | static int |
188 | intel_dp_max_data_rate(int max_link_clock, int max_lanes) | |
189 | { | |
190 | return (max_link_clock * max_lanes * 8) / 10; | |
191 | } | |
192 | ||
c19de8eb | 193 | static enum drm_mode_status |
a4fc5ed6 KP |
194 | intel_dp_mode_valid(struct drm_connector *connector, |
195 | struct drm_display_mode *mode) | |
196 | { | |
df0e9248 | 197 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
dd06f90e JN |
198 | struct intel_connector *intel_connector = to_intel_connector(connector); |
199 | struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode; | |
36008365 DV |
200 | int target_clock = mode->clock; |
201 | int max_rate, mode_rate, max_lanes, max_link_clock; | |
799487f5 | 202 | int max_dotclk = to_i915(connector->dev)->max_dotclk_freq; |
a4fc5ed6 | 203 | |
dd06f90e JN |
204 | if (is_edp(intel_dp) && fixed_mode) { |
205 | if (mode->hdisplay > fixed_mode->hdisplay) | |
7de56f43 ZY |
206 | return MODE_PANEL; |
207 | ||
dd06f90e | 208 | if (mode->vdisplay > fixed_mode->vdisplay) |
7de56f43 | 209 | return MODE_PANEL; |
03afc4a2 DV |
210 | |
211 | target_clock = fixed_mode->clock; | |
7de56f43 ZY |
212 | } |
213 | ||
50fec21a | 214 | max_link_clock = intel_dp_max_link_rate(intel_dp); |
eeb6324d | 215 | max_lanes = intel_dp_max_lane_count(intel_dp); |
36008365 DV |
216 | |
217 | max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes); | |
218 | mode_rate = intel_dp_link_required(target_clock, 18); | |
219 | ||
799487f5 | 220 | if (mode_rate > max_rate || target_clock > max_dotclk) |
c4867936 | 221 | return MODE_CLOCK_HIGH; |
a4fc5ed6 KP |
222 | |
223 | if (mode->clock < 10000) | |
224 | return MODE_CLOCK_LOW; | |
225 | ||
0af78a2b DV |
226 | if (mode->flags & DRM_MODE_FLAG_DBLCLK) |
227 | return MODE_H_ILLEGAL; | |
228 | ||
a4fc5ed6 KP |
229 | return MODE_OK; |
230 | } | |
231 | ||
a4f1289e | 232 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes) |
a4fc5ed6 KP |
233 | { |
234 | int i; | |
235 | uint32_t v = 0; | |
236 | ||
237 | if (src_bytes > 4) | |
238 | src_bytes = 4; | |
239 | for (i = 0; i < src_bytes; i++) | |
240 | v |= ((uint32_t) src[i]) << ((3-i) * 8); | |
241 | return v; | |
242 | } | |
243 | ||
c2af70e2 | 244 | static void intel_dp_unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes) |
a4fc5ed6 KP |
245 | { |
246 | int i; | |
247 | if (dst_bytes > 4) | |
248 | dst_bytes = 4; | |
249 | for (i = 0; i < dst_bytes; i++) | |
250 | dst[i] = src >> ((3-i) * 8); | |
251 | } | |
252 | ||
bf13e81b JN |
253 | static void |
254 | intel_dp_init_panel_power_sequencer(struct drm_device *dev, | |
36b5f425 | 255 | struct intel_dp *intel_dp); |
bf13e81b JN |
256 | static void |
257 | intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev, | |
36b5f425 | 258 | struct intel_dp *intel_dp); |
bf13e81b | 259 | |
773538e8 VS |
260 | static void pps_lock(struct intel_dp *intel_dp) |
261 | { | |
262 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
263 | struct intel_encoder *encoder = &intel_dig_port->base; | |
264 | struct drm_device *dev = encoder->base.dev; | |
265 | struct drm_i915_private *dev_priv = dev->dev_private; | |
266 | enum intel_display_power_domain power_domain; | |
267 | ||
268 | /* | |
269 | * See vlv_power_sequencer_reset() why we need | |
270 | * a power domain reference here. | |
271 | */ | |
25f78f58 | 272 | power_domain = intel_display_port_aux_power_domain(encoder); |
773538e8 VS |
273 | intel_display_power_get(dev_priv, power_domain); |
274 | ||
275 | mutex_lock(&dev_priv->pps_mutex); | |
276 | } | |
277 | ||
278 | static void pps_unlock(struct intel_dp *intel_dp) | |
279 | { | |
280 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
281 | struct intel_encoder *encoder = &intel_dig_port->base; | |
282 | struct drm_device *dev = encoder->base.dev; | |
283 | struct drm_i915_private *dev_priv = dev->dev_private; | |
284 | enum intel_display_power_domain power_domain; | |
285 | ||
286 | mutex_unlock(&dev_priv->pps_mutex); | |
287 | ||
25f78f58 | 288 | power_domain = intel_display_port_aux_power_domain(encoder); |
773538e8 VS |
289 | intel_display_power_put(dev_priv, power_domain); |
290 | } | |
291 | ||
961a0db0 VS |
292 | static void |
293 | vlv_power_sequencer_kick(struct intel_dp *intel_dp) | |
294 | { | |
295 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
296 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
297 | struct drm_i915_private *dev_priv = dev->dev_private; | |
298 | enum pipe pipe = intel_dp->pps_pipe; | |
0047eedc VS |
299 | bool pll_enabled, release_cl_override = false; |
300 | enum dpio_phy phy = DPIO_PHY(pipe); | |
301 | enum dpio_channel ch = vlv_pipe_to_channel(pipe); | |
961a0db0 VS |
302 | uint32_t DP; |
303 | ||
304 | if (WARN(I915_READ(intel_dp->output_reg) & DP_PORT_EN, | |
305 | "skipping pipe %c power seqeuncer kick due to port %c being active\n", | |
306 | pipe_name(pipe), port_name(intel_dig_port->port))) | |
307 | return; | |
308 | ||
309 | DRM_DEBUG_KMS("kicking pipe %c power sequencer for port %c\n", | |
310 | pipe_name(pipe), port_name(intel_dig_port->port)); | |
311 | ||
312 | /* Preserve the BIOS-computed detected bit. This is | |
313 | * supposed to be read-only. | |
314 | */ | |
315 | DP = I915_READ(intel_dp->output_reg) & DP_DETECTED; | |
316 | DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0; | |
317 | DP |= DP_PORT_WIDTH(1); | |
318 | DP |= DP_LINK_TRAIN_PAT_1; | |
319 | ||
320 | if (IS_CHERRYVIEW(dev)) | |
321 | DP |= DP_PIPE_SELECT_CHV(pipe); | |
322 | else if (pipe == PIPE_B) | |
323 | DP |= DP_PIPEB_SELECT; | |
324 | ||
d288f65f VS |
325 | pll_enabled = I915_READ(DPLL(pipe)) & DPLL_VCO_ENABLE; |
326 | ||
327 | /* | |
328 | * The DPLL for the pipe must be enabled for this to work. | |
329 | * So enable temporarily it if it's not already enabled. | |
330 | */ | |
0047eedc VS |
331 | if (!pll_enabled) { |
332 | release_cl_override = IS_CHERRYVIEW(dev) && | |
333 | !chv_phy_powergate_ch(dev_priv, phy, ch, true); | |
334 | ||
3f36b937 TU |
335 | if (vlv_force_pll_on(dev, pipe, IS_CHERRYVIEW(dev) ? |
336 | &chv_dpll[0].dpll : &vlv_dpll[0].dpll)) { | |
337 | DRM_ERROR("Failed to force on pll for pipe %c!\n", | |
338 | pipe_name(pipe)); | |
339 | return; | |
340 | } | |
0047eedc | 341 | } |
d288f65f | 342 | |
961a0db0 VS |
343 | /* |
344 | * Similar magic as in intel_dp_enable_port(). | |
345 | * We _must_ do this port enable + disable trick | |
346 | * to make this power seqeuencer lock onto the port. | |
347 | * Otherwise even VDD force bit won't work. | |
348 | */ | |
349 | I915_WRITE(intel_dp->output_reg, DP); | |
350 | POSTING_READ(intel_dp->output_reg); | |
351 | ||
352 | I915_WRITE(intel_dp->output_reg, DP | DP_PORT_EN); | |
353 | POSTING_READ(intel_dp->output_reg); | |
354 | ||
355 | I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN); | |
356 | POSTING_READ(intel_dp->output_reg); | |
d288f65f | 357 | |
0047eedc | 358 | if (!pll_enabled) { |
d288f65f | 359 | vlv_force_pll_off(dev, pipe); |
0047eedc VS |
360 | |
361 | if (release_cl_override) | |
362 | chv_phy_powergate_ch(dev_priv, phy, ch, false); | |
363 | } | |
961a0db0 VS |
364 | } |
365 | ||
bf13e81b JN |
366 | static enum pipe |
367 | vlv_power_sequencer_pipe(struct intel_dp *intel_dp) | |
368 | { | |
369 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
bf13e81b JN |
370 | struct drm_device *dev = intel_dig_port->base.base.dev; |
371 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a4a5d2f8 VS |
372 | struct intel_encoder *encoder; |
373 | unsigned int pipes = (1 << PIPE_A) | (1 << PIPE_B); | |
a8c3344e | 374 | enum pipe pipe; |
bf13e81b | 375 | |
e39b999a | 376 | lockdep_assert_held(&dev_priv->pps_mutex); |
bf13e81b | 377 | |
a8c3344e VS |
378 | /* We should never land here with regular DP ports */ |
379 | WARN_ON(!is_edp(intel_dp)); | |
380 | ||
a4a5d2f8 VS |
381 | if (intel_dp->pps_pipe != INVALID_PIPE) |
382 | return intel_dp->pps_pipe; | |
383 | ||
384 | /* | |
385 | * We don't have power sequencer currently. | |
386 | * Pick one that's not used by other ports. | |
387 | */ | |
19c8054c | 388 | for_each_intel_encoder(dev, encoder) { |
a4a5d2f8 VS |
389 | struct intel_dp *tmp; |
390 | ||
391 | if (encoder->type != INTEL_OUTPUT_EDP) | |
392 | continue; | |
393 | ||
394 | tmp = enc_to_intel_dp(&encoder->base); | |
395 | ||
396 | if (tmp->pps_pipe != INVALID_PIPE) | |
397 | pipes &= ~(1 << tmp->pps_pipe); | |
398 | } | |
399 | ||
400 | /* | |
401 | * Didn't find one. This should not happen since there | |
402 | * are two power sequencers and up to two eDP ports. | |
403 | */ | |
404 | if (WARN_ON(pipes == 0)) | |
a8c3344e VS |
405 | pipe = PIPE_A; |
406 | else | |
407 | pipe = ffs(pipes) - 1; | |
a4a5d2f8 | 408 | |
a8c3344e VS |
409 | vlv_steal_power_sequencer(dev, pipe); |
410 | intel_dp->pps_pipe = pipe; | |
a4a5d2f8 VS |
411 | |
412 | DRM_DEBUG_KMS("picked pipe %c power sequencer for port %c\n", | |
413 | pipe_name(intel_dp->pps_pipe), | |
414 | port_name(intel_dig_port->port)); | |
415 | ||
416 | /* init power sequencer on this pipe and port */ | |
36b5f425 VS |
417 | intel_dp_init_panel_power_sequencer(dev, intel_dp); |
418 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp); | |
a4a5d2f8 | 419 | |
961a0db0 VS |
420 | /* |
421 | * Even vdd force doesn't work until we've made | |
422 | * the power sequencer lock in on the port. | |
423 | */ | |
424 | vlv_power_sequencer_kick(intel_dp); | |
a4a5d2f8 VS |
425 | |
426 | return intel_dp->pps_pipe; | |
427 | } | |
428 | ||
78597996 ID |
429 | static int |
430 | bxt_power_sequencer_idx(struct intel_dp *intel_dp) | |
431 | { | |
432 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
433 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
434 | struct drm_i915_private *dev_priv = dev->dev_private; | |
435 | ||
436 | lockdep_assert_held(&dev_priv->pps_mutex); | |
437 | ||
438 | /* We should never land here with regular DP ports */ | |
439 | WARN_ON(!is_edp(intel_dp)); | |
440 | ||
441 | /* | |
442 | * TODO: BXT has 2 PPS instances. The correct port->PPS instance | |
443 | * mapping needs to be retrieved from VBT, for now just hard-code to | |
444 | * use instance #0 always. | |
445 | */ | |
446 | if (!intel_dp->pps_reset) | |
447 | return 0; | |
448 | ||
449 | intel_dp->pps_reset = false; | |
450 | ||
451 | /* | |
452 | * Only the HW needs to be reprogrammed, the SW state is fixed and | |
453 | * has been setup during connector init. | |
454 | */ | |
455 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp); | |
456 | ||
457 | return 0; | |
458 | } | |
459 | ||
6491ab27 VS |
460 | typedef bool (*vlv_pipe_check)(struct drm_i915_private *dev_priv, |
461 | enum pipe pipe); | |
462 | ||
463 | static bool vlv_pipe_has_pp_on(struct drm_i915_private *dev_priv, | |
464 | enum pipe pipe) | |
465 | { | |
466 | return I915_READ(VLV_PIPE_PP_STATUS(pipe)) & PP_ON; | |
467 | } | |
468 | ||
469 | static bool vlv_pipe_has_vdd_on(struct drm_i915_private *dev_priv, | |
470 | enum pipe pipe) | |
471 | { | |
472 | return I915_READ(VLV_PIPE_PP_CONTROL(pipe)) & EDP_FORCE_VDD; | |
473 | } | |
474 | ||
475 | static bool vlv_pipe_any(struct drm_i915_private *dev_priv, | |
476 | enum pipe pipe) | |
477 | { | |
478 | return true; | |
479 | } | |
bf13e81b | 480 | |
a4a5d2f8 | 481 | static enum pipe |
6491ab27 VS |
482 | vlv_initial_pps_pipe(struct drm_i915_private *dev_priv, |
483 | enum port port, | |
484 | vlv_pipe_check pipe_check) | |
a4a5d2f8 VS |
485 | { |
486 | enum pipe pipe; | |
bf13e81b | 487 | |
bf13e81b JN |
488 | for (pipe = PIPE_A; pipe <= PIPE_B; pipe++) { |
489 | u32 port_sel = I915_READ(VLV_PIPE_PP_ON_DELAYS(pipe)) & | |
490 | PANEL_PORT_SELECT_MASK; | |
a4a5d2f8 VS |
491 | |
492 | if (port_sel != PANEL_PORT_SELECT_VLV(port)) | |
493 | continue; | |
494 | ||
6491ab27 VS |
495 | if (!pipe_check(dev_priv, pipe)) |
496 | continue; | |
497 | ||
a4a5d2f8 | 498 | return pipe; |
bf13e81b JN |
499 | } |
500 | ||
a4a5d2f8 VS |
501 | return INVALID_PIPE; |
502 | } | |
503 | ||
504 | static void | |
505 | vlv_initial_power_sequencer_setup(struct intel_dp *intel_dp) | |
506 | { | |
507 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
508 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
509 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a4a5d2f8 VS |
510 | enum port port = intel_dig_port->port; |
511 | ||
512 | lockdep_assert_held(&dev_priv->pps_mutex); | |
513 | ||
514 | /* try to find a pipe with this port selected */ | |
6491ab27 VS |
515 | /* first pick one where the panel is on */ |
516 | intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port, | |
517 | vlv_pipe_has_pp_on); | |
518 | /* didn't find one? pick one where vdd is on */ | |
519 | if (intel_dp->pps_pipe == INVALID_PIPE) | |
520 | intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port, | |
521 | vlv_pipe_has_vdd_on); | |
522 | /* didn't find one? pick one with just the correct port */ | |
523 | if (intel_dp->pps_pipe == INVALID_PIPE) | |
524 | intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port, | |
525 | vlv_pipe_any); | |
a4a5d2f8 VS |
526 | |
527 | /* didn't find one? just let vlv_power_sequencer_pipe() pick one when needed */ | |
528 | if (intel_dp->pps_pipe == INVALID_PIPE) { | |
529 | DRM_DEBUG_KMS("no initial power sequencer for port %c\n", | |
530 | port_name(port)); | |
531 | return; | |
bf13e81b JN |
532 | } |
533 | ||
a4a5d2f8 VS |
534 | DRM_DEBUG_KMS("initial power sequencer for port %c: pipe %c\n", |
535 | port_name(port), pipe_name(intel_dp->pps_pipe)); | |
536 | ||
36b5f425 VS |
537 | intel_dp_init_panel_power_sequencer(dev, intel_dp); |
538 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp); | |
bf13e81b JN |
539 | } |
540 | ||
78597996 | 541 | void intel_power_sequencer_reset(struct drm_i915_private *dev_priv) |
773538e8 VS |
542 | { |
543 | struct drm_device *dev = dev_priv->dev; | |
544 | struct intel_encoder *encoder; | |
545 | ||
78597996 ID |
546 | if (WARN_ON(!IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev) && |
547 | !IS_BROXTON(dev))) | |
773538e8 VS |
548 | return; |
549 | ||
550 | /* | |
551 | * We can't grab pps_mutex here due to deadlock with power_domain | |
552 | * mutex when power_domain functions are called while holding pps_mutex. | |
553 | * That also means that in order to use pps_pipe the code needs to | |
554 | * hold both a power domain reference and pps_mutex, and the power domain | |
555 | * reference get/put must be done while _not_ holding pps_mutex. | |
556 | * pps_{lock,unlock}() do these steps in the correct order, so one | |
557 | * should use them always. | |
558 | */ | |
559 | ||
19c8054c | 560 | for_each_intel_encoder(dev, encoder) { |
773538e8 VS |
561 | struct intel_dp *intel_dp; |
562 | ||
563 | if (encoder->type != INTEL_OUTPUT_EDP) | |
564 | continue; | |
565 | ||
566 | intel_dp = enc_to_intel_dp(&encoder->base); | |
78597996 ID |
567 | if (IS_BROXTON(dev)) |
568 | intel_dp->pps_reset = true; | |
569 | else | |
570 | intel_dp->pps_pipe = INVALID_PIPE; | |
773538e8 | 571 | } |
bf13e81b JN |
572 | } |
573 | ||
f0f59a00 VS |
574 | static i915_reg_t |
575 | _pp_ctrl_reg(struct intel_dp *intel_dp) | |
bf13e81b JN |
576 | { |
577 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
578 | ||
b0a08bec | 579 | if (IS_BROXTON(dev)) |
78597996 | 580 | return BXT_PP_CONTROL(bxt_power_sequencer_idx(intel_dp)); |
b0a08bec | 581 | else if (HAS_PCH_SPLIT(dev)) |
bf13e81b JN |
582 | return PCH_PP_CONTROL; |
583 | else | |
584 | return VLV_PIPE_PP_CONTROL(vlv_power_sequencer_pipe(intel_dp)); | |
585 | } | |
586 | ||
f0f59a00 VS |
587 | static i915_reg_t |
588 | _pp_stat_reg(struct intel_dp *intel_dp) | |
bf13e81b JN |
589 | { |
590 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
591 | ||
b0a08bec | 592 | if (IS_BROXTON(dev)) |
78597996 | 593 | return BXT_PP_STATUS(bxt_power_sequencer_idx(intel_dp)); |
b0a08bec | 594 | else if (HAS_PCH_SPLIT(dev)) |
bf13e81b JN |
595 | return PCH_PP_STATUS; |
596 | else | |
597 | return VLV_PIPE_PP_STATUS(vlv_power_sequencer_pipe(intel_dp)); | |
598 | } | |
599 | ||
01527b31 CT |
600 | /* Reboot notifier handler to shutdown panel power to guarantee T12 timing |
601 | This function only applicable when panel PM state is not to be tracked */ | |
602 | static int edp_notify_handler(struct notifier_block *this, unsigned long code, | |
603 | void *unused) | |
604 | { | |
605 | struct intel_dp *intel_dp = container_of(this, typeof(* intel_dp), | |
606 | edp_notifier); | |
607 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
608 | struct drm_i915_private *dev_priv = dev->dev_private; | |
01527b31 CT |
609 | |
610 | if (!is_edp(intel_dp) || code != SYS_RESTART) | |
611 | return 0; | |
612 | ||
773538e8 | 613 | pps_lock(intel_dp); |
e39b999a | 614 | |
666a4537 | 615 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
e39b999a | 616 | enum pipe pipe = vlv_power_sequencer_pipe(intel_dp); |
f0f59a00 | 617 | i915_reg_t pp_ctrl_reg, pp_div_reg; |
649636ef | 618 | u32 pp_div; |
e39b999a | 619 | |
01527b31 CT |
620 | pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe); |
621 | pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe); | |
622 | pp_div = I915_READ(pp_div_reg); | |
623 | pp_div &= PP_REFERENCE_DIVIDER_MASK; | |
624 | ||
625 | /* 0x1F write to PP_DIV_REG sets max cycle delay */ | |
626 | I915_WRITE(pp_div_reg, pp_div | 0x1F); | |
627 | I915_WRITE(pp_ctrl_reg, PANEL_UNLOCK_REGS | PANEL_POWER_OFF); | |
628 | msleep(intel_dp->panel_power_cycle_delay); | |
629 | } | |
630 | ||
773538e8 | 631 | pps_unlock(intel_dp); |
e39b999a | 632 | |
01527b31 CT |
633 | return 0; |
634 | } | |
635 | ||
4be73780 | 636 | static bool edp_have_panel_power(struct intel_dp *intel_dp) |
ebf33b18 | 637 | { |
30add22d | 638 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
ebf33b18 KP |
639 | struct drm_i915_private *dev_priv = dev->dev_private; |
640 | ||
e39b999a VS |
641 | lockdep_assert_held(&dev_priv->pps_mutex); |
642 | ||
666a4537 | 643 | if ((IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) && |
9a42356b VS |
644 | intel_dp->pps_pipe == INVALID_PIPE) |
645 | return false; | |
646 | ||
bf13e81b | 647 | return (I915_READ(_pp_stat_reg(intel_dp)) & PP_ON) != 0; |
ebf33b18 KP |
648 | } |
649 | ||
4be73780 | 650 | static bool edp_have_panel_vdd(struct intel_dp *intel_dp) |
ebf33b18 | 651 | { |
30add22d | 652 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
ebf33b18 KP |
653 | struct drm_i915_private *dev_priv = dev->dev_private; |
654 | ||
e39b999a VS |
655 | lockdep_assert_held(&dev_priv->pps_mutex); |
656 | ||
666a4537 | 657 | if ((IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) && |
9a42356b VS |
658 | intel_dp->pps_pipe == INVALID_PIPE) |
659 | return false; | |
660 | ||
773538e8 | 661 | return I915_READ(_pp_ctrl_reg(intel_dp)) & EDP_FORCE_VDD; |
ebf33b18 KP |
662 | } |
663 | ||
9b984dae KP |
664 | static void |
665 | intel_dp_check_edp(struct intel_dp *intel_dp) | |
666 | { | |
30add22d | 667 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9b984dae | 668 | struct drm_i915_private *dev_priv = dev->dev_private; |
ebf33b18 | 669 | |
9b984dae KP |
670 | if (!is_edp(intel_dp)) |
671 | return; | |
453c5420 | 672 | |
4be73780 | 673 | if (!edp_have_panel_power(intel_dp) && !edp_have_panel_vdd(intel_dp)) { |
9b984dae KP |
674 | WARN(1, "eDP powered off while attempting aux channel communication.\n"); |
675 | DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n", | |
bf13e81b JN |
676 | I915_READ(_pp_stat_reg(intel_dp)), |
677 | I915_READ(_pp_ctrl_reg(intel_dp))); | |
9b984dae KP |
678 | } |
679 | } | |
680 | ||
9ee32fea DV |
681 | static uint32_t |
682 | intel_dp_aux_wait_done(struct intel_dp *intel_dp, bool has_aux_irq) | |
683 | { | |
684 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
685 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
686 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 687 | i915_reg_t ch_ctl = intel_dp->aux_ch_ctl_reg; |
9ee32fea DV |
688 | uint32_t status; |
689 | bool done; | |
690 | ||
ef04f00d | 691 | #define C (((status = I915_READ_NOTRACE(ch_ctl)) & DP_AUX_CH_CTL_SEND_BUSY) == 0) |
9ee32fea | 692 | if (has_aux_irq) |
b18ac466 | 693 | done = wait_event_timeout(dev_priv->gmbus_wait_queue, C, |
3598706b | 694 | msecs_to_jiffies_timeout(10)); |
9ee32fea DV |
695 | else |
696 | done = wait_for_atomic(C, 10) == 0; | |
697 | if (!done) | |
698 | DRM_ERROR("dp aux hw did not signal timeout (has irq: %i)!\n", | |
699 | has_aux_irq); | |
700 | #undef C | |
701 | ||
702 | return status; | |
703 | } | |
704 | ||
6ffb1be7 | 705 | static uint32_t g4x_get_aux_clock_divider(struct intel_dp *intel_dp, int index) |
a4fc5ed6 | 706 | { |
174edf1f | 707 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
e7dc33f3 | 708 | struct drm_i915_private *dev_priv = to_i915(intel_dig_port->base.base.dev); |
9ee32fea | 709 | |
a457f54b VS |
710 | if (index) |
711 | return 0; | |
712 | ||
ec5b01dd DL |
713 | /* |
714 | * The clock divider is based off the hrawclk, and would like to run at | |
a457f54b | 715 | * 2MHz. So, take the hrawclk value and divide by 2000 and use that |
a4fc5ed6 | 716 | */ |
a457f54b | 717 | return DIV_ROUND_CLOSEST(dev_priv->rawclk_freq, 2000); |
ec5b01dd DL |
718 | } |
719 | ||
720 | static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index) | |
721 | { | |
722 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
a457f54b | 723 | struct drm_i915_private *dev_priv = to_i915(intel_dig_port->base.base.dev); |
ec5b01dd DL |
724 | |
725 | if (index) | |
726 | return 0; | |
727 | ||
a457f54b VS |
728 | /* |
729 | * The clock divider is based off the cdclk or PCH rawclk, and would | |
730 | * like to run at 2MHz. So, take the cdclk or PCH rawclk value and | |
731 | * divide by 2000 and use that | |
732 | */ | |
e7dc33f3 | 733 | if (intel_dig_port->port == PORT_A) |
fce18c4c | 734 | return DIV_ROUND_CLOSEST(dev_priv->cdclk_freq, 2000); |
e7dc33f3 VS |
735 | else |
736 | return DIV_ROUND_CLOSEST(dev_priv->rawclk_freq, 2000); | |
ec5b01dd DL |
737 | } |
738 | ||
739 | static uint32_t hsw_get_aux_clock_divider(struct intel_dp *intel_dp, int index) | |
740 | { | |
741 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
a457f54b | 742 | struct drm_i915_private *dev_priv = to_i915(intel_dig_port->base.base.dev); |
ec5b01dd | 743 | |
a457f54b | 744 | if (intel_dig_port->port != PORT_A && HAS_PCH_LPT_H(dev_priv)) { |
2c55c336 | 745 | /* Workaround for non-ULT HSW */ |
bc86625a CW |
746 | switch (index) { |
747 | case 0: return 63; | |
748 | case 1: return 72; | |
749 | default: return 0; | |
750 | } | |
2c55c336 | 751 | } |
a457f54b VS |
752 | |
753 | return ilk_get_aux_clock_divider(intel_dp, index); | |
b84a1cf8 RV |
754 | } |
755 | ||
b6b5e383 DL |
756 | static uint32_t skl_get_aux_clock_divider(struct intel_dp *intel_dp, int index) |
757 | { | |
758 | /* | |
759 | * SKL doesn't need us to program the AUX clock divider (Hardware will | |
760 | * derive the clock from CDCLK automatically). We still implement the | |
761 | * get_aux_clock_divider vfunc to plug-in into the existing code. | |
762 | */ | |
763 | return index ? 0 : 1; | |
764 | } | |
765 | ||
6ffb1be7 VS |
766 | static uint32_t g4x_get_aux_send_ctl(struct intel_dp *intel_dp, |
767 | bool has_aux_irq, | |
768 | int send_bytes, | |
769 | uint32_t aux_clock_divider) | |
5ed12a19 DL |
770 | { |
771 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
772 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
773 | uint32_t precharge, timeout; | |
774 | ||
775 | if (IS_GEN6(dev)) | |
776 | precharge = 3; | |
777 | else | |
778 | precharge = 5; | |
779 | ||
f3c6a3a7 | 780 | if (IS_BROADWELL(dev) && intel_dig_port->port == PORT_A) |
5ed12a19 DL |
781 | timeout = DP_AUX_CH_CTL_TIME_OUT_600us; |
782 | else | |
783 | timeout = DP_AUX_CH_CTL_TIME_OUT_400us; | |
784 | ||
785 | return DP_AUX_CH_CTL_SEND_BUSY | | |
788d4433 | 786 | DP_AUX_CH_CTL_DONE | |
5ed12a19 | 787 | (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) | |
788d4433 | 788 | DP_AUX_CH_CTL_TIME_OUT_ERROR | |
5ed12a19 | 789 | timeout | |
788d4433 | 790 | DP_AUX_CH_CTL_RECEIVE_ERROR | |
5ed12a19 DL |
791 | (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | |
792 | (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) | | |
788d4433 | 793 | (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT); |
5ed12a19 DL |
794 | } |
795 | ||
b9ca5fad DL |
796 | static uint32_t skl_get_aux_send_ctl(struct intel_dp *intel_dp, |
797 | bool has_aux_irq, | |
798 | int send_bytes, | |
799 | uint32_t unused) | |
800 | { | |
801 | return DP_AUX_CH_CTL_SEND_BUSY | | |
802 | DP_AUX_CH_CTL_DONE | | |
803 | (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) | | |
804 | DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
805 | DP_AUX_CH_CTL_TIME_OUT_1600us | | |
806 | DP_AUX_CH_CTL_RECEIVE_ERROR | | |
807 | (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | | |
d4dcbdce | 808 | DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(32) | |
b9ca5fad DL |
809 | DP_AUX_CH_CTL_SYNC_PULSE_SKL(32); |
810 | } | |
811 | ||
b84a1cf8 RV |
812 | static int |
813 | intel_dp_aux_ch(struct intel_dp *intel_dp, | |
bd9f74a5 | 814 | const uint8_t *send, int send_bytes, |
b84a1cf8 RV |
815 | uint8_t *recv, int recv_size) |
816 | { | |
817 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
818 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
819 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 820 | i915_reg_t ch_ctl = intel_dp->aux_ch_ctl_reg; |
bc86625a | 821 | uint32_t aux_clock_divider; |
b84a1cf8 RV |
822 | int i, ret, recv_bytes; |
823 | uint32_t status; | |
5ed12a19 | 824 | int try, clock = 0; |
4e6b788c | 825 | bool has_aux_irq = HAS_AUX_IRQ(dev); |
884f19e9 JN |
826 | bool vdd; |
827 | ||
773538e8 | 828 | pps_lock(intel_dp); |
e39b999a | 829 | |
72c3500a VS |
830 | /* |
831 | * We will be called with VDD already enabled for dpcd/edid/oui reads. | |
832 | * In such cases we want to leave VDD enabled and it's up to upper layers | |
833 | * to turn it off. But for eg. i2c-dev access we need to turn it on/off | |
834 | * ourselves. | |
835 | */ | |
1e0560e0 | 836 | vdd = edp_panel_vdd_on(intel_dp); |
b84a1cf8 RV |
837 | |
838 | /* dp aux is extremely sensitive to irq latency, hence request the | |
839 | * lowest possible wakeup latency and so prevent the cpu from going into | |
840 | * deep sleep states. | |
841 | */ | |
842 | pm_qos_update_request(&dev_priv->pm_qos, 0); | |
843 | ||
844 | intel_dp_check_edp(intel_dp); | |
5eb08b69 | 845 | |
11bee43e JB |
846 | /* Try to wait for any previous AUX channel activity */ |
847 | for (try = 0; try < 3; try++) { | |
ef04f00d | 848 | status = I915_READ_NOTRACE(ch_ctl); |
11bee43e JB |
849 | if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0) |
850 | break; | |
851 | msleep(1); | |
852 | } | |
853 | ||
854 | if (try == 3) { | |
02196c77 MK |
855 | static u32 last_status = -1; |
856 | const u32 status = I915_READ(ch_ctl); | |
857 | ||
858 | if (status != last_status) { | |
859 | WARN(1, "dp_aux_ch not started status 0x%08x\n", | |
860 | status); | |
861 | last_status = status; | |
862 | } | |
863 | ||
9ee32fea DV |
864 | ret = -EBUSY; |
865 | goto out; | |
4f7f7b7e CW |
866 | } |
867 | ||
46a5ae9f PZ |
868 | /* Only 5 data registers! */ |
869 | if (WARN_ON(send_bytes > 20 || recv_size > 20)) { | |
870 | ret = -E2BIG; | |
871 | goto out; | |
872 | } | |
873 | ||
ec5b01dd | 874 | while ((aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, clock++))) { |
153b1100 DL |
875 | u32 send_ctl = intel_dp->get_aux_send_ctl(intel_dp, |
876 | has_aux_irq, | |
877 | send_bytes, | |
878 | aux_clock_divider); | |
5ed12a19 | 879 | |
bc86625a CW |
880 | /* Must try at least 3 times according to DP spec */ |
881 | for (try = 0; try < 5; try++) { | |
882 | /* Load the send data into the aux channel data registers */ | |
883 | for (i = 0; i < send_bytes; i += 4) | |
330e20ec | 884 | I915_WRITE(intel_dp->aux_ch_data_reg[i >> 2], |
a4f1289e RV |
885 | intel_dp_pack_aux(send + i, |
886 | send_bytes - i)); | |
bc86625a CW |
887 | |
888 | /* Send the command and wait for it to complete */ | |
5ed12a19 | 889 | I915_WRITE(ch_ctl, send_ctl); |
bc86625a CW |
890 | |
891 | status = intel_dp_aux_wait_done(intel_dp, has_aux_irq); | |
892 | ||
893 | /* Clear done status and any errors */ | |
894 | I915_WRITE(ch_ctl, | |
895 | status | | |
896 | DP_AUX_CH_CTL_DONE | | |
897 | DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
898 | DP_AUX_CH_CTL_RECEIVE_ERROR); | |
899 | ||
74ebf294 | 900 | if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) |
bc86625a | 901 | continue; |
74ebf294 TP |
902 | |
903 | /* DP CTS 1.2 Core Rev 1.1, 4.2.1.1 & 4.2.1.2 | |
904 | * 400us delay required for errors and timeouts | |
905 | * Timeout errors from the HW already meet this | |
906 | * requirement so skip to next iteration | |
907 | */ | |
908 | if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) { | |
909 | usleep_range(400, 500); | |
bc86625a | 910 | continue; |
74ebf294 | 911 | } |
bc86625a | 912 | if (status & DP_AUX_CH_CTL_DONE) |
e058c945 | 913 | goto done; |
bc86625a | 914 | } |
a4fc5ed6 KP |
915 | } |
916 | ||
a4fc5ed6 | 917 | if ((status & DP_AUX_CH_CTL_DONE) == 0) { |
1ae8c0a5 | 918 | DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status); |
9ee32fea DV |
919 | ret = -EBUSY; |
920 | goto out; | |
a4fc5ed6 KP |
921 | } |
922 | ||
e058c945 | 923 | done: |
a4fc5ed6 KP |
924 | /* Check for timeout or receive error. |
925 | * Timeouts occur when the sink is not connected | |
926 | */ | |
a5b3da54 | 927 | if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) { |
1ae8c0a5 | 928 | DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status); |
9ee32fea DV |
929 | ret = -EIO; |
930 | goto out; | |
a5b3da54 | 931 | } |
1ae8c0a5 KP |
932 | |
933 | /* Timeouts occur when the device isn't connected, so they're | |
934 | * "normal" -- don't fill the kernel log with these */ | |
a5b3da54 | 935 | if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) { |
28c97730 | 936 | DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status); |
9ee32fea DV |
937 | ret = -ETIMEDOUT; |
938 | goto out; | |
a4fc5ed6 KP |
939 | } |
940 | ||
941 | /* Unload any bytes sent back from the other side */ | |
942 | recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >> | |
943 | DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT); | |
14e01889 RV |
944 | |
945 | /* | |
946 | * By BSpec: "Message sizes of 0 or >20 are not allowed." | |
947 | * We have no idea of what happened so we return -EBUSY so | |
948 | * drm layer takes care for the necessary retries. | |
949 | */ | |
950 | if (recv_bytes == 0 || recv_bytes > 20) { | |
951 | DRM_DEBUG_KMS("Forbidden recv_bytes = %d on aux transaction\n", | |
952 | recv_bytes); | |
953 | /* | |
954 | * FIXME: This patch was created on top of a series that | |
955 | * organize the retries at drm level. There EBUSY should | |
956 | * also take care for 1ms wait before retrying. | |
957 | * That aux retries re-org is still needed and after that is | |
958 | * merged we remove this sleep from here. | |
959 | */ | |
960 | usleep_range(1000, 1500); | |
961 | ret = -EBUSY; | |
962 | goto out; | |
963 | } | |
964 | ||
a4fc5ed6 KP |
965 | if (recv_bytes > recv_size) |
966 | recv_bytes = recv_size; | |
0206e353 | 967 | |
4f7f7b7e | 968 | for (i = 0; i < recv_bytes; i += 4) |
330e20ec | 969 | intel_dp_unpack_aux(I915_READ(intel_dp->aux_ch_data_reg[i >> 2]), |
a4f1289e | 970 | recv + i, recv_bytes - i); |
a4fc5ed6 | 971 | |
9ee32fea DV |
972 | ret = recv_bytes; |
973 | out: | |
974 | pm_qos_update_request(&dev_priv->pm_qos, PM_QOS_DEFAULT_VALUE); | |
975 | ||
884f19e9 JN |
976 | if (vdd) |
977 | edp_panel_vdd_off(intel_dp, false); | |
978 | ||
773538e8 | 979 | pps_unlock(intel_dp); |
e39b999a | 980 | |
9ee32fea | 981 | return ret; |
a4fc5ed6 KP |
982 | } |
983 | ||
a6c8aff0 JN |
984 | #define BARE_ADDRESS_SIZE 3 |
985 | #define HEADER_SIZE (BARE_ADDRESS_SIZE + 1) | |
9d1a1031 JN |
986 | static ssize_t |
987 | intel_dp_aux_transfer(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg) | |
a4fc5ed6 | 988 | { |
9d1a1031 JN |
989 | struct intel_dp *intel_dp = container_of(aux, struct intel_dp, aux); |
990 | uint8_t txbuf[20], rxbuf[20]; | |
991 | size_t txsize, rxsize; | |
a4fc5ed6 | 992 | int ret; |
a4fc5ed6 | 993 | |
d2d9cbbd VS |
994 | txbuf[0] = (msg->request << 4) | |
995 | ((msg->address >> 16) & 0xf); | |
996 | txbuf[1] = (msg->address >> 8) & 0xff; | |
9d1a1031 JN |
997 | txbuf[2] = msg->address & 0xff; |
998 | txbuf[3] = msg->size - 1; | |
46a5ae9f | 999 | |
9d1a1031 JN |
1000 | switch (msg->request & ~DP_AUX_I2C_MOT) { |
1001 | case DP_AUX_NATIVE_WRITE: | |
1002 | case DP_AUX_I2C_WRITE: | |
c1e74122 | 1003 | case DP_AUX_I2C_WRITE_STATUS_UPDATE: |
a6c8aff0 | 1004 | txsize = msg->size ? HEADER_SIZE + msg->size : BARE_ADDRESS_SIZE; |
a1ddefd8 | 1005 | rxsize = 2; /* 0 or 1 data bytes */ |
f51a44b9 | 1006 | |
9d1a1031 JN |
1007 | if (WARN_ON(txsize > 20)) |
1008 | return -E2BIG; | |
a4fc5ed6 | 1009 | |
d81a67cc ID |
1010 | if (msg->buffer) |
1011 | memcpy(txbuf + HEADER_SIZE, msg->buffer, msg->size); | |
1012 | else | |
1013 | WARN_ON(msg->size); | |
a4fc5ed6 | 1014 | |
9d1a1031 JN |
1015 | ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize); |
1016 | if (ret > 0) { | |
1017 | msg->reply = rxbuf[0] >> 4; | |
a4fc5ed6 | 1018 | |
a1ddefd8 JN |
1019 | if (ret > 1) { |
1020 | /* Number of bytes written in a short write. */ | |
1021 | ret = clamp_t(int, rxbuf[1], 0, msg->size); | |
1022 | } else { | |
1023 | /* Return payload size. */ | |
1024 | ret = msg->size; | |
1025 | } | |
9d1a1031 JN |
1026 | } |
1027 | break; | |
46a5ae9f | 1028 | |
9d1a1031 JN |
1029 | case DP_AUX_NATIVE_READ: |
1030 | case DP_AUX_I2C_READ: | |
a6c8aff0 | 1031 | txsize = msg->size ? HEADER_SIZE : BARE_ADDRESS_SIZE; |
9d1a1031 | 1032 | rxsize = msg->size + 1; |
a4fc5ed6 | 1033 | |
9d1a1031 JN |
1034 | if (WARN_ON(rxsize > 20)) |
1035 | return -E2BIG; | |
a4fc5ed6 | 1036 | |
9d1a1031 JN |
1037 | ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize); |
1038 | if (ret > 0) { | |
1039 | msg->reply = rxbuf[0] >> 4; | |
1040 | /* | |
1041 | * Assume happy day, and copy the data. The caller is | |
1042 | * expected to check msg->reply before touching it. | |
1043 | * | |
1044 | * Return payload size. | |
1045 | */ | |
1046 | ret--; | |
1047 | memcpy(msg->buffer, rxbuf + 1, ret); | |
a4fc5ed6 | 1048 | } |
9d1a1031 JN |
1049 | break; |
1050 | ||
1051 | default: | |
1052 | ret = -EINVAL; | |
1053 | break; | |
a4fc5ed6 | 1054 | } |
f51a44b9 | 1055 | |
9d1a1031 | 1056 | return ret; |
a4fc5ed6 KP |
1057 | } |
1058 | ||
f0f59a00 VS |
1059 | static i915_reg_t g4x_aux_ctl_reg(struct drm_i915_private *dev_priv, |
1060 | enum port port) | |
da00bdcf VS |
1061 | { |
1062 | switch (port) { | |
1063 | case PORT_B: | |
1064 | case PORT_C: | |
1065 | case PORT_D: | |
1066 | return DP_AUX_CH_CTL(port); | |
1067 | default: | |
1068 | MISSING_CASE(port); | |
1069 | return DP_AUX_CH_CTL(PORT_B); | |
1070 | } | |
1071 | } | |
1072 | ||
f0f59a00 VS |
1073 | static i915_reg_t g4x_aux_data_reg(struct drm_i915_private *dev_priv, |
1074 | enum port port, int index) | |
330e20ec VS |
1075 | { |
1076 | switch (port) { | |
1077 | case PORT_B: | |
1078 | case PORT_C: | |
1079 | case PORT_D: | |
1080 | return DP_AUX_CH_DATA(port, index); | |
1081 | default: | |
1082 | MISSING_CASE(port); | |
1083 | return DP_AUX_CH_DATA(PORT_B, index); | |
1084 | } | |
1085 | } | |
1086 | ||
f0f59a00 VS |
1087 | static i915_reg_t ilk_aux_ctl_reg(struct drm_i915_private *dev_priv, |
1088 | enum port port) | |
da00bdcf VS |
1089 | { |
1090 | switch (port) { | |
1091 | case PORT_A: | |
1092 | return DP_AUX_CH_CTL(port); | |
1093 | case PORT_B: | |
1094 | case PORT_C: | |
1095 | case PORT_D: | |
1096 | return PCH_DP_AUX_CH_CTL(port); | |
1097 | default: | |
1098 | MISSING_CASE(port); | |
1099 | return DP_AUX_CH_CTL(PORT_A); | |
1100 | } | |
1101 | } | |
1102 | ||
f0f59a00 VS |
1103 | static i915_reg_t ilk_aux_data_reg(struct drm_i915_private *dev_priv, |
1104 | enum port port, int index) | |
330e20ec VS |
1105 | { |
1106 | switch (port) { | |
1107 | case PORT_A: | |
1108 | return DP_AUX_CH_DATA(port, index); | |
1109 | case PORT_B: | |
1110 | case PORT_C: | |
1111 | case PORT_D: | |
1112 | return PCH_DP_AUX_CH_DATA(port, index); | |
1113 | default: | |
1114 | MISSING_CASE(port); | |
1115 | return DP_AUX_CH_DATA(PORT_A, index); | |
1116 | } | |
1117 | } | |
1118 | ||
da00bdcf VS |
1119 | /* |
1120 | * On SKL we don't have Aux for port E so we rely | |
1121 | * on VBT to set a proper alternate aux channel. | |
1122 | */ | |
1123 | static enum port skl_porte_aux_port(struct drm_i915_private *dev_priv) | |
1124 | { | |
1125 | const struct ddi_vbt_port_info *info = | |
1126 | &dev_priv->vbt.ddi_port_info[PORT_E]; | |
1127 | ||
1128 | switch (info->alternate_aux_channel) { | |
1129 | case DP_AUX_A: | |
1130 | return PORT_A; | |
1131 | case DP_AUX_B: | |
1132 | return PORT_B; | |
1133 | case DP_AUX_C: | |
1134 | return PORT_C; | |
1135 | case DP_AUX_D: | |
1136 | return PORT_D; | |
1137 | default: | |
1138 | MISSING_CASE(info->alternate_aux_channel); | |
1139 | return PORT_A; | |
1140 | } | |
1141 | } | |
1142 | ||
f0f59a00 VS |
1143 | static i915_reg_t skl_aux_ctl_reg(struct drm_i915_private *dev_priv, |
1144 | enum port port) | |
da00bdcf VS |
1145 | { |
1146 | if (port == PORT_E) | |
1147 | port = skl_porte_aux_port(dev_priv); | |
1148 | ||
1149 | switch (port) { | |
1150 | case PORT_A: | |
1151 | case PORT_B: | |
1152 | case PORT_C: | |
1153 | case PORT_D: | |
1154 | return DP_AUX_CH_CTL(port); | |
1155 | default: | |
1156 | MISSING_CASE(port); | |
1157 | return DP_AUX_CH_CTL(PORT_A); | |
1158 | } | |
1159 | } | |
1160 | ||
f0f59a00 VS |
1161 | static i915_reg_t skl_aux_data_reg(struct drm_i915_private *dev_priv, |
1162 | enum port port, int index) | |
330e20ec VS |
1163 | { |
1164 | if (port == PORT_E) | |
1165 | port = skl_porte_aux_port(dev_priv); | |
1166 | ||
1167 | switch (port) { | |
1168 | case PORT_A: | |
1169 | case PORT_B: | |
1170 | case PORT_C: | |
1171 | case PORT_D: | |
1172 | return DP_AUX_CH_DATA(port, index); | |
1173 | default: | |
1174 | MISSING_CASE(port); | |
1175 | return DP_AUX_CH_DATA(PORT_A, index); | |
1176 | } | |
1177 | } | |
1178 | ||
f0f59a00 VS |
1179 | static i915_reg_t intel_aux_ctl_reg(struct drm_i915_private *dev_priv, |
1180 | enum port port) | |
330e20ec VS |
1181 | { |
1182 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
1183 | return skl_aux_ctl_reg(dev_priv, port); | |
1184 | else if (HAS_PCH_SPLIT(dev_priv)) | |
1185 | return ilk_aux_ctl_reg(dev_priv, port); | |
1186 | else | |
1187 | return g4x_aux_ctl_reg(dev_priv, port); | |
1188 | } | |
1189 | ||
f0f59a00 VS |
1190 | static i915_reg_t intel_aux_data_reg(struct drm_i915_private *dev_priv, |
1191 | enum port port, int index) | |
330e20ec VS |
1192 | { |
1193 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
1194 | return skl_aux_data_reg(dev_priv, port, index); | |
1195 | else if (HAS_PCH_SPLIT(dev_priv)) | |
1196 | return ilk_aux_data_reg(dev_priv, port, index); | |
1197 | else | |
1198 | return g4x_aux_data_reg(dev_priv, port, index); | |
1199 | } | |
1200 | ||
1201 | static void intel_aux_reg_init(struct intel_dp *intel_dp) | |
1202 | { | |
1203 | struct drm_i915_private *dev_priv = to_i915(intel_dp_to_dev(intel_dp)); | |
1204 | enum port port = dp_to_dig_port(intel_dp)->port; | |
1205 | int i; | |
1206 | ||
1207 | intel_dp->aux_ch_ctl_reg = intel_aux_ctl_reg(dev_priv, port); | |
1208 | for (i = 0; i < ARRAY_SIZE(intel_dp->aux_ch_data_reg); i++) | |
1209 | intel_dp->aux_ch_data_reg[i] = intel_aux_data_reg(dev_priv, port, i); | |
1210 | } | |
1211 | ||
9d1a1031 | 1212 | static void |
a121f4e5 VS |
1213 | intel_dp_aux_fini(struct intel_dp *intel_dp) |
1214 | { | |
1215 | drm_dp_aux_unregister(&intel_dp->aux); | |
1216 | kfree(intel_dp->aux.name); | |
1217 | } | |
1218 | ||
1219 | static int | |
9d1a1031 JN |
1220 | intel_dp_aux_init(struct intel_dp *intel_dp, struct intel_connector *connector) |
1221 | { | |
33ad6626 JN |
1222 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1223 | enum port port = intel_dig_port->port; | |
ab2c0672 DA |
1224 | int ret; |
1225 | ||
330e20ec | 1226 | intel_aux_reg_init(intel_dp); |
8316f337 | 1227 | |
a121f4e5 VS |
1228 | intel_dp->aux.name = kasprintf(GFP_KERNEL, "DPDDC-%c", port_name(port)); |
1229 | if (!intel_dp->aux.name) | |
1230 | return -ENOMEM; | |
1231 | ||
4d32c0d8 | 1232 | intel_dp->aux.dev = connector->base.kdev; |
9d1a1031 | 1233 | intel_dp->aux.transfer = intel_dp_aux_transfer; |
8316f337 | 1234 | |
a121f4e5 VS |
1235 | DRM_DEBUG_KMS("registering %s bus for %s\n", |
1236 | intel_dp->aux.name, | |
0b99836f | 1237 | connector->base.kdev->kobj.name); |
8316f337 | 1238 | |
4f71d0cb | 1239 | ret = drm_dp_aux_register(&intel_dp->aux); |
0b99836f | 1240 | if (ret < 0) { |
4f71d0cb | 1241 | DRM_ERROR("drm_dp_aux_register() for %s failed (%d)\n", |
a121f4e5 VS |
1242 | intel_dp->aux.name, ret); |
1243 | kfree(intel_dp->aux.name); | |
1244 | return ret; | |
ab2c0672 | 1245 | } |
8a5e6aeb | 1246 | |
a121f4e5 | 1247 | return 0; |
a4fc5ed6 KP |
1248 | } |
1249 | ||
80f65de3 ID |
1250 | static void |
1251 | intel_dp_connector_unregister(struct intel_connector *intel_connector) | |
1252 | { | |
1253 | struct intel_dp *intel_dp = intel_attached_dp(&intel_connector->base); | |
1254 | ||
4d32c0d8 | 1255 | intel_dp_aux_fini(intel_dp); |
80f65de3 ID |
1256 | intel_connector_unregister(intel_connector); |
1257 | } | |
1258 | ||
fc0f8e25 | 1259 | static int |
12f6a2e2 | 1260 | intel_dp_sink_rates(struct intel_dp *intel_dp, const int **sink_rates) |
fc0f8e25 | 1261 | { |
94ca719e VS |
1262 | if (intel_dp->num_sink_rates) { |
1263 | *sink_rates = intel_dp->sink_rates; | |
1264 | return intel_dp->num_sink_rates; | |
fc0f8e25 | 1265 | } |
12f6a2e2 VS |
1266 | |
1267 | *sink_rates = default_rates; | |
1268 | ||
1269 | return (intel_dp_max_link_bw(intel_dp) >> 3) + 1; | |
fc0f8e25 SJ |
1270 | } |
1271 | ||
e588fa18 | 1272 | bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp) |
ed63baaf | 1273 | { |
e588fa18 ACO |
1274 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
1275 | struct drm_device *dev = dig_port->base.base.dev; | |
1276 | ||
ed63baaf | 1277 | /* WaDisableHBR2:skl */ |
e87a005d | 1278 | if (IS_SKL_REVID(dev, 0, SKL_REVID_B0)) |
ed63baaf TS |
1279 | return false; |
1280 | ||
1281 | if ((IS_HASWELL(dev) && !IS_HSW_ULX(dev)) || IS_BROADWELL(dev) || | |
1282 | (INTEL_INFO(dev)->gen >= 9)) | |
1283 | return true; | |
1284 | else | |
1285 | return false; | |
1286 | } | |
1287 | ||
a8f3ef61 | 1288 | static int |
e588fa18 | 1289 | intel_dp_source_rates(struct intel_dp *intel_dp, const int **source_rates) |
a8f3ef61 | 1290 | { |
e588fa18 ACO |
1291 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
1292 | struct drm_device *dev = dig_port->base.base.dev; | |
af7080f5 TS |
1293 | int size; |
1294 | ||
64987fc5 SJ |
1295 | if (IS_BROXTON(dev)) { |
1296 | *source_rates = bxt_rates; | |
af7080f5 | 1297 | size = ARRAY_SIZE(bxt_rates); |
ef11bdb3 | 1298 | } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
637a9c63 | 1299 | *source_rates = skl_rates; |
af7080f5 TS |
1300 | size = ARRAY_SIZE(skl_rates); |
1301 | } else { | |
1302 | *source_rates = default_rates; | |
1303 | size = ARRAY_SIZE(default_rates); | |
a8f3ef61 | 1304 | } |
636280ba | 1305 | |
ed63baaf | 1306 | /* This depends on the fact that 5.4 is last value in the array */ |
e588fa18 | 1307 | if (!intel_dp_source_supports_hbr2(intel_dp)) |
af7080f5 | 1308 | size--; |
636280ba | 1309 | |
af7080f5 | 1310 | return size; |
a8f3ef61 SJ |
1311 | } |
1312 | ||
c6bb3538 DV |
1313 | static void |
1314 | intel_dp_set_clock(struct intel_encoder *encoder, | |
840b32b7 | 1315 | struct intel_crtc_state *pipe_config) |
c6bb3538 DV |
1316 | { |
1317 | struct drm_device *dev = encoder->base.dev; | |
9dd4ffdf CML |
1318 | const struct dp_link_dpll *divisor = NULL; |
1319 | int i, count = 0; | |
c6bb3538 DV |
1320 | |
1321 | if (IS_G4X(dev)) { | |
9dd4ffdf CML |
1322 | divisor = gen4_dpll; |
1323 | count = ARRAY_SIZE(gen4_dpll); | |
c6bb3538 | 1324 | } else if (HAS_PCH_SPLIT(dev)) { |
9dd4ffdf CML |
1325 | divisor = pch_dpll; |
1326 | count = ARRAY_SIZE(pch_dpll); | |
ef9348c8 CML |
1327 | } else if (IS_CHERRYVIEW(dev)) { |
1328 | divisor = chv_dpll; | |
1329 | count = ARRAY_SIZE(chv_dpll); | |
c6bb3538 | 1330 | } else if (IS_VALLEYVIEW(dev)) { |
65ce4bf5 CML |
1331 | divisor = vlv_dpll; |
1332 | count = ARRAY_SIZE(vlv_dpll); | |
c6bb3538 | 1333 | } |
9dd4ffdf CML |
1334 | |
1335 | if (divisor && count) { | |
1336 | for (i = 0; i < count; i++) { | |
840b32b7 | 1337 | if (pipe_config->port_clock == divisor[i].clock) { |
9dd4ffdf CML |
1338 | pipe_config->dpll = divisor[i].dpll; |
1339 | pipe_config->clock_set = true; | |
1340 | break; | |
1341 | } | |
1342 | } | |
c6bb3538 DV |
1343 | } |
1344 | } | |
1345 | ||
2ecae76a VS |
1346 | static int intersect_rates(const int *source_rates, int source_len, |
1347 | const int *sink_rates, int sink_len, | |
94ca719e | 1348 | int *common_rates) |
a8f3ef61 SJ |
1349 | { |
1350 | int i = 0, j = 0, k = 0; | |
1351 | ||
a8f3ef61 SJ |
1352 | while (i < source_len && j < sink_len) { |
1353 | if (source_rates[i] == sink_rates[j]) { | |
e6bda3e4 VS |
1354 | if (WARN_ON(k >= DP_MAX_SUPPORTED_RATES)) |
1355 | return k; | |
94ca719e | 1356 | common_rates[k] = source_rates[i]; |
a8f3ef61 SJ |
1357 | ++k; |
1358 | ++i; | |
1359 | ++j; | |
1360 | } else if (source_rates[i] < sink_rates[j]) { | |
1361 | ++i; | |
1362 | } else { | |
1363 | ++j; | |
1364 | } | |
1365 | } | |
1366 | return k; | |
1367 | } | |
1368 | ||
94ca719e VS |
1369 | static int intel_dp_common_rates(struct intel_dp *intel_dp, |
1370 | int *common_rates) | |
2ecae76a | 1371 | { |
2ecae76a VS |
1372 | const int *source_rates, *sink_rates; |
1373 | int source_len, sink_len; | |
1374 | ||
1375 | sink_len = intel_dp_sink_rates(intel_dp, &sink_rates); | |
e588fa18 | 1376 | source_len = intel_dp_source_rates(intel_dp, &source_rates); |
2ecae76a VS |
1377 | |
1378 | return intersect_rates(source_rates, source_len, | |
1379 | sink_rates, sink_len, | |
94ca719e | 1380 | common_rates); |
2ecae76a VS |
1381 | } |
1382 | ||
0336400e VS |
1383 | static void snprintf_int_array(char *str, size_t len, |
1384 | const int *array, int nelem) | |
1385 | { | |
1386 | int i; | |
1387 | ||
1388 | str[0] = '\0'; | |
1389 | ||
1390 | for (i = 0; i < nelem; i++) { | |
b2f505be | 1391 | int r = snprintf(str, len, "%s%d", i ? ", " : "", array[i]); |
0336400e VS |
1392 | if (r >= len) |
1393 | return; | |
1394 | str += r; | |
1395 | len -= r; | |
1396 | } | |
1397 | } | |
1398 | ||
1399 | static void intel_dp_print_rates(struct intel_dp *intel_dp) | |
1400 | { | |
0336400e | 1401 | const int *source_rates, *sink_rates; |
94ca719e VS |
1402 | int source_len, sink_len, common_len; |
1403 | int common_rates[DP_MAX_SUPPORTED_RATES]; | |
0336400e VS |
1404 | char str[128]; /* FIXME: too big for stack? */ |
1405 | ||
1406 | if ((drm_debug & DRM_UT_KMS) == 0) | |
1407 | return; | |
1408 | ||
e588fa18 | 1409 | source_len = intel_dp_source_rates(intel_dp, &source_rates); |
0336400e VS |
1410 | snprintf_int_array(str, sizeof(str), source_rates, source_len); |
1411 | DRM_DEBUG_KMS("source rates: %s\n", str); | |
1412 | ||
1413 | sink_len = intel_dp_sink_rates(intel_dp, &sink_rates); | |
1414 | snprintf_int_array(str, sizeof(str), sink_rates, sink_len); | |
1415 | DRM_DEBUG_KMS("sink rates: %s\n", str); | |
1416 | ||
94ca719e VS |
1417 | common_len = intel_dp_common_rates(intel_dp, common_rates); |
1418 | snprintf_int_array(str, sizeof(str), common_rates, common_len); | |
1419 | DRM_DEBUG_KMS("common rates: %s\n", str); | |
0336400e VS |
1420 | } |
1421 | ||
f4896f15 | 1422 | static int rate_to_index(int find, const int *rates) |
a8f3ef61 SJ |
1423 | { |
1424 | int i = 0; | |
1425 | ||
1426 | for (i = 0; i < DP_MAX_SUPPORTED_RATES; ++i) | |
1427 | if (find == rates[i]) | |
1428 | break; | |
1429 | ||
1430 | return i; | |
1431 | } | |
1432 | ||
50fec21a VS |
1433 | int |
1434 | intel_dp_max_link_rate(struct intel_dp *intel_dp) | |
1435 | { | |
1436 | int rates[DP_MAX_SUPPORTED_RATES] = {}; | |
1437 | int len; | |
1438 | ||
94ca719e | 1439 | len = intel_dp_common_rates(intel_dp, rates); |
50fec21a VS |
1440 | if (WARN_ON(len <= 0)) |
1441 | return 162000; | |
1442 | ||
1443 | return rates[rate_to_index(0, rates) - 1]; | |
1444 | } | |
1445 | ||
ed4e9c1d VS |
1446 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate) |
1447 | { | |
94ca719e | 1448 | return rate_to_index(rate, intel_dp->sink_rates); |
ed4e9c1d VS |
1449 | } |
1450 | ||
94223d04 ACO |
1451 | void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, |
1452 | uint8_t *link_bw, uint8_t *rate_select) | |
04a60f9f VS |
1453 | { |
1454 | if (intel_dp->num_sink_rates) { | |
1455 | *link_bw = 0; | |
1456 | *rate_select = | |
1457 | intel_dp_rate_select(intel_dp, port_clock); | |
1458 | } else { | |
1459 | *link_bw = drm_dp_link_rate_to_bw_code(port_clock); | |
1460 | *rate_select = 0; | |
1461 | } | |
1462 | } | |
1463 | ||
00c09d70 | 1464 | bool |
5bfe2ac0 | 1465 | intel_dp_compute_config(struct intel_encoder *encoder, |
5cec258b | 1466 | struct intel_crtc_state *pipe_config) |
a4fc5ed6 | 1467 | { |
5bfe2ac0 | 1468 | struct drm_device *dev = encoder->base.dev; |
36008365 | 1469 | struct drm_i915_private *dev_priv = dev->dev_private; |
2d112de7 | 1470 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
5bfe2ac0 | 1471 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 1472 | enum port port = dp_to_dig_port(intel_dp)->port; |
84556d58 | 1473 | struct intel_crtc *intel_crtc = to_intel_crtc(pipe_config->base.crtc); |
dd06f90e | 1474 | struct intel_connector *intel_connector = intel_dp->attached_connector; |
a4fc5ed6 | 1475 | int lane_count, clock; |
56071a20 | 1476 | int min_lane_count = 1; |
eeb6324d | 1477 | int max_lane_count = intel_dp_max_lane_count(intel_dp); |
06ea66b6 | 1478 | /* Conveniently, the link BW constants become indices with a shift...*/ |
56071a20 | 1479 | int min_clock = 0; |
a8f3ef61 | 1480 | int max_clock; |
083f9560 | 1481 | int bpp, mode_rate; |
ff9a6750 | 1482 | int link_avail, link_clock; |
94ca719e VS |
1483 | int common_rates[DP_MAX_SUPPORTED_RATES] = {}; |
1484 | int common_len; | |
04a60f9f | 1485 | uint8_t link_bw, rate_select; |
a8f3ef61 | 1486 | |
94ca719e | 1487 | common_len = intel_dp_common_rates(intel_dp, common_rates); |
a8f3ef61 SJ |
1488 | |
1489 | /* No common link rates between source and sink */ | |
94ca719e | 1490 | WARN_ON(common_len <= 0); |
a8f3ef61 | 1491 | |
94ca719e | 1492 | max_clock = common_len - 1; |
a4fc5ed6 | 1493 | |
bc7d38a4 | 1494 | if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev) && port != PORT_A) |
5bfe2ac0 DV |
1495 | pipe_config->has_pch_encoder = true; |
1496 | ||
03afc4a2 | 1497 | pipe_config->has_dp_encoder = true; |
f769cd24 | 1498 | pipe_config->has_drrs = false; |
9fcb1704 | 1499 | pipe_config->has_audio = intel_dp->has_audio && port != PORT_A; |
a4fc5ed6 | 1500 | |
dd06f90e JN |
1501 | if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) { |
1502 | intel_fixed_panel_mode(intel_connector->panel.fixed_mode, | |
1503 | adjusted_mode); | |
a1b2278e CK |
1504 | |
1505 | if (INTEL_INFO(dev)->gen >= 9) { | |
1506 | int ret; | |
e435d6e5 | 1507 | ret = skl_update_scaler_crtc(pipe_config); |
a1b2278e CK |
1508 | if (ret) |
1509 | return ret; | |
1510 | } | |
1511 | ||
b5667627 | 1512 | if (HAS_GMCH_DISPLAY(dev)) |
2dd24552 JB |
1513 | intel_gmch_panel_fitting(intel_crtc, pipe_config, |
1514 | intel_connector->panel.fitting_mode); | |
1515 | else | |
b074cec8 JB |
1516 | intel_pch_panel_fitting(intel_crtc, pipe_config, |
1517 | intel_connector->panel.fitting_mode); | |
0d3a1bee ZY |
1518 | } |
1519 | ||
cb1793ce | 1520 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) |
0af78a2b DV |
1521 | return false; |
1522 | ||
083f9560 | 1523 | DRM_DEBUG_KMS("DP link computation with max lane count %i " |
a8f3ef61 | 1524 | "max bw %d pixel clock %iKHz\n", |
94ca719e | 1525 | max_lane_count, common_rates[max_clock], |
241bfc38 | 1526 | adjusted_mode->crtc_clock); |
083f9560 | 1527 | |
36008365 DV |
1528 | /* Walk through all bpp values. Luckily they're all nicely spaced with 2 |
1529 | * bpc in between. */ | |
3e7ca985 | 1530 | bpp = pipe_config->pipe_bpp; |
56071a20 | 1531 | if (is_edp(intel_dp)) { |
22ce5628 TS |
1532 | |
1533 | /* Get bpp from vbt only for panels that dont have bpp in edid */ | |
1534 | if (intel_connector->base.display_info.bpc == 0 && | |
6aa23e65 | 1535 | (dev_priv->vbt.edp.bpp && dev_priv->vbt.edp.bpp < bpp)) { |
56071a20 | 1536 | DRM_DEBUG_KMS("clamping bpp for eDP panel to BIOS-provided %i\n", |
6aa23e65 JN |
1537 | dev_priv->vbt.edp.bpp); |
1538 | bpp = dev_priv->vbt.edp.bpp; | |
56071a20 JN |
1539 | } |
1540 | ||
344c5bbc JN |
1541 | /* |
1542 | * Use the maximum clock and number of lanes the eDP panel | |
1543 | * advertizes being capable of. The panels are generally | |
1544 | * designed to support only a single clock and lane | |
1545 | * configuration, and typically these values correspond to the | |
1546 | * native resolution of the panel. | |
1547 | */ | |
1548 | min_lane_count = max_lane_count; | |
1549 | min_clock = max_clock; | |
7984211e | 1550 | } |
657445fe | 1551 | |
36008365 | 1552 | for (; bpp >= 6*3; bpp -= 2*3) { |
241bfc38 DL |
1553 | mode_rate = intel_dp_link_required(adjusted_mode->crtc_clock, |
1554 | bpp); | |
36008365 | 1555 | |
c6930992 | 1556 | for (clock = min_clock; clock <= max_clock; clock++) { |
a8f3ef61 SJ |
1557 | for (lane_count = min_lane_count; |
1558 | lane_count <= max_lane_count; | |
1559 | lane_count <<= 1) { | |
1560 | ||
94ca719e | 1561 | link_clock = common_rates[clock]; |
36008365 DV |
1562 | link_avail = intel_dp_max_data_rate(link_clock, |
1563 | lane_count); | |
1564 | ||
1565 | if (mode_rate <= link_avail) { | |
1566 | goto found; | |
1567 | } | |
1568 | } | |
1569 | } | |
1570 | } | |
c4867936 | 1571 | |
36008365 | 1572 | return false; |
3685a8f3 | 1573 | |
36008365 | 1574 | found: |
55bc60db VS |
1575 | if (intel_dp->color_range_auto) { |
1576 | /* | |
1577 | * See: | |
1578 | * CEA-861-E - 5.1 Default Encoding Parameters | |
1579 | * VESA DisplayPort Ver.1.2a - 5.1.1.1 Video Colorimetry | |
1580 | */ | |
0f2a2a75 VS |
1581 | pipe_config->limited_color_range = |
1582 | bpp != 18 && drm_match_cea_mode(adjusted_mode) > 1; | |
1583 | } else { | |
1584 | pipe_config->limited_color_range = | |
1585 | intel_dp->limited_color_range; | |
55bc60db VS |
1586 | } |
1587 | ||
90a6b7b0 | 1588 | pipe_config->lane_count = lane_count; |
a8f3ef61 | 1589 | |
657445fe | 1590 | pipe_config->pipe_bpp = bpp; |
94ca719e | 1591 | pipe_config->port_clock = common_rates[clock]; |
a4fc5ed6 | 1592 | |
04a60f9f VS |
1593 | intel_dp_compute_rate(intel_dp, pipe_config->port_clock, |
1594 | &link_bw, &rate_select); | |
1595 | ||
1596 | DRM_DEBUG_KMS("DP link bw %02x rate select %02x lane count %d clock %d bpp %d\n", | |
1597 | link_bw, rate_select, pipe_config->lane_count, | |
ff9a6750 | 1598 | pipe_config->port_clock, bpp); |
36008365 DV |
1599 | DRM_DEBUG_KMS("DP link bw required %i available %i\n", |
1600 | mode_rate, link_avail); | |
a4fc5ed6 | 1601 | |
03afc4a2 | 1602 | intel_link_compute_m_n(bpp, lane_count, |
241bfc38 DL |
1603 | adjusted_mode->crtc_clock, |
1604 | pipe_config->port_clock, | |
03afc4a2 | 1605 | &pipe_config->dp_m_n); |
9d1a455b | 1606 | |
439d7ac0 | 1607 | if (intel_connector->panel.downclock_mode != NULL && |
96178eeb | 1608 | dev_priv->drrs.type == SEAMLESS_DRRS_SUPPORT) { |
f769cd24 | 1609 | pipe_config->has_drrs = true; |
439d7ac0 PB |
1610 | intel_link_compute_m_n(bpp, lane_count, |
1611 | intel_connector->panel.downclock_mode->clock, | |
1612 | pipe_config->port_clock, | |
1613 | &pipe_config->dp_m2_n2); | |
1614 | } | |
1615 | ||
14d41b3b VS |
1616 | /* |
1617 | * DPLL0 VCO may need to be adjusted to get the correct | |
1618 | * clock for eDP. This will affect cdclk as well. | |
1619 | */ | |
1620 | if (is_edp(intel_dp) && | |
1621 | (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))) { | |
1622 | int vco; | |
1623 | ||
1624 | switch (pipe_config->port_clock / 2) { | |
1625 | case 108000: | |
1626 | case 216000: | |
63911d72 | 1627 | vco = 8640000; |
14d41b3b VS |
1628 | break; |
1629 | default: | |
63911d72 | 1630 | vco = 8100000; |
14d41b3b VS |
1631 | break; |
1632 | } | |
1633 | ||
1634 | to_intel_atomic_state(pipe_config->base.state)->cdclk_pll_vco = vco; | |
1635 | } | |
1636 | ||
a3c988ea | 1637 | if (!HAS_DDI(dev)) |
840b32b7 | 1638 | intel_dp_set_clock(encoder, pipe_config); |
c6bb3538 | 1639 | |
03afc4a2 | 1640 | return true; |
a4fc5ed6 KP |
1641 | } |
1642 | ||
901c2daf VS |
1643 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
1644 | const struct intel_crtc_state *pipe_config) | |
1645 | { | |
1646 | intel_dp->link_rate = pipe_config->port_clock; | |
1647 | intel_dp->lane_count = pipe_config->lane_count; | |
1648 | } | |
1649 | ||
8ac33ed3 | 1650 | static void intel_dp_prepare(struct intel_encoder *encoder) |
a4fc5ed6 | 1651 | { |
b934223d | 1652 | struct drm_device *dev = encoder->base.dev; |
417e822d | 1653 | struct drm_i915_private *dev_priv = dev->dev_private; |
b934223d | 1654 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 1655 | enum port port = dp_to_dig_port(intel_dp)->port; |
b934223d | 1656 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
7c5f93b0 | 1657 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
a4fc5ed6 | 1658 | |
901c2daf VS |
1659 | intel_dp_set_link_params(intel_dp, crtc->config); |
1660 | ||
417e822d | 1661 | /* |
1a2eb460 | 1662 | * There are four kinds of DP registers: |
417e822d KP |
1663 | * |
1664 | * IBX PCH | |
1a2eb460 KP |
1665 | * SNB CPU |
1666 | * IVB CPU | |
417e822d KP |
1667 | * CPT PCH |
1668 | * | |
1669 | * IBX PCH and CPU are the same for almost everything, | |
1670 | * except that the CPU DP PLL is configured in this | |
1671 | * register | |
1672 | * | |
1673 | * CPT PCH is quite different, having many bits moved | |
1674 | * to the TRANS_DP_CTL register instead. That | |
1675 | * configuration happens (oddly) in ironlake_pch_enable | |
1676 | */ | |
9c9e7927 | 1677 | |
417e822d KP |
1678 | /* Preserve the BIOS-computed detected bit. This is |
1679 | * supposed to be read-only. | |
1680 | */ | |
1681 | intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED; | |
a4fc5ed6 | 1682 | |
417e822d | 1683 | /* Handle DP bits in common between all three register formats */ |
417e822d | 1684 | intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0; |
90a6b7b0 | 1685 | intel_dp->DP |= DP_PORT_WIDTH(crtc->config->lane_count); |
a4fc5ed6 | 1686 | |
417e822d | 1687 | /* Split out the IBX/CPU vs CPT settings */ |
32f9d658 | 1688 | |
39e5fa88 | 1689 | if (IS_GEN7(dev) && port == PORT_A) { |
1a2eb460 KP |
1690 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
1691 | intel_dp->DP |= DP_SYNC_HS_HIGH; | |
1692 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) | |
1693 | intel_dp->DP |= DP_SYNC_VS_HIGH; | |
1694 | intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT; | |
1695 | ||
6aba5b6c | 1696 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) |
1a2eb460 KP |
1697 | intel_dp->DP |= DP_ENHANCED_FRAMING; |
1698 | ||
7c62a164 | 1699 | intel_dp->DP |= crtc->pipe << 29; |
39e5fa88 | 1700 | } else if (HAS_PCH_CPT(dev) && port != PORT_A) { |
e3ef4479 VS |
1701 | u32 trans_dp; |
1702 | ||
39e5fa88 | 1703 | intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT; |
e3ef4479 VS |
1704 | |
1705 | trans_dp = I915_READ(TRANS_DP_CTL(crtc->pipe)); | |
1706 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) | |
1707 | trans_dp |= TRANS_DP_ENH_FRAMING; | |
1708 | else | |
1709 | trans_dp &= ~TRANS_DP_ENH_FRAMING; | |
1710 | I915_WRITE(TRANS_DP_CTL(crtc->pipe), trans_dp); | |
39e5fa88 | 1711 | } else { |
0f2a2a75 | 1712 | if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev) && |
666a4537 | 1713 | !IS_CHERRYVIEW(dev) && crtc->config->limited_color_range) |
0f2a2a75 | 1714 | intel_dp->DP |= DP_COLOR_RANGE_16_235; |
417e822d KP |
1715 | |
1716 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
1717 | intel_dp->DP |= DP_SYNC_HS_HIGH; | |
1718 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) | |
1719 | intel_dp->DP |= DP_SYNC_VS_HIGH; | |
1720 | intel_dp->DP |= DP_LINK_TRAIN_OFF; | |
1721 | ||
6aba5b6c | 1722 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) |
417e822d KP |
1723 | intel_dp->DP |= DP_ENHANCED_FRAMING; |
1724 | ||
39e5fa88 | 1725 | if (IS_CHERRYVIEW(dev)) |
44f37d1f | 1726 | intel_dp->DP |= DP_PIPE_SELECT_CHV(crtc->pipe); |
39e5fa88 VS |
1727 | else if (crtc->pipe == PIPE_B) |
1728 | intel_dp->DP |= DP_PIPEB_SELECT; | |
32f9d658 | 1729 | } |
a4fc5ed6 KP |
1730 | } |
1731 | ||
ffd6749d PZ |
1732 | #define IDLE_ON_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK) |
1733 | #define IDLE_ON_VALUE (PP_ON | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE) | |
99ea7127 | 1734 | |
1a5ef5b7 PZ |
1735 | #define IDLE_OFF_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | 0) |
1736 | #define IDLE_OFF_VALUE (0 | PP_SEQUENCE_NONE | 0 | 0) | |
99ea7127 | 1737 | |
ffd6749d PZ |
1738 | #define IDLE_CYCLE_MASK (PP_ON | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK) |
1739 | #define IDLE_CYCLE_VALUE (0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE) | |
99ea7127 | 1740 | |
4be73780 | 1741 | static void wait_panel_status(struct intel_dp *intel_dp, |
99ea7127 KP |
1742 | u32 mask, |
1743 | u32 value) | |
bd943159 | 1744 | { |
30add22d | 1745 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
99ea7127 | 1746 | struct drm_i915_private *dev_priv = dev->dev_private; |
f0f59a00 | 1747 | i915_reg_t pp_stat_reg, pp_ctrl_reg; |
453c5420 | 1748 | |
e39b999a VS |
1749 | lockdep_assert_held(&dev_priv->pps_mutex); |
1750 | ||
bf13e81b JN |
1751 | pp_stat_reg = _pp_stat_reg(intel_dp); |
1752 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); | |
32ce697c | 1753 | |
99ea7127 | 1754 | DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n", |
453c5420 JB |
1755 | mask, value, |
1756 | I915_READ(pp_stat_reg), | |
1757 | I915_READ(pp_ctrl_reg)); | |
32ce697c | 1758 | |
3f177625 TU |
1759 | if (_wait_for((I915_READ(pp_stat_reg) & mask) == value, |
1760 | 5 * USEC_PER_SEC, 10 * USEC_PER_MSEC)) | |
99ea7127 | 1761 | DRM_ERROR("Panel status timeout: status %08x control %08x\n", |
453c5420 JB |
1762 | I915_READ(pp_stat_reg), |
1763 | I915_READ(pp_ctrl_reg)); | |
54c136d4 CW |
1764 | |
1765 | DRM_DEBUG_KMS("Wait complete\n"); | |
99ea7127 | 1766 | } |
32ce697c | 1767 | |
4be73780 | 1768 | static void wait_panel_on(struct intel_dp *intel_dp) |
99ea7127 KP |
1769 | { |
1770 | DRM_DEBUG_KMS("Wait for panel power on\n"); | |
4be73780 | 1771 | wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE); |
bd943159 KP |
1772 | } |
1773 | ||
4be73780 | 1774 | static void wait_panel_off(struct intel_dp *intel_dp) |
99ea7127 KP |
1775 | { |
1776 | DRM_DEBUG_KMS("Wait for panel power off time\n"); | |
4be73780 | 1777 | wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE); |
99ea7127 KP |
1778 | } |
1779 | ||
4be73780 | 1780 | static void wait_panel_power_cycle(struct intel_dp *intel_dp) |
99ea7127 | 1781 | { |
d28d4731 AK |
1782 | ktime_t panel_power_on_time; |
1783 | s64 panel_power_off_duration; | |
1784 | ||
99ea7127 | 1785 | DRM_DEBUG_KMS("Wait for panel power cycle\n"); |
dce56b3c | 1786 | |
d28d4731 AK |
1787 | /* take the difference of currrent time and panel power off time |
1788 | * and then make panel wait for t11_t12 if needed. */ | |
1789 | panel_power_on_time = ktime_get_boottime(); | |
1790 | panel_power_off_duration = ktime_ms_delta(panel_power_on_time, intel_dp->panel_power_off_time); | |
1791 | ||
dce56b3c PZ |
1792 | /* When we disable the VDD override bit last we have to do the manual |
1793 | * wait. */ | |
d28d4731 AK |
1794 | if (panel_power_off_duration < (s64)intel_dp->panel_power_cycle_delay) |
1795 | wait_remaining_ms_from_jiffies(jiffies, | |
1796 | intel_dp->panel_power_cycle_delay - panel_power_off_duration); | |
dce56b3c | 1797 | |
4be73780 | 1798 | wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE); |
99ea7127 KP |
1799 | } |
1800 | ||
4be73780 | 1801 | static void wait_backlight_on(struct intel_dp *intel_dp) |
dce56b3c PZ |
1802 | { |
1803 | wait_remaining_ms_from_jiffies(intel_dp->last_power_on, | |
1804 | intel_dp->backlight_on_delay); | |
1805 | } | |
1806 | ||
4be73780 | 1807 | static void edp_wait_backlight_off(struct intel_dp *intel_dp) |
dce56b3c PZ |
1808 | { |
1809 | wait_remaining_ms_from_jiffies(intel_dp->last_backlight_off, | |
1810 | intel_dp->backlight_off_delay); | |
1811 | } | |
99ea7127 | 1812 | |
832dd3c1 KP |
1813 | /* Read the current pp_control value, unlocking the register if it |
1814 | * is locked | |
1815 | */ | |
1816 | ||
453c5420 | 1817 | static u32 ironlake_get_pp_control(struct intel_dp *intel_dp) |
832dd3c1 | 1818 | { |
453c5420 JB |
1819 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
1820 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1821 | u32 control; | |
832dd3c1 | 1822 | |
e39b999a VS |
1823 | lockdep_assert_held(&dev_priv->pps_mutex); |
1824 | ||
bf13e81b | 1825 | control = I915_READ(_pp_ctrl_reg(intel_dp)); |
b0a08bec VK |
1826 | if (!IS_BROXTON(dev)) { |
1827 | control &= ~PANEL_UNLOCK_MASK; | |
1828 | control |= PANEL_UNLOCK_REGS; | |
1829 | } | |
832dd3c1 | 1830 | return control; |
bd943159 KP |
1831 | } |
1832 | ||
951468f3 VS |
1833 | /* |
1834 | * Must be paired with edp_panel_vdd_off(). | |
1835 | * Must hold pps_mutex around the whole on/off sequence. | |
1836 | * Can be nested with intel_edp_panel_vdd_{on,off}() calls. | |
1837 | */ | |
1e0560e0 | 1838 | static bool edp_panel_vdd_on(struct intel_dp *intel_dp) |
5d613501 | 1839 | { |
30add22d | 1840 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
4e6e1a54 ID |
1841 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1842 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
5d613501 | 1843 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e6e1a54 | 1844 | enum intel_display_power_domain power_domain; |
5d613501 | 1845 | u32 pp; |
f0f59a00 | 1846 | i915_reg_t pp_stat_reg, pp_ctrl_reg; |
adddaaf4 | 1847 | bool need_to_disable = !intel_dp->want_panel_vdd; |
5d613501 | 1848 | |
e39b999a VS |
1849 | lockdep_assert_held(&dev_priv->pps_mutex); |
1850 | ||
97af61f5 | 1851 | if (!is_edp(intel_dp)) |
adddaaf4 | 1852 | return false; |
bd943159 | 1853 | |
2c623c11 | 1854 | cancel_delayed_work(&intel_dp->panel_vdd_work); |
bd943159 | 1855 | intel_dp->want_panel_vdd = true; |
99ea7127 | 1856 | |
4be73780 | 1857 | if (edp_have_panel_vdd(intel_dp)) |
adddaaf4 | 1858 | return need_to_disable; |
b0665d57 | 1859 | |
25f78f58 | 1860 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
4e6e1a54 | 1861 | intel_display_power_get(dev_priv, power_domain); |
e9cb81a2 | 1862 | |
3936fcf4 VS |
1863 | DRM_DEBUG_KMS("Turning eDP port %c VDD on\n", |
1864 | port_name(intel_dig_port->port)); | |
bd943159 | 1865 | |
4be73780 DV |
1866 | if (!edp_have_panel_power(intel_dp)) |
1867 | wait_panel_power_cycle(intel_dp); | |
99ea7127 | 1868 | |
453c5420 | 1869 | pp = ironlake_get_pp_control(intel_dp); |
5d613501 | 1870 | pp |= EDP_FORCE_VDD; |
ebf33b18 | 1871 | |
bf13e81b JN |
1872 | pp_stat_reg = _pp_stat_reg(intel_dp); |
1873 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); | |
453c5420 JB |
1874 | |
1875 | I915_WRITE(pp_ctrl_reg, pp); | |
1876 | POSTING_READ(pp_ctrl_reg); | |
1877 | DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n", | |
1878 | I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg)); | |
ebf33b18 KP |
1879 | /* |
1880 | * If the panel wasn't on, delay before accessing aux channel | |
1881 | */ | |
4be73780 | 1882 | if (!edp_have_panel_power(intel_dp)) { |
3936fcf4 VS |
1883 | DRM_DEBUG_KMS("eDP port %c panel power wasn't enabled\n", |
1884 | port_name(intel_dig_port->port)); | |
f01eca2e | 1885 | msleep(intel_dp->panel_power_up_delay); |
f01eca2e | 1886 | } |
adddaaf4 JN |
1887 | |
1888 | return need_to_disable; | |
1889 | } | |
1890 | ||
951468f3 VS |
1891 | /* |
1892 | * Must be paired with intel_edp_panel_vdd_off() or | |
1893 | * intel_edp_panel_off(). | |
1894 | * Nested calls to these functions are not allowed since | |
1895 | * we drop the lock. Caller must use some higher level | |
1896 | * locking to prevent nested calls from other threads. | |
1897 | */ | |
b80d6c78 | 1898 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp) |
adddaaf4 | 1899 | { |
c695b6b6 | 1900 | bool vdd; |
adddaaf4 | 1901 | |
c695b6b6 VS |
1902 | if (!is_edp(intel_dp)) |
1903 | return; | |
1904 | ||
773538e8 | 1905 | pps_lock(intel_dp); |
c695b6b6 | 1906 | vdd = edp_panel_vdd_on(intel_dp); |
773538e8 | 1907 | pps_unlock(intel_dp); |
c695b6b6 | 1908 | |
e2c719b7 | 1909 | I915_STATE_WARN(!vdd, "eDP port %c VDD already requested on\n", |
3936fcf4 | 1910 | port_name(dp_to_dig_port(intel_dp)->port)); |
5d613501 JB |
1911 | } |
1912 | ||
4be73780 | 1913 | static void edp_panel_vdd_off_sync(struct intel_dp *intel_dp) |
5d613501 | 1914 | { |
30add22d | 1915 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
5d613501 | 1916 | struct drm_i915_private *dev_priv = dev->dev_private; |
be2c9196 VS |
1917 | struct intel_digital_port *intel_dig_port = |
1918 | dp_to_dig_port(intel_dp); | |
1919 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
1920 | enum intel_display_power_domain power_domain; | |
5d613501 | 1921 | u32 pp; |
f0f59a00 | 1922 | i915_reg_t pp_stat_reg, pp_ctrl_reg; |
5d613501 | 1923 | |
e39b999a | 1924 | lockdep_assert_held(&dev_priv->pps_mutex); |
a0e99e68 | 1925 | |
15e899a0 | 1926 | WARN_ON(intel_dp->want_panel_vdd); |
4e6e1a54 | 1927 | |
15e899a0 | 1928 | if (!edp_have_panel_vdd(intel_dp)) |
be2c9196 | 1929 | return; |
b0665d57 | 1930 | |
3936fcf4 VS |
1931 | DRM_DEBUG_KMS("Turning eDP port %c VDD off\n", |
1932 | port_name(intel_dig_port->port)); | |
bd943159 | 1933 | |
be2c9196 VS |
1934 | pp = ironlake_get_pp_control(intel_dp); |
1935 | pp &= ~EDP_FORCE_VDD; | |
453c5420 | 1936 | |
be2c9196 VS |
1937 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
1938 | pp_stat_reg = _pp_stat_reg(intel_dp); | |
99ea7127 | 1939 | |
be2c9196 VS |
1940 | I915_WRITE(pp_ctrl_reg, pp); |
1941 | POSTING_READ(pp_ctrl_reg); | |
90791a5c | 1942 | |
be2c9196 VS |
1943 | /* Make sure sequencer is idle before allowing subsequent activity */ |
1944 | DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n", | |
1945 | I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg)); | |
e9cb81a2 | 1946 | |
be2c9196 | 1947 | if ((pp & POWER_TARGET_ON) == 0) |
d28d4731 | 1948 | intel_dp->panel_power_off_time = ktime_get_boottime(); |
e9cb81a2 | 1949 | |
25f78f58 | 1950 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
be2c9196 | 1951 | intel_display_power_put(dev_priv, power_domain); |
bd943159 | 1952 | } |
5d613501 | 1953 | |
4be73780 | 1954 | static void edp_panel_vdd_work(struct work_struct *__work) |
bd943159 KP |
1955 | { |
1956 | struct intel_dp *intel_dp = container_of(to_delayed_work(__work), | |
1957 | struct intel_dp, panel_vdd_work); | |
bd943159 | 1958 | |
773538e8 | 1959 | pps_lock(intel_dp); |
15e899a0 VS |
1960 | if (!intel_dp->want_panel_vdd) |
1961 | edp_panel_vdd_off_sync(intel_dp); | |
773538e8 | 1962 | pps_unlock(intel_dp); |
bd943159 KP |
1963 | } |
1964 | ||
aba86890 ID |
1965 | static void edp_panel_vdd_schedule_off(struct intel_dp *intel_dp) |
1966 | { | |
1967 | unsigned long delay; | |
1968 | ||
1969 | /* | |
1970 | * Queue the timer to fire a long time from now (relative to the power | |
1971 | * down delay) to keep the panel power up across a sequence of | |
1972 | * operations. | |
1973 | */ | |
1974 | delay = msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5); | |
1975 | schedule_delayed_work(&intel_dp->panel_vdd_work, delay); | |
1976 | } | |
1977 | ||
951468f3 VS |
1978 | /* |
1979 | * Must be paired with edp_panel_vdd_on(). | |
1980 | * Must hold pps_mutex around the whole on/off sequence. | |
1981 | * Can be nested with intel_edp_panel_vdd_{on,off}() calls. | |
1982 | */ | |
4be73780 | 1983 | static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync) |
bd943159 | 1984 | { |
e39b999a VS |
1985 | struct drm_i915_private *dev_priv = |
1986 | intel_dp_to_dev(intel_dp)->dev_private; | |
1987 | ||
1988 | lockdep_assert_held(&dev_priv->pps_mutex); | |
1989 | ||
97af61f5 KP |
1990 | if (!is_edp(intel_dp)) |
1991 | return; | |
5d613501 | 1992 | |
e2c719b7 | 1993 | I915_STATE_WARN(!intel_dp->want_panel_vdd, "eDP port %c VDD not forced on", |
3936fcf4 | 1994 | port_name(dp_to_dig_port(intel_dp)->port)); |
f2e8b18a | 1995 | |
bd943159 KP |
1996 | intel_dp->want_panel_vdd = false; |
1997 | ||
aba86890 | 1998 | if (sync) |
4be73780 | 1999 | edp_panel_vdd_off_sync(intel_dp); |
aba86890 ID |
2000 | else |
2001 | edp_panel_vdd_schedule_off(intel_dp); | |
5d613501 JB |
2002 | } |
2003 | ||
9f0fb5be | 2004 | static void edp_panel_on(struct intel_dp *intel_dp) |
9934c132 | 2005 | { |
30add22d | 2006 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9934c132 | 2007 | struct drm_i915_private *dev_priv = dev->dev_private; |
99ea7127 | 2008 | u32 pp; |
f0f59a00 | 2009 | i915_reg_t pp_ctrl_reg; |
9934c132 | 2010 | |
9f0fb5be VS |
2011 | lockdep_assert_held(&dev_priv->pps_mutex); |
2012 | ||
97af61f5 | 2013 | if (!is_edp(intel_dp)) |
bd943159 | 2014 | return; |
99ea7127 | 2015 | |
3936fcf4 VS |
2016 | DRM_DEBUG_KMS("Turn eDP port %c panel power on\n", |
2017 | port_name(dp_to_dig_port(intel_dp)->port)); | |
e39b999a | 2018 | |
e7a89ace VS |
2019 | if (WARN(edp_have_panel_power(intel_dp), |
2020 | "eDP port %c panel power already on\n", | |
2021 | port_name(dp_to_dig_port(intel_dp)->port))) | |
9f0fb5be | 2022 | return; |
9934c132 | 2023 | |
4be73780 | 2024 | wait_panel_power_cycle(intel_dp); |
37c6c9b0 | 2025 | |
bf13e81b | 2026 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 | 2027 | pp = ironlake_get_pp_control(intel_dp); |
05ce1a49 KP |
2028 | if (IS_GEN5(dev)) { |
2029 | /* ILK workaround: disable reset around power sequence */ | |
2030 | pp &= ~PANEL_POWER_RESET; | |
bf13e81b JN |
2031 | I915_WRITE(pp_ctrl_reg, pp); |
2032 | POSTING_READ(pp_ctrl_reg); | |
05ce1a49 | 2033 | } |
37c6c9b0 | 2034 | |
1c0ae80a | 2035 | pp |= POWER_TARGET_ON; |
99ea7127 KP |
2036 | if (!IS_GEN5(dev)) |
2037 | pp |= PANEL_POWER_RESET; | |
2038 | ||
453c5420 JB |
2039 | I915_WRITE(pp_ctrl_reg, pp); |
2040 | POSTING_READ(pp_ctrl_reg); | |
9934c132 | 2041 | |
4be73780 | 2042 | wait_panel_on(intel_dp); |
dce56b3c | 2043 | intel_dp->last_power_on = jiffies; |
9934c132 | 2044 | |
05ce1a49 KP |
2045 | if (IS_GEN5(dev)) { |
2046 | pp |= PANEL_POWER_RESET; /* restore panel reset bit */ | |
bf13e81b JN |
2047 | I915_WRITE(pp_ctrl_reg, pp); |
2048 | POSTING_READ(pp_ctrl_reg); | |
05ce1a49 | 2049 | } |
9f0fb5be | 2050 | } |
e39b999a | 2051 | |
9f0fb5be VS |
2052 | void intel_edp_panel_on(struct intel_dp *intel_dp) |
2053 | { | |
2054 | if (!is_edp(intel_dp)) | |
2055 | return; | |
2056 | ||
2057 | pps_lock(intel_dp); | |
2058 | edp_panel_on(intel_dp); | |
773538e8 | 2059 | pps_unlock(intel_dp); |
9934c132 JB |
2060 | } |
2061 | ||
9f0fb5be VS |
2062 | |
2063 | static void edp_panel_off(struct intel_dp *intel_dp) | |
9934c132 | 2064 | { |
4e6e1a54 ID |
2065 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
2066 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
30add22d | 2067 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9934c132 | 2068 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e6e1a54 | 2069 | enum intel_display_power_domain power_domain; |
99ea7127 | 2070 | u32 pp; |
f0f59a00 | 2071 | i915_reg_t pp_ctrl_reg; |
9934c132 | 2072 | |
9f0fb5be VS |
2073 | lockdep_assert_held(&dev_priv->pps_mutex); |
2074 | ||
97af61f5 KP |
2075 | if (!is_edp(intel_dp)) |
2076 | return; | |
37c6c9b0 | 2077 | |
3936fcf4 VS |
2078 | DRM_DEBUG_KMS("Turn eDP port %c panel power off\n", |
2079 | port_name(dp_to_dig_port(intel_dp)->port)); | |
37c6c9b0 | 2080 | |
3936fcf4 VS |
2081 | WARN(!intel_dp->want_panel_vdd, "Need eDP port %c VDD to turn off panel\n", |
2082 | port_name(dp_to_dig_port(intel_dp)->port)); | |
24f3e092 | 2083 | |
453c5420 | 2084 | pp = ironlake_get_pp_control(intel_dp); |
35a38556 DV |
2085 | /* We need to switch off panel power _and_ force vdd, for otherwise some |
2086 | * panels get very unhappy and cease to work. */ | |
b3064154 PJ |
2087 | pp &= ~(POWER_TARGET_ON | PANEL_POWER_RESET | EDP_FORCE_VDD | |
2088 | EDP_BLC_ENABLE); | |
453c5420 | 2089 | |
bf13e81b | 2090 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 | 2091 | |
849e39f5 PZ |
2092 | intel_dp->want_panel_vdd = false; |
2093 | ||
453c5420 JB |
2094 | I915_WRITE(pp_ctrl_reg, pp); |
2095 | POSTING_READ(pp_ctrl_reg); | |
9934c132 | 2096 | |
d28d4731 | 2097 | intel_dp->panel_power_off_time = ktime_get_boottime(); |
4be73780 | 2098 | wait_panel_off(intel_dp); |
849e39f5 PZ |
2099 | |
2100 | /* We got a reference when we enabled the VDD. */ | |
25f78f58 | 2101 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
4e6e1a54 | 2102 | intel_display_power_put(dev_priv, power_domain); |
9f0fb5be | 2103 | } |
e39b999a | 2104 | |
9f0fb5be VS |
2105 | void intel_edp_panel_off(struct intel_dp *intel_dp) |
2106 | { | |
2107 | if (!is_edp(intel_dp)) | |
2108 | return; | |
e39b999a | 2109 | |
9f0fb5be VS |
2110 | pps_lock(intel_dp); |
2111 | edp_panel_off(intel_dp); | |
773538e8 | 2112 | pps_unlock(intel_dp); |
9934c132 JB |
2113 | } |
2114 | ||
1250d107 JN |
2115 | /* Enable backlight in the panel power control. */ |
2116 | static void _intel_edp_backlight_on(struct intel_dp *intel_dp) | |
32f9d658 | 2117 | { |
da63a9f2 PZ |
2118 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
2119 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
32f9d658 ZW |
2120 | struct drm_i915_private *dev_priv = dev->dev_private; |
2121 | u32 pp; | |
f0f59a00 | 2122 | i915_reg_t pp_ctrl_reg; |
32f9d658 | 2123 | |
01cb9ea6 JB |
2124 | /* |
2125 | * If we enable the backlight right away following a panel power | |
2126 | * on, we may see slight flicker as the panel syncs with the eDP | |
2127 | * link. So delay a bit to make sure the image is solid before | |
2128 | * allowing it to appear. | |
2129 | */ | |
4be73780 | 2130 | wait_backlight_on(intel_dp); |
e39b999a | 2131 | |
773538e8 | 2132 | pps_lock(intel_dp); |
e39b999a | 2133 | |
453c5420 | 2134 | pp = ironlake_get_pp_control(intel_dp); |
32f9d658 | 2135 | pp |= EDP_BLC_ENABLE; |
453c5420 | 2136 | |
bf13e81b | 2137 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 JB |
2138 | |
2139 | I915_WRITE(pp_ctrl_reg, pp); | |
2140 | POSTING_READ(pp_ctrl_reg); | |
e39b999a | 2141 | |
773538e8 | 2142 | pps_unlock(intel_dp); |
32f9d658 ZW |
2143 | } |
2144 | ||
1250d107 JN |
2145 | /* Enable backlight PWM and backlight PP control. */ |
2146 | void intel_edp_backlight_on(struct intel_dp *intel_dp) | |
2147 | { | |
2148 | if (!is_edp(intel_dp)) | |
2149 | return; | |
2150 | ||
2151 | DRM_DEBUG_KMS("\n"); | |
2152 | ||
2153 | intel_panel_enable_backlight(intel_dp->attached_connector); | |
2154 | _intel_edp_backlight_on(intel_dp); | |
2155 | } | |
2156 | ||
2157 | /* Disable backlight in the panel power control. */ | |
2158 | static void _intel_edp_backlight_off(struct intel_dp *intel_dp) | |
32f9d658 | 2159 | { |
30add22d | 2160 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
32f9d658 ZW |
2161 | struct drm_i915_private *dev_priv = dev->dev_private; |
2162 | u32 pp; | |
f0f59a00 | 2163 | i915_reg_t pp_ctrl_reg; |
32f9d658 | 2164 | |
f01eca2e KP |
2165 | if (!is_edp(intel_dp)) |
2166 | return; | |
2167 | ||
773538e8 | 2168 | pps_lock(intel_dp); |
e39b999a | 2169 | |
453c5420 | 2170 | pp = ironlake_get_pp_control(intel_dp); |
32f9d658 | 2171 | pp &= ~EDP_BLC_ENABLE; |
453c5420 | 2172 | |
bf13e81b | 2173 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 JB |
2174 | |
2175 | I915_WRITE(pp_ctrl_reg, pp); | |
2176 | POSTING_READ(pp_ctrl_reg); | |
f7d2323c | 2177 | |
773538e8 | 2178 | pps_unlock(intel_dp); |
e39b999a VS |
2179 | |
2180 | intel_dp->last_backlight_off = jiffies; | |
f7d2323c | 2181 | edp_wait_backlight_off(intel_dp); |
1250d107 | 2182 | } |
f7d2323c | 2183 | |
1250d107 JN |
2184 | /* Disable backlight PP control and backlight PWM. */ |
2185 | void intel_edp_backlight_off(struct intel_dp *intel_dp) | |
2186 | { | |
2187 | if (!is_edp(intel_dp)) | |
2188 | return; | |
2189 | ||
2190 | DRM_DEBUG_KMS("\n"); | |
f7d2323c | 2191 | |
1250d107 | 2192 | _intel_edp_backlight_off(intel_dp); |
f7d2323c | 2193 | intel_panel_disable_backlight(intel_dp->attached_connector); |
32f9d658 | 2194 | } |
a4fc5ed6 | 2195 | |
73580fb7 JN |
2196 | /* |
2197 | * Hook for controlling the panel power control backlight through the bl_power | |
2198 | * sysfs attribute. Take care to handle multiple calls. | |
2199 | */ | |
2200 | static void intel_edp_backlight_power(struct intel_connector *connector, | |
2201 | bool enable) | |
2202 | { | |
2203 | struct intel_dp *intel_dp = intel_attached_dp(&connector->base); | |
e39b999a VS |
2204 | bool is_enabled; |
2205 | ||
773538e8 | 2206 | pps_lock(intel_dp); |
e39b999a | 2207 | is_enabled = ironlake_get_pp_control(intel_dp) & EDP_BLC_ENABLE; |
773538e8 | 2208 | pps_unlock(intel_dp); |
73580fb7 JN |
2209 | |
2210 | if (is_enabled == enable) | |
2211 | return; | |
2212 | ||
23ba9373 JN |
2213 | DRM_DEBUG_KMS("panel power control backlight %s\n", |
2214 | enable ? "enable" : "disable"); | |
73580fb7 JN |
2215 | |
2216 | if (enable) | |
2217 | _intel_edp_backlight_on(intel_dp); | |
2218 | else | |
2219 | _intel_edp_backlight_off(intel_dp); | |
2220 | } | |
2221 | ||
64e1077a VS |
2222 | static void assert_dp_port(struct intel_dp *intel_dp, bool state) |
2223 | { | |
2224 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
2225 | struct drm_i915_private *dev_priv = to_i915(dig_port->base.base.dev); | |
2226 | bool cur_state = I915_READ(intel_dp->output_reg) & DP_PORT_EN; | |
2227 | ||
2228 | I915_STATE_WARN(cur_state != state, | |
2229 | "DP port %c state assertion failure (expected %s, current %s)\n", | |
2230 | port_name(dig_port->port), | |
87ad3212 | 2231 | onoff(state), onoff(cur_state)); |
64e1077a VS |
2232 | } |
2233 | #define assert_dp_port_disabled(d) assert_dp_port((d), false) | |
2234 | ||
2235 | static void assert_edp_pll(struct drm_i915_private *dev_priv, bool state) | |
2236 | { | |
2237 | bool cur_state = I915_READ(DP_A) & DP_PLL_ENABLE; | |
2238 | ||
2239 | I915_STATE_WARN(cur_state != state, | |
2240 | "eDP PLL state assertion failure (expected %s, current %s)\n", | |
87ad3212 | 2241 | onoff(state), onoff(cur_state)); |
64e1077a VS |
2242 | } |
2243 | #define assert_edp_pll_enabled(d) assert_edp_pll((d), true) | |
2244 | #define assert_edp_pll_disabled(d) assert_edp_pll((d), false) | |
2245 | ||
2bd2ad64 | 2246 | static void ironlake_edp_pll_on(struct intel_dp *intel_dp) |
d240f20f | 2247 | { |
da63a9f2 | 2248 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
64e1077a VS |
2249 | struct intel_crtc *crtc = to_intel_crtc(intel_dig_port->base.base.crtc); |
2250 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
d240f20f | 2251 | |
64e1077a VS |
2252 | assert_pipe_disabled(dev_priv, crtc->pipe); |
2253 | assert_dp_port_disabled(intel_dp); | |
2254 | assert_edp_pll_disabled(dev_priv); | |
2bd2ad64 | 2255 | |
abfce949 VS |
2256 | DRM_DEBUG_KMS("enabling eDP PLL for clock %d\n", |
2257 | crtc->config->port_clock); | |
2258 | ||
2259 | intel_dp->DP &= ~DP_PLL_FREQ_MASK; | |
2260 | ||
2261 | if (crtc->config->port_clock == 162000) | |
2262 | intel_dp->DP |= DP_PLL_FREQ_162MHZ; | |
2263 | else | |
2264 | intel_dp->DP |= DP_PLL_FREQ_270MHZ; | |
2265 | ||
2266 | I915_WRITE(DP_A, intel_dp->DP); | |
2267 | POSTING_READ(DP_A); | |
2268 | udelay(500); | |
2269 | ||
6b23f3e8 VS |
2270 | /* |
2271 | * [DevILK] Work around required when enabling DP PLL | |
2272 | * while a pipe is enabled going to FDI: | |
2273 | * 1. Wait for the start of vertical blank on the enabled pipe going to FDI | |
2274 | * 2. Program DP PLL enable | |
2275 | */ | |
2276 | if (IS_GEN5(dev_priv)) | |
2277 | intel_wait_for_vblank_if_active(dev_priv->dev, !crtc->pipe); | |
2278 | ||
0767935e | 2279 | intel_dp->DP |= DP_PLL_ENABLE; |
6fec7662 | 2280 | |
0767935e | 2281 | I915_WRITE(DP_A, intel_dp->DP); |
298b0b39 JB |
2282 | POSTING_READ(DP_A); |
2283 | udelay(200); | |
d240f20f JB |
2284 | } |
2285 | ||
2bd2ad64 | 2286 | static void ironlake_edp_pll_off(struct intel_dp *intel_dp) |
d240f20f | 2287 | { |
da63a9f2 | 2288 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
64e1077a VS |
2289 | struct intel_crtc *crtc = to_intel_crtc(intel_dig_port->base.base.crtc); |
2290 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
d240f20f | 2291 | |
64e1077a VS |
2292 | assert_pipe_disabled(dev_priv, crtc->pipe); |
2293 | assert_dp_port_disabled(intel_dp); | |
2294 | assert_edp_pll_enabled(dev_priv); | |
2bd2ad64 | 2295 | |
abfce949 VS |
2296 | DRM_DEBUG_KMS("disabling eDP PLL\n"); |
2297 | ||
6fec7662 | 2298 | intel_dp->DP &= ~DP_PLL_ENABLE; |
0767935e | 2299 | |
6fec7662 | 2300 | I915_WRITE(DP_A, intel_dp->DP); |
1af5fa1b | 2301 | POSTING_READ(DP_A); |
d240f20f JB |
2302 | udelay(200); |
2303 | } | |
2304 | ||
c7ad3810 | 2305 | /* If the sink supports it, try to set the power state appropriately */ |
c19b0669 | 2306 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode) |
c7ad3810 JB |
2307 | { |
2308 | int ret, i; | |
2309 | ||
2310 | /* Should have a valid DPCD by this point */ | |
2311 | if (intel_dp->dpcd[DP_DPCD_REV] < 0x11) | |
2312 | return; | |
2313 | ||
2314 | if (mode != DRM_MODE_DPMS_ON) { | |
9d1a1031 JN |
2315 | ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, |
2316 | DP_SET_POWER_D3); | |
c7ad3810 JB |
2317 | } else { |
2318 | /* | |
2319 | * When turning on, we need to retry for 1ms to give the sink | |
2320 | * time to wake up. | |
2321 | */ | |
2322 | for (i = 0; i < 3; i++) { | |
9d1a1031 JN |
2323 | ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, |
2324 | DP_SET_POWER_D0); | |
c7ad3810 JB |
2325 | if (ret == 1) |
2326 | break; | |
2327 | msleep(1); | |
2328 | } | |
2329 | } | |
f9cac721 JN |
2330 | |
2331 | if (ret != 1) | |
2332 | DRM_DEBUG_KMS("failed to %s sink power state\n", | |
2333 | mode == DRM_MODE_DPMS_ON ? "enable" : "disable"); | |
c7ad3810 JB |
2334 | } |
2335 | ||
19d8fe15 DV |
2336 | static bool intel_dp_get_hw_state(struct intel_encoder *encoder, |
2337 | enum pipe *pipe) | |
d240f20f | 2338 | { |
19d8fe15 | 2339 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 2340 | enum port port = dp_to_dig_port(intel_dp)->port; |
19d8fe15 DV |
2341 | struct drm_device *dev = encoder->base.dev; |
2342 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6d129bea ID |
2343 | enum intel_display_power_domain power_domain; |
2344 | u32 tmp; | |
6fa9a5ec | 2345 | bool ret; |
6d129bea ID |
2346 | |
2347 | power_domain = intel_display_port_power_domain(encoder); | |
6fa9a5ec | 2348 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) |
6d129bea ID |
2349 | return false; |
2350 | ||
6fa9a5ec ID |
2351 | ret = false; |
2352 | ||
6d129bea | 2353 | tmp = I915_READ(intel_dp->output_reg); |
19d8fe15 DV |
2354 | |
2355 | if (!(tmp & DP_PORT_EN)) | |
6fa9a5ec | 2356 | goto out; |
19d8fe15 | 2357 | |
39e5fa88 | 2358 | if (IS_GEN7(dev) && port == PORT_A) { |
19d8fe15 | 2359 | *pipe = PORT_TO_PIPE_CPT(tmp); |
39e5fa88 | 2360 | } else if (HAS_PCH_CPT(dev) && port != PORT_A) { |
adc289d7 | 2361 | enum pipe p; |
19d8fe15 | 2362 | |
adc289d7 VS |
2363 | for_each_pipe(dev_priv, p) { |
2364 | u32 trans_dp = I915_READ(TRANS_DP_CTL(p)); | |
2365 | if (TRANS_DP_PIPE_TO_PORT(trans_dp) == port) { | |
2366 | *pipe = p; | |
6fa9a5ec ID |
2367 | ret = true; |
2368 | ||
2369 | goto out; | |
19d8fe15 DV |
2370 | } |
2371 | } | |
19d8fe15 | 2372 | |
4a0833ec | 2373 | DRM_DEBUG_KMS("No pipe for dp port 0x%x found\n", |
f0f59a00 | 2374 | i915_mmio_reg_offset(intel_dp->output_reg)); |
39e5fa88 VS |
2375 | } else if (IS_CHERRYVIEW(dev)) { |
2376 | *pipe = DP_PORT_TO_PIPE_CHV(tmp); | |
2377 | } else { | |
2378 | *pipe = PORT_TO_PIPE(tmp); | |
4a0833ec | 2379 | } |
d240f20f | 2380 | |
6fa9a5ec ID |
2381 | ret = true; |
2382 | ||
2383 | out: | |
2384 | intel_display_power_put(dev_priv, power_domain); | |
2385 | ||
2386 | return ret; | |
19d8fe15 | 2387 | } |
d240f20f | 2388 | |
045ac3b5 | 2389 | static void intel_dp_get_config(struct intel_encoder *encoder, |
5cec258b | 2390 | struct intel_crtc_state *pipe_config) |
045ac3b5 JB |
2391 | { |
2392 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
045ac3b5 | 2393 | u32 tmp, flags = 0; |
63000ef6 XZ |
2394 | struct drm_device *dev = encoder->base.dev; |
2395 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2396 | enum port port = dp_to_dig_port(intel_dp)->port; | |
2397 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
045ac3b5 | 2398 | |
9ed109a7 | 2399 | tmp = I915_READ(intel_dp->output_reg); |
9fcb1704 JN |
2400 | |
2401 | pipe_config->has_audio = tmp & DP_AUDIO_OUTPUT_ENABLE && port != PORT_A; | |
9ed109a7 | 2402 | |
39e5fa88 | 2403 | if (HAS_PCH_CPT(dev) && port != PORT_A) { |
b81e34c2 VS |
2404 | u32 trans_dp = I915_READ(TRANS_DP_CTL(crtc->pipe)); |
2405 | ||
2406 | if (trans_dp & TRANS_DP_HSYNC_ACTIVE_HIGH) | |
63000ef6 XZ |
2407 | flags |= DRM_MODE_FLAG_PHSYNC; |
2408 | else | |
2409 | flags |= DRM_MODE_FLAG_NHSYNC; | |
045ac3b5 | 2410 | |
b81e34c2 | 2411 | if (trans_dp & TRANS_DP_VSYNC_ACTIVE_HIGH) |
63000ef6 XZ |
2412 | flags |= DRM_MODE_FLAG_PVSYNC; |
2413 | else | |
2414 | flags |= DRM_MODE_FLAG_NVSYNC; | |
2415 | } else { | |
39e5fa88 | 2416 | if (tmp & DP_SYNC_HS_HIGH) |
63000ef6 XZ |
2417 | flags |= DRM_MODE_FLAG_PHSYNC; |
2418 | else | |
2419 | flags |= DRM_MODE_FLAG_NHSYNC; | |
045ac3b5 | 2420 | |
39e5fa88 | 2421 | if (tmp & DP_SYNC_VS_HIGH) |
63000ef6 XZ |
2422 | flags |= DRM_MODE_FLAG_PVSYNC; |
2423 | else | |
2424 | flags |= DRM_MODE_FLAG_NVSYNC; | |
2425 | } | |
045ac3b5 | 2426 | |
2d112de7 | 2427 | pipe_config->base.adjusted_mode.flags |= flags; |
f1f644dc | 2428 | |
8c875fca | 2429 | if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev) && |
666a4537 | 2430 | !IS_CHERRYVIEW(dev) && tmp & DP_COLOR_RANGE_16_235) |
8c875fca VS |
2431 | pipe_config->limited_color_range = true; |
2432 | ||
eb14cb74 VS |
2433 | pipe_config->has_dp_encoder = true; |
2434 | ||
90a6b7b0 VS |
2435 | pipe_config->lane_count = |
2436 | ((tmp & DP_PORT_WIDTH_MASK) >> DP_PORT_WIDTH_SHIFT) + 1; | |
2437 | ||
eb14cb74 VS |
2438 | intel_dp_get_m_n(crtc, pipe_config); |
2439 | ||
18442d08 | 2440 | if (port == PORT_A) { |
b377e0df | 2441 | if ((I915_READ(DP_A) & DP_PLL_FREQ_MASK) == DP_PLL_FREQ_162MHZ) |
f1f644dc JB |
2442 | pipe_config->port_clock = 162000; |
2443 | else | |
2444 | pipe_config->port_clock = 270000; | |
2445 | } | |
18442d08 | 2446 | |
e3b247da VS |
2447 | pipe_config->base.adjusted_mode.crtc_clock = |
2448 | intel_dotclock_calculate(pipe_config->port_clock, | |
2449 | &pipe_config->dp_m_n); | |
7f16e5c1 | 2450 | |
6aa23e65 JN |
2451 | if (is_edp(intel_dp) && dev_priv->vbt.edp.bpp && |
2452 | pipe_config->pipe_bpp > dev_priv->vbt.edp.bpp) { | |
c6cd2ee2 JN |
2453 | /* |
2454 | * This is a big fat ugly hack. | |
2455 | * | |
2456 | * Some machines in UEFI boot mode provide us a VBT that has 18 | |
2457 | * bpp and 1.62 GHz link bandwidth for eDP, which for reasons | |
2458 | * unknown we fail to light up. Yet the same BIOS boots up with | |
2459 | * 24 bpp and 2.7 GHz link. Use the same bpp as the BIOS uses as | |
2460 | * max, not what it tells us to use. | |
2461 | * | |
2462 | * Note: This will still be broken if the eDP panel is not lit | |
2463 | * up by the BIOS, and thus we can't get the mode at module | |
2464 | * load. | |
2465 | */ | |
2466 | DRM_DEBUG_KMS("pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n", | |
6aa23e65 JN |
2467 | pipe_config->pipe_bpp, dev_priv->vbt.edp.bpp); |
2468 | dev_priv->vbt.edp.bpp = pipe_config->pipe_bpp; | |
c6cd2ee2 | 2469 | } |
045ac3b5 JB |
2470 | } |
2471 | ||
e8cb4558 | 2472 | static void intel_disable_dp(struct intel_encoder *encoder) |
d240f20f | 2473 | { |
e8cb4558 | 2474 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
982a3866 | 2475 | struct drm_device *dev = encoder->base.dev; |
495a5bb8 JN |
2476 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
2477 | ||
6e3c9717 | 2478 | if (crtc->config->has_audio) |
495a5bb8 | 2479 | intel_audio_codec_disable(encoder); |
6cb49835 | 2480 | |
b32c6f48 RV |
2481 | if (HAS_PSR(dev) && !HAS_DDI(dev)) |
2482 | intel_psr_disable(intel_dp); | |
2483 | ||
6cb49835 DV |
2484 | /* Make sure the panel is off before trying to change the mode. But also |
2485 | * ensure that we have vdd while we switch off the panel. */ | |
24f3e092 | 2486 | intel_edp_panel_vdd_on(intel_dp); |
4be73780 | 2487 | intel_edp_backlight_off(intel_dp); |
fdbc3b1f | 2488 | intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF); |
4be73780 | 2489 | intel_edp_panel_off(intel_dp); |
3739850b | 2490 | |
08aff3fe VS |
2491 | /* disable the port before the pipe on g4x */ |
2492 | if (INTEL_INFO(dev)->gen < 5) | |
3739850b | 2493 | intel_dp_link_down(intel_dp); |
d240f20f JB |
2494 | } |
2495 | ||
08aff3fe | 2496 | static void ilk_post_disable_dp(struct intel_encoder *encoder) |
d240f20f | 2497 | { |
2bd2ad64 | 2498 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
982a3866 | 2499 | enum port port = dp_to_dig_port(intel_dp)->port; |
2bd2ad64 | 2500 | |
49277c31 | 2501 | intel_dp_link_down(intel_dp); |
abfce949 VS |
2502 | |
2503 | /* Only ilk+ has port A */ | |
08aff3fe VS |
2504 | if (port == PORT_A) |
2505 | ironlake_edp_pll_off(intel_dp); | |
49277c31 VS |
2506 | } |
2507 | ||
2508 | static void vlv_post_disable_dp(struct intel_encoder *encoder) | |
2509 | { | |
2510 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
2511 | ||
2512 | intel_dp_link_down(intel_dp); | |
2bd2ad64 DV |
2513 | } |
2514 | ||
a8f327fb VS |
2515 | static void chv_post_disable_dp(struct intel_encoder *encoder) |
2516 | { | |
2517 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
2518 | struct drm_device *dev = encoder->base.dev; | |
2519 | struct drm_i915_private *dev_priv = dev->dev_private; | |
97fd4d5c | 2520 | |
a8f327fb VS |
2521 | intel_dp_link_down(intel_dp); |
2522 | ||
2523 | mutex_lock(&dev_priv->sb_lock); | |
2524 | ||
2525 | /* Assert data lane reset */ | |
2526 | chv_data_lane_soft_reset(encoder, true); | |
580d3811 | 2527 | |
a580516d | 2528 | mutex_unlock(&dev_priv->sb_lock); |
580d3811 VS |
2529 | } |
2530 | ||
7b13b58a VS |
2531 | static void |
2532 | _intel_dp_set_link_train(struct intel_dp *intel_dp, | |
2533 | uint32_t *DP, | |
2534 | uint8_t dp_train_pat) | |
2535 | { | |
2536 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
2537 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
2538 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2539 | enum port port = intel_dig_port->port; | |
2540 | ||
2541 | if (HAS_DDI(dev)) { | |
2542 | uint32_t temp = I915_READ(DP_TP_CTL(port)); | |
2543 | ||
2544 | if (dp_train_pat & DP_LINK_SCRAMBLING_DISABLE) | |
2545 | temp |= DP_TP_CTL_SCRAMBLE_DISABLE; | |
2546 | else | |
2547 | temp &= ~DP_TP_CTL_SCRAMBLE_DISABLE; | |
2548 | ||
2549 | temp &= ~DP_TP_CTL_LINK_TRAIN_MASK; | |
2550 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2551 | case DP_TRAINING_PATTERN_DISABLE: | |
2552 | temp |= DP_TP_CTL_LINK_TRAIN_NORMAL; | |
2553 | ||
2554 | break; | |
2555 | case DP_TRAINING_PATTERN_1: | |
2556 | temp |= DP_TP_CTL_LINK_TRAIN_PAT1; | |
2557 | break; | |
2558 | case DP_TRAINING_PATTERN_2: | |
2559 | temp |= DP_TP_CTL_LINK_TRAIN_PAT2; | |
2560 | break; | |
2561 | case DP_TRAINING_PATTERN_3: | |
2562 | temp |= DP_TP_CTL_LINK_TRAIN_PAT3; | |
2563 | break; | |
2564 | } | |
2565 | I915_WRITE(DP_TP_CTL(port), temp); | |
2566 | ||
39e5fa88 VS |
2567 | } else if ((IS_GEN7(dev) && port == PORT_A) || |
2568 | (HAS_PCH_CPT(dev) && port != PORT_A)) { | |
7b13b58a VS |
2569 | *DP &= ~DP_LINK_TRAIN_MASK_CPT; |
2570 | ||
2571 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2572 | case DP_TRAINING_PATTERN_DISABLE: | |
2573 | *DP |= DP_LINK_TRAIN_OFF_CPT; | |
2574 | break; | |
2575 | case DP_TRAINING_PATTERN_1: | |
2576 | *DP |= DP_LINK_TRAIN_PAT_1_CPT; | |
2577 | break; | |
2578 | case DP_TRAINING_PATTERN_2: | |
2579 | *DP |= DP_LINK_TRAIN_PAT_2_CPT; | |
2580 | break; | |
2581 | case DP_TRAINING_PATTERN_3: | |
2582 | DRM_ERROR("DP training pattern 3 not supported\n"); | |
2583 | *DP |= DP_LINK_TRAIN_PAT_2_CPT; | |
2584 | break; | |
2585 | } | |
2586 | ||
2587 | } else { | |
2588 | if (IS_CHERRYVIEW(dev)) | |
2589 | *DP &= ~DP_LINK_TRAIN_MASK_CHV; | |
2590 | else | |
2591 | *DP &= ~DP_LINK_TRAIN_MASK; | |
2592 | ||
2593 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2594 | case DP_TRAINING_PATTERN_DISABLE: | |
2595 | *DP |= DP_LINK_TRAIN_OFF; | |
2596 | break; | |
2597 | case DP_TRAINING_PATTERN_1: | |
2598 | *DP |= DP_LINK_TRAIN_PAT_1; | |
2599 | break; | |
2600 | case DP_TRAINING_PATTERN_2: | |
2601 | *DP |= DP_LINK_TRAIN_PAT_2; | |
2602 | break; | |
2603 | case DP_TRAINING_PATTERN_3: | |
2604 | if (IS_CHERRYVIEW(dev)) { | |
2605 | *DP |= DP_LINK_TRAIN_PAT_3_CHV; | |
2606 | } else { | |
2607 | DRM_ERROR("DP training pattern 3 not supported\n"); | |
2608 | *DP |= DP_LINK_TRAIN_PAT_2; | |
2609 | } | |
2610 | break; | |
2611 | } | |
2612 | } | |
2613 | } | |
2614 | ||
2615 | static void intel_dp_enable_port(struct intel_dp *intel_dp) | |
2616 | { | |
2617 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
2618 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6fec7662 VS |
2619 | struct intel_crtc *crtc = |
2620 | to_intel_crtc(dp_to_dig_port(intel_dp)->base.base.crtc); | |
7b13b58a | 2621 | |
7b13b58a VS |
2622 | /* enable with pattern 1 (as per spec) */ |
2623 | _intel_dp_set_link_train(intel_dp, &intel_dp->DP, | |
2624 | DP_TRAINING_PATTERN_1); | |
2625 | ||
2626 | I915_WRITE(intel_dp->output_reg, intel_dp->DP); | |
2627 | POSTING_READ(intel_dp->output_reg); | |
7b713f50 VS |
2628 | |
2629 | /* | |
2630 | * Magic for VLV/CHV. We _must_ first set up the register | |
2631 | * without actually enabling the port, and then do another | |
2632 | * write to enable the port. Otherwise link training will | |
2633 | * fail when the power sequencer is freshly used for this port. | |
2634 | */ | |
2635 | intel_dp->DP |= DP_PORT_EN; | |
6fec7662 VS |
2636 | if (crtc->config->has_audio) |
2637 | intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE; | |
7b713f50 VS |
2638 | |
2639 | I915_WRITE(intel_dp->output_reg, intel_dp->DP); | |
2640 | POSTING_READ(intel_dp->output_reg); | |
580d3811 VS |
2641 | } |
2642 | ||
e8cb4558 | 2643 | static void intel_enable_dp(struct intel_encoder *encoder) |
d240f20f | 2644 | { |
e8cb4558 DV |
2645 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2646 | struct drm_device *dev = encoder->base.dev; | |
2647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
c1dec79a | 2648 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
e8cb4558 | 2649 | uint32_t dp_reg = I915_READ(intel_dp->output_reg); |
d6fbdd15 | 2650 | enum pipe pipe = crtc->pipe; |
5d613501 | 2651 | |
0c33d8d7 DV |
2652 | if (WARN_ON(dp_reg & DP_PORT_EN)) |
2653 | return; | |
5d613501 | 2654 | |
093e3f13 VS |
2655 | pps_lock(intel_dp); |
2656 | ||
666a4537 | 2657 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
093e3f13 VS |
2658 | vlv_init_panel_power_sequencer(intel_dp); |
2659 | ||
7b13b58a | 2660 | intel_dp_enable_port(intel_dp); |
093e3f13 VS |
2661 | |
2662 | edp_panel_vdd_on(intel_dp); | |
2663 | edp_panel_on(intel_dp); | |
2664 | edp_panel_vdd_off(intel_dp, true); | |
2665 | ||
2666 | pps_unlock(intel_dp); | |
2667 | ||
666a4537 | 2668 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
e0fce78f VS |
2669 | unsigned int lane_mask = 0x0; |
2670 | ||
2671 | if (IS_CHERRYVIEW(dev)) | |
2672 | lane_mask = intel_dp_unused_lane_mask(crtc->config->lane_count); | |
2673 | ||
9b6de0a1 VS |
2674 | vlv_wait_port_ready(dev_priv, dp_to_dig_port(intel_dp), |
2675 | lane_mask); | |
e0fce78f | 2676 | } |
61234fa5 | 2677 | |
f01eca2e | 2678 | intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON); |
33a34e4e | 2679 | intel_dp_start_link_train(intel_dp); |
3ab9c637 | 2680 | intel_dp_stop_link_train(intel_dp); |
c1dec79a | 2681 | |
6e3c9717 | 2682 | if (crtc->config->has_audio) { |
c1dec79a | 2683 | DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n", |
d6fbdd15 | 2684 | pipe_name(pipe)); |
c1dec79a JN |
2685 | intel_audio_codec_enable(encoder); |
2686 | } | |
ab1f90f9 | 2687 | } |
89b667f8 | 2688 | |
ecff4f3b JN |
2689 | static void g4x_enable_dp(struct intel_encoder *encoder) |
2690 | { | |
828f5c6e JN |
2691 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2692 | ||
ecff4f3b | 2693 | intel_enable_dp(encoder); |
4be73780 | 2694 | intel_edp_backlight_on(intel_dp); |
ab1f90f9 | 2695 | } |
89b667f8 | 2696 | |
ab1f90f9 JN |
2697 | static void vlv_enable_dp(struct intel_encoder *encoder) |
2698 | { | |
828f5c6e JN |
2699 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2700 | ||
4be73780 | 2701 | intel_edp_backlight_on(intel_dp); |
b32c6f48 | 2702 | intel_psr_enable(intel_dp); |
d240f20f JB |
2703 | } |
2704 | ||
ecff4f3b | 2705 | static void g4x_pre_enable_dp(struct intel_encoder *encoder) |
ab1f90f9 JN |
2706 | { |
2707 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
d6fbdd15 | 2708 | enum port port = dp_to_dig_port(intel_dp)->port; |
ab1f90f9 | 2709 | |
8ac33ed3 DV |
2710 | intel_dp_prepare(encoder); |
2711 | ||
d41f1efb | 2712 | /* Only ilk+ has port A */ |
abfce949 | 2713 | if (port == PORT_A) |
ab1f90f9 JN |
2714 | ironlake_edp_pll_on(intel_dp); |
2715 | } | |
2716 | ||
83b84597 VS |
2717 | static void vlv_detach_power_sequencer(struct intel_dp *intel_dp) |
2718 | { | |
2719 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
2720 | struct drm_i915_private *dev_priv = intel_dig_port->base.base.dev->dev_private; | |
2721 | enum pipe pipe = intel_dp->pps_pipe; | |
f0f59a00 | 2722 | i915_reg_t pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe); |
83b84597 VS |
2723 | |
2724 | edp_panel_vdd_off_sync(intel_dp); | |
2725 | ||
2726 | /* | |
2727 | * VLV seems to get confused when multiple power seqeuencers | |
2728 | * have the same port selected (even if only one has power/vdd | |
2729 | * enabled). The failure manifests as vlv_wait_port_ready() failing | |
2730 | * CHV on the other hand doesn't seem to mind having the same port | |
2731 | * selected in multiple power seqeuencers, but let's clear the | |
2732 | * port select always when logically disconnecting a power sequencer | |
2733 | * from a port. | |
2734 | */ | |
2735 | DRM_DEBUG_KMS("detaching pipe %c power sequencer from port %c\n", | |
2736 | pipe_name(pipe), port_name(intel_dig_port->port)); | |
2737 | I915_WRITE(pp_on_reg, 0); | |
2738 | POSTING_READ(pp_on_reg); | |
2739 | ||
2740 | intel_dp->pps_pipe = INVALID_PIPE; | |
2741 | } | |
2742 | ||
a4a5d2f8 VS |
2743 | static void vlv_steal_power_sequencer(struct drm_device *dev, |
2744 | enum pipe pipe) | |
2745 | { | |
2746 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2747 | struct intel_encoder *encoder; | |
2748 | ||
2749 | lockdep_assert_held(&dev_priv->pps_mutex); | |
2750 | ||
ac3c12e4 VS |
2751 | if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B)) |
2752 | return; | |
2753 | ||
19c8054c | 2754 | for_each_intel_encoder(dev, encoder) { |
a4a5d2f8 | 2755 | struct intel_dp *intel_dp; |
773538e8 | 2756 | enum port port; |
a4a5d2f8 VS |
2757 | |
2758 | if (encoder->type != INTEL_OUTPUT_EDP) | |
2759 | continue; | |
2760 | ||
2761 | intel_dp = enc_to_intel_dp(&encoder->base); | |
773538e8 | 2762 | port = dp_to_dig_port(intel_dp)->port; |
a4a5d2f8 VS |
2763 | |
2764 | if (intel_dp->pps_pipe != pipe) | |
2765 | continue; | |
2766 | ||
2767 | DRM_DEBUG_KMS("stealing pipe %c power sequencer from port %c\n", | |
773538e8 | 2768 | pipe_name(pipe), port_name(port)); |
a4a5d2f8 | 2769 | |
e02f9a06 | 2770 | WARN(encoder->base.crtc, |
034e43c6 VS |
2771 | "stealing pipe %c power sequencer from active eDP port %c\n", |
2772 | pipe_name(pipe), port_name(port)); | |
a4a5d2f8 | 2773 | |
a4a5d2f8 | 2774 | /* make sure vdd is off before we steal it */ |
83b84597 | 2775 | vlv_detach_power_sequencer(intel_dp); |
a4a5d2f8 VS |
2776 | } |
2777 | } | |
2778 | ||
2779 | static void vlv_init_panel_power_sequencer(struct intel_dp *intel_dp) | |
2780 | { | |
2781 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
2782 | struct intel_encoder *encoder = &intel_dig_port->base; | |
2783 | struct drm_device *dev = encoder->base.dev; | |
2784 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2785 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
a4a5d2f8 VS |
2786 | |
2787 | lockdep_assert_held(&dev_priv->pps_mutex); | |
2788 | ||
093e3f13 VS |
2789 | if (!is_edp(intel_dp)) |
2790 | return; | |
2791 | ||
a4a5d2f8 VS |
2792 | if (intel_dp->pps_pipe == crtc->pipe) |
2793 | return; | |
2794 | ||
2795 | /* | |
2796 | * If another power sequencer was being used on this | |
2797 | * port previously make sure to turn off vdd there while | |
2798 | * we still have control of it. | |
2799 | */ | |
2800 | if (intel_dp->pps_pipe != INVALID_PIPE) | |
83b84597 | 2801 | vlv_detach_power_sequencer(intel_dp); |
a4a5d2f8 VS |
2802 | |
2803 | /* | |
2804 | * We may be stealing the power | |
2805 | * sequencer from another port. | |
2806 | */ | |
2807 | vlv_steal_power_sequencer(dev, crtc->pipe); | |
2808 | ||
2809 | /* now it's all ours */ | |
2810 | intel_dp->pps_pipe = crtc->pipe; | |
2811 | ||
2812 | DRM_DEBUG_KMS("initializing pipe %c power sequencer for port %c\n", | |
2813 | pipe_name(intel_dp->pps_pipe), port_name(intel_dig_port->port)); | |
2814 | ||
2815 | /* init power sequencer on this pipe and port */ | |
36b5f425 VS |
2816 | intel_dp_init_panel_power_sequencer(dev, intel_dp); |
2817 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp); | |
a4a5d2f8 VS |
2818 | } |
2819 | ||
ab1f90f9 | 2820 | static void vlv_pre_enable_dp(struct intel_encoder *encoder) |
a4fc5ed6 | 2821 | { |
5f68c275 | 2822 | vlv_phy_pre_encoder_enable(encoder); |
ab1f90f9 JN |
2823 | |
2824 | intel_enable_dp(encoder); | |
89b667f8 JB |
2825 | } |
2826 | ||
ecff4f3b | 2827 | static void vlv_dp_pre_pll_enable(struct intel_encoder *encoder) |
89b667f8 | 2828 | { |
8ac33ed3 DV |
2829 | intel_dp_prepare(encoder); |
2830 | ||
6da2e616 | 2831 | vlv_phy_pre_pll_enable(encoder); |
a4fc5ed6 KP |
2832 | } |
2833 | ||
e4a1d846 CML |
2834 | static void chv_pre_enable_dp(struct intel_encoder *encoder) |
2835 | { | |
e7d2a717 | 2836 | chv_phy_pre_encoder_enable(encoder); |
e4a1d846 | 2837 | |
e4a1d846 | 2838 | intel_enable_dp(encoder); |
b0b33846 VS |
2839 | |
2840 | /* Second common lane will stay alive on its own now */ | |
e7d2a717 | 2841 | chv_phy_release_cl2_override(encoder); |
e4a1d846 CML |
2842 | } |
2843 | ||
9197c88b VS |
2844 | static void chv_dp_pre_pll_enable(struct intel_encoder *encoder) |
2845 | { | |
625695f8 VS |
2846 | intel_dp_prepare(encoder); |
2847 | ||
419b1b7a | 2848 | chv_phy_pre_pll_enable(encoder); |
9197c88b VS |
2849 | } |
2850 | ||
d6db995f VS |
2851 | static void chv_dp_post_pll_disable(struct intel_encoder *encoder) |
2852 | { | |
204970b5 | 2853 | chv_phy_post_pll_disable(encoder); |
d6db995f VS |
2854 | } |
2855 | ||
a4fc5ed6 KP |
2856 | /* |
2857 | * Fetch AUX CH registers 0x202 - 0x207 which contain | |
2858 | * link status information | |
2859 | */ | |
94223d04 | 2860 | bool |
93f62dad | 2861 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]) |
a4fc5ed6 | 2862 | { |
9f085ebb L |
2863 | return drm_dp_dpcd_read(&intel_dp->aux, DP_LANE0_1_STATUS, link_status, |
2864 | DP_LINK_STATUS_SIZE) == DP_LINK_STATUS_SIZE; | |
a4fc5ed6 KP |
2865 | } |
2866 | ||
1100244e | 2867 | /* These are source-specific values. */ |
94223d04 | 2868 | uint8_t |
1a2eb460 | 2869 | intel_dp_voltage_max(struct intel_dp *intel_dp) |
a4fc5ed6 | 2870 | { |
30add22d | 2871 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
7ad14a29 | 2872 | struct drm_i915_private *dev_priv = dev->dev_private; |
bc7d38a4 | 2873 | enum port port = dp_to_dig_port(intel_dp)->port; |
1a2eb460 | 2874 | |
9314726b VK |
2875 | if (IS_BROXTON(dev)) |
2876 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_3; | |
2877 | else if (INTEL_INFO(dev)->gen >= 9) { | |
06411f08 | 2878 | if (dev_priv->vbt.edp.low_vswing && port == PORT_A) |
7ad14a29 | 2879 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_3; |
5a9d1f1a | 2880 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_2; |
666a4537 | 2881 | } else if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
bd60018a | 2882 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_3; |
bc7d38a4 | 2883 | else if (IS_GEN7(dev) && port == PORT_A) |
bd60018a | 2884 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_2; |
bc7d38a4 | 2885 | else if (HAS_PCH_CPT(dev) && port != PORT_A) |
bd60018a | 2886 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_3; |
1a2eb460 | 2887 | else |
bd60018a | 2888 | return DP_TRAIN_VOLTAGE_SWING_LEVEL_2; |
1a2eb460 KP |
2889 | } |
2890 | ||
94223d04 | 2891 | uint8_t |
1a2eb460 KP |
2892 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing) |
2893 | { | |
30add22d | 2894 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
bc7d38a4 | 2895 | enum port port = dp_to_dig_port(intel_dp)->port; |
1a2eb460 | 2896 | |
5a9d1f1a DL |
2897 | if (INTEL_INFO(dev)->gen >= 9) { |
2898 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2899 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: | |
2900 | return DP_TRAIN_PRE_EMPH_LEVEL_3; | |
2901 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: | |
2902 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2903 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: | |
2904 | return DP_TRAIN_PRE_EMPH_LEVEL_1; | |
7ad14a29 SJ |
2905 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: |
2906 | return DP_TRAIN_PRE_EMPH_LEVEL_0; | |
5a9d1f1a DL |
2907 | default: |
2908 | return DP_TRAIN_PRE_EMPH_LEVEL_0; | |
2909 | } | |
2910 | } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { | |
d6c0d722 | 2911 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a SJ |
2912 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
2913 | return DP_TRAIN_PRE_EMPH_LEVEL_3; | |
2914 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: | |
2915 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2916 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: | |
2917 | return DP_TRAIN_PRE_EMPH_LEVEL_1; | |
2918 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: | |
d6c0d722 | 2919 | default: |
bd60018a | 2920 | return DP_TRAIN_PRE_EMPH_LEVEL_0; |
d6c0d722 | 2921 | } |
666a4537 | 2922 | } else if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
e2fa6fba | 2923 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a SJ |
2924 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
2925 | return DP_TRAIN_PRE_EMPH_LEVEL_3; | |
2926 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: | |
2927 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2928 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: | |
2929 | return DP_TRAIN_PRE_EMPH_LEVEL_1; | |
2930 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: | |
e2fa6fba | 2931 | default: |
bd60018a | 2932 | return DP_TRAIN_PRE_EMPH_LEVEL_0; |
e2fa6fba | 2933 | } |
bc7d38a4 | 2934 | } else if (IS_GEN7(dev) && port == PORT_A) { |
1a2eb460 | 2935 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a SJ |
2936 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
2937 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2938 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: | |
2939 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: | |
2940 | return DP_TRAIN_PRE_EMPH_LEVEL_1; | |
1a2eb460 | 2941 | default: |
bd60018a | 2942 | return DP_TRAIN_PRE_EMPH_LEVEL_0; |
1a2eb460 KP |
2943 | } |
2944 | } else { | |
2945 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
bd60018a SJ |
2946 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
2947 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2948 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: | |
2949 | return DP_TRAIN_PRE_EMPH_LEVEL_2; | |
2950 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: | |
2951 | return DP_TRAIN_PRE_EMPH_LEVEL_1; | |
2952 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: | |
1a2eb460 | 2953 | default: |
bd60018a | 2954 | return DP_TRAIN_PRE_EMPH_LEVEL_0; |
1a2eb460 | 2955 | } |
a4fc5ed6 KP |
2956 | } |
2957 | } | |
2958 | ||
5829975c | 2959 | static uint32_t vlv_signal_levels(struct intel_dp *intel_dp) |
e2fa6fba | 2960 | { |
53d98725 | 2961 | struct intel_encoder *encoder = &dp_to_dig_port(intel_dp)->base; |
e2fa6fba P |
2962 | unsigned long demph_reg_value, preemph_reg_value, |
2963 | uniqtranscale_reg_value; | |
2964 | uint8_t train_set = intel_dp->train_set[0]; | |
e2fa6fba P |
2965 | |
2966 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { | |
bd60018a | 2967 | case DP_TRAIN_PRE_EMPH_LEVEL_0: |
e2fa6fba P |
2968 | preemph_reg_value = 0x0004000; |
2969 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
bd60018a | 2970 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e2fa6fba P |
2971 | demph_reg_value = 0x2B405555; |
2972 | uniqtranscale_reg_value = 0x552AB83A; | |
2973 | break; | |
bd60018a | 2974 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e2fa6fba P |
2975 | demph_reg_value = 0x2B404040; |
2976 | uniqtranscale_reg_value = 0x5548B83A; | |
2977 | break; | |
bd60018a | 2978 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: |
e2fa6fba P |
2979 | demph_reg_value = 0x2B245555; |
2980 | uniqtranscale_reg_value = 0x5560B83A; | |
2981 | break; | |
bd60018a | 2982 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: |
e2fa6fba P |
2983 | demph_reg_value = 0x2B405555; |
2984 | uniqtranscale_reg_value = 0x5598DA3A; | |
2985 | break; | |
2986 | default: | |
2987 | return 0; | |
2988 | } | |
2989 | break; | |
bd60018a | 2990 | case DP_TRAIN_PRE_EMPH_LEVEL_1: |
e2fa6fba P |
2991 | preemph_reg_value = 0x0002000; |
2992 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
bd60018a | 2993 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e2fa6fba P |
2994 | demph_reg_value = 0x2B404040; |
2995 | uniqtranscale_reg_value = 0x5552B83A; | |
2996 | break; | |
bd60018a | 2997 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e2fa6fba P |
2998 | demph_reg_value = 0x2B404848; |
2999 | uniqtranscale_reg_value = 0x5580B83A; | |
3000 | break; | |
bd60018a | 3001 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: |
e2fa6fba P |
3002 | demph_reg_value = 0x2B404040; |
3003 | uniqtranscale_reg_value = 0x55ADDA3A; | |
3004 | break; | |
3005 | default: | |
3006 | return 0; | |
3007 | } | |
3008 | break; | |
bd60018a | 3009 | case DP_TRAIN_PRE_EMPH_LEVEL_2: |
e2fa6fba P |
3010 | preemph_reg_value = 0x0000000; |
3011 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
bd60018a | 3012 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e2fa6fba P |
3013 | demph_reg_value = 0x2B305555; |
3014 | uniqtranscale_reg_value = 0x5570B83A; | |
3015 | break; | |
bd60018a | 3016 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e2fa6fba P |
3017 | demph_reg_value = 0x2B2B4040; |
3018 | uniqtranscale_reg_value = 0x55ADDA3A; | |
3019 | break; | |
3020 | default: | |
3021 | return 0; | |
3022 | } | |
3023 | break; | |
bd60018a | 3024 | case DP_TRAIN_PRE_EMPH_LEVEL_3: |
e2fa6fba P |
3025 | preemph_reg_value = 0x0006000; |
3026 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
bd60018a | 3027 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e2fa6fba P |
3028 | demph_reg_value = 0x1B405555; |
3029 | uniqtranscale_reg_value = 0x55ADDA3A; | |
3030 | break; | |
3031 | default: | |
3032 | return 0; | |
3033 | } | |
3034 | break; | |
3035 | default: | |
3036 | return 0; | |
3037 | } | |
3038 | ||
53d98725 ACO |
3039 | vlv_set_phy_signal_level(encoder, demph_reg_value, preemph_reg_value, |
3040 | uniqtranscale_reg_value, 0); | |
e2fa6fba P |
3041 | |
3042 | return 0; | |
3043 | } | |
3044 | ||
5829975c | 3045 | static uint32_t chv_signal_levels(struct intel_dp *intel_dp) |
e4a1d846 | 3046 | { |
b7fa22d8 ACO |
3047 | struct intel_encoder *encoder = &dp_to_dig_port(intel_dp)->base; |
3048 | u32 deemph_reg_value, margin_reg_value; | |
3049 | bool uniq_trans_scale = false; | |
e4a1d846 | 3050 | uint8_t train_set = intel_dp->train_set[0]; |
e4a1d846 CML |
3051 | |
3052 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { | |
bd60018a | 3053 | case DP_TRAIN_PRE_EMPH_LEVEL_0: |
e4a1d846 | 3054 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a | 3055 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e4a1d846 CML |
3056 | deemph_reg_value = 128; |
3057 | margin_reg_value = 52; | |
3058 | break; | |
bd60018a | 3059 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e4a1d846 CML |
3060 | deemph_reg_value = 128; |
3061 | margin_reg_value = 77; | |
3062 | break; | |
bd60018a | 3063 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: |
e4a1d846 CML |
3064 | deemph_reg_value = 128; |
3065 | margin_reg_value = 102; | |
3066 | break; | |
bd60018a | 3067 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: |
e4a1d846 CML |
3068 | deemph_reg_value = 128; |
3069 | margin_reg_value = 154; | |
b7fa22d8 | 3070 | uniq_trans_scale = true; |
e4a1d846 CML |
3071 | break; |
3072 | default: | |
3073 | return 0; | |
3074 | } | |
3075 | break; | |
bd60018a | 3076 | case DP_TRAIN_PRE_EMPH_LEVEL_1: |
e4a1d846 | 3077 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a | 3078 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e4a1d846 CML |
3079 | deemph_reg_value = 85; |
3080 | margin_reg_value = 78; | |
3081 | break; | |
bd60018a | 3082 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e4a1d846 CML |
3083 | deemph_reg_value = 85; |
3084 | margin_reg_value = 116; | |
3085 | break; | |
bd60018a | 3086 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: |
e4a1d846 CML |
3087 | deemph_reg_value = 85; |
3088 | margin_reg_value = 154; | |
3089 | break; | |
3090 | default: | |
3091 | return 0; | |
3092 | } | |
3093 | break; | |
bd60018a | 3094 | case DP_TRAIN_PRE_EMPH_LEVEL_2: |
e4a1d846 | 3095 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a | 3096 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e4a1d846 CML |
3097 | deemph_reg_value = 64; |
3098 | margin_reg_value = 104; | |
3099 | break; | |
bd60018a | 3100 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
e4a1d846 CML |
3101 | deemph_reg_value = 64; |
3102 | margin_reg_value = 154; | |
3103 | break; | |
3104 | default: | |
3105 | return 0; | |
3106 | } | |
3107 | break; | |
bd60018a | 3108 | case DP_TRAIN_PRE_EMPH_LEVEL_3: |
e4a1d846 | 3109 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a | 3110 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
e4a1d846 CML |
3111 | deemph_reg_value = 43; |
3112 | margin_reg_value = 154; | |
3113 | break; | |
3114 | default: | |
3115 | return 0; | |
3116 | } | |
3117 | break; | |
3118 | default: | |
3119 | return 0; | |
3120 | } | |
3121 | ||
b7fa22d8 ACO |
3122 | chv_set_phy_signal_level(encoder, deemph_reg_value, |
3123 | margin_reg_value, uniq_trans_scale); | |
e4a1d846 CML |
3124 | |
3125 | return 0; | |
3126 | } | |
3127 | ||
a4fc5ed6 | 3128 | static uint32_t |
5829975c | 3129 | gen4_signal_levels(uint8_t train_set) |
a4fc5ed6 | 3130 | { |
3cf2efb1 | 3131 | uint32_t signal_levels = 0; |
a4fc5ed6 | 3132 | |
3cf2efb1 | 3133 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
bd60018a | 3134 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0: |
a4fc5ed6 KP |
3135 | default: |
3136 | signal_levels |= DP_VOLTAGE_0_4; | |
3137 | break; | |
bd60018a | 3138 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1: |
a4fc5ed6 KP |
3139 | signal_levels |= DP_VOLTAGE_0_6; |
3140 | break; | |
bd60018a | 3141 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2: |
a4fc5ed6 KP |
3142 | signal_levels |= DP_VOLTAGE_0_8; |
3143 | break; | |
bd60018a | 3144 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3: |
a4fc5ed6 KP |
3145 | signal_levels |= DP_VOLTAGE_1_2; |
3146 | break; | |
3147 | } | |
3cf2efb1 | 3148 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { |
bd60018a | 3149 | case DP_TRAIN_PRE_EMPH_LEVEL_0: |
a4fc5ed6 KP |
3150 | default: |
3151 | signal_levels |= DP_PRE_EMPHASIS_0; | |
3152 | break; | |
bd60018a | 3153 | case DP_TRAIN_PRE_EMPH_LEVEL_1: |
a4fc5ed6 KP |
3154 | signal_levels |= DP_PRE_EMPHASIS_3_5; |
3155 | break; | |
bd60018a | 3156 | case DP_TRAIN_PRE_EMPH_LEVEL_2: |
a4fc5ed6 KP |
3157 | signal_levels |= DP_PRE_EMPHASIS_6; |
3158 | break; | |
bd60018a | 3159 | case DP_TRAIN_PRE_EMPH_LEVEL_3: |
a4fc5ed6 KP |
3160 | signal_levels |= DP_PRE_EMPHASIS_9_5; |
3161 | break; | |
3162 | } | |
3163 | return signal_levels; | |
3164 | } | |
3165 | ||
e3421a18 ZW |
3166 | /* Gen6's DP voltage swing and pre-emphasis control */ |
3167 | static uint32_t | |
5829975c | 3168 | gen6_edp_signal_levels(uint8_t train_set) |
e3421a18 | 3169 | { |
3c5a62b5 YL |
3170 | int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | |
3171 | DP_TRAIN_PRE_EMPHASIS_MASK); | |
3172 | switch (signal_levels) { | |
bd60018a SJ |
3173 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0: |
3174 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0: | |
3c5a62b5 | 3175 | return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B; |
bd60018a | 3176 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1: |
3c5a62b5 | 3177 | return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B; |
bd60018a SJ |
3178 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2: |
3179 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2: | |
3c5a62b5 | 3180 | return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B; |
bd60018a SJ |
3181 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1: |
3182 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1: | |
3c5a62b5 | 3183 | return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B; |
bd60018a SJ |
3184 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0: |
3185 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_3 | DP_TRAIN_PRE_EMPH_LEVEL_0: | |
3c5a62b5 | 3186 | return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B; |
e3421a18 | 3187 | default: |
3c5a62b5 YL |
3188 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:" |
3189 | "0x%x\n", signal_levels); | |
3190 | return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B; | |
e3421a18 ZW |
3191 | } |
3192 | } | |
3193 | ||
1a2eb460 KP |
3194 | /* Gen7's DP voltage swing and pre-emphasis control */ |
3195 | static uint32_t | |
5829975c | 3196 | gen7_edp_signal_levels(uint8_t train_set) |
1a2eb460 KP |
3197 | { |
3198 | int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | | |
3199 | DP_TRAIN_PRE_EMPHASIS_MASK); | |
3200 | switch (signal_levels) { | |
bd60018a | 3201 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0: |
1a2eb460 | 3202 | return EDP_LINK_TRAIN_400MV_0DB_IVB; |
bd60018a | 3203 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1: |
1a2eb460 | 3204 | return EDP_LINK_TRAIN_400MV_3_5DB_IVB; |
bd60018a | 3205 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2: |
1a2eb460 KP |
3206 | return EDP_LINK_TRAIN_400MV_6DB_IVB; |
3207 | ||
bd60018a | 3208 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0: |
1a2eb460 | 3209 | return EDP_LINK_TRAIN_600MV_0DB_IVB; |
bd60018a | 3210 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1: |
1a2eb460 KP |
3211 | return EDP_LINK_TRAIN_600MV_3_5DB_IVB; |
3212 | ||
bd60018a | 3213 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0: |
1a2eb460 | 3214 | return EDP_LINK_TRAIN_800MV_0DB_IVB; |
bd60018a | 3215 | case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1: |
1a2eb460 KP |
3216 | return EDP_LINK_TRAIN_800MV_3_5DB_IVB; |
3217 | ||
3218 | default: | |
3219 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:" | |
3220 | "0x%x\n", signal_levels); | |
3221 | return EDP_LINK_TRAIN_500MV_0DB_IVB; | |
3222 | } | |
3223 | } | |
3224 | ||
94223d04 | 3225 | void |
f4eb692e | 3226 | intel_dp_set_signal_levels(struct intel_dp *intel_dp) |
f0a3424e PZ |
3227 | { |
3228 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
bc7d38a4 | 3229 | enum port port = intel_dig_port->port; |
f0a3424e | 3230 | struct drm_device *dev = intel_dig_port->base.base.dev; |
b905a915 | 3231 | struct drm_i915_private *dev_priv = to_i915(dev); |
f8896f5d | 3232 | uint32_t signal_levels, mask = 0; |
f0a3424e PZ |
3233 | uint8_t train_set = intel_dp->train_set[0]; |
3234 | ||
f8896f5d DW |
3235 | if (HAS_DDI(dev)) { |
3236 | signal_levels = ddi_signal_levels(intel_dp); | |
3237 | ||
3238 | if (IS_BROXTON(dev)) | |
3239 | signal_levels = 0; | |
3240 | else | |
3241 | mask = DDI_BUF_EMP_MASK; | |
e4a1d846 | 3242 | } else if (IS_CHERRYVIEW(dev)) { |
5829975c | 3243 | signal_levels = chv_signal_levels(intel_dp); |
e2fa6fba | 3244 | } else if (IS_VALLEYVIEW(dev)) { |
5829975c | 3245 | signal_levels = vlv_signal_levels(intel_dp); |
bc7d38a4 | 3246 | } else if (IS_GEN7(dev) && port == PORT_A) { |
5829975c | 3247 | signal_levels = gen7_edp_signal_levels(train_set); |
f0a3424e | 3248 | mask = EDP_LINK_TRAIN_VOL_EMP_MASK_IVB; |
bc7d38a4 | 3249 | } else if (IS_GEN6(dev) && port == PORT_A) { |
5829975c | 3250 | signal_levels = gen6_edp_signal_levels(train_set); |
f0a3424e PZ |
3251 | mask = EDP_LINK_TRAIN_VOL_EMP_MASK_SNB; |
3252 | } else { | |
5829975c | 3253 | signal_levels = gen4_signal_levels(train_set); |
f0a3424e PZ |
3254 | mask = DP_VOLTAGE_MASK | DP_PRE_EMPHASIS_MASK; |
3255 | } | |
3256 | ||
96fb9f9b VK |
3257 | if (mask) |
3258 | DRM_DEBUG_KMS("Using signal levels %08x\n", signal_levels); | |
3259 | ||
3260 | DRM_DEBUG_KMS("Using vswing level %d\n", | |
3261 | train_set & DP_TRAIN_VOLTAGE_SWING_MASK); | |
3262 | DRM_DEBUG_KMS("Using pre-emphasis level %d\n", | |
3263 | (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) >> | |
3264 | DP_TRAIN_PRE_EMPHASIS_SHIFT); | |
f0a3424e | 3265 | |
f4eb692e | 3266 | intel_dp->DP = (intel_dp->DP & ~mask) | signal_levels; |
b905a915 ACO |
3267 | |
3268 | I915_WRITE(intel_dp->output_reg, intel_dp->DP); | |
3269 | POSTING_READ(intel_dp->output_reg); | |
f0a3424e PZ |
3270 | } |
3271 | ||
94223d04 | 3272 | void |
e9c176d5 ACO |
3273 | intel_dp_program_link_training_pattern(struct intel_dp *intel_dp, |
3274 | uint8_t dp_train_pat) | |
a4fc5ed6 | 3275 | { |
174edf1f | 3276 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
90a6b7b0 VS |
3277 | struct drm_i915_private *dev_priv = |
3278 | to_i915(intel_dig_port->base.base.dev); | |
a4fc5ed6 | 3279 | |
f4eb692e | 3280 | _intel_dp_set_link_train(intel_dp, &intel_dp->DP, dp_train_pat); |
47ea7542 | 3281 | |
f4eb692e | 3282 | I915_WRITE(intel_dp->output_reg, intel_dp->DP); |
ea5b213a | 3283 | POSTING_READ(intel_dp->output_reg); |
e9c176d5 ACO |
3284 | } |
3285 | ||
94223d04 | 3286 | void intel_dp_set_idle_link_train(struct intel_dp *intel_dp) |
3ab9c637 ID |
3287 | { |
3288 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
3289 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
3290 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3291 | enum port port = intel_dig_port->port; | |
3292 | uint32_t val; | |
3293 | ||
3294 | if (!HAS_DDI(dev)) | |
3295 | return; | |
3296 | ||
3297 | val = I915_READ(DP_TP_CTL(port)); | |
3298 | val &= ~DP_TP_CTL_LINK_TRAIN_MASK; | |
3299 | val |= DP_TP_CTL_LINK_TRAIN_IDLE; | |
3300 | I915_WRITE(DP_TP_CTL(port), val); | |
3301 | ||
3302 | /* | |
3303 | * On PORT_A we can have only eDP in SST mode. There the only reason | |
3304 | * we need to set idle transmission mode is to work around a HW issue | |
3305 | * where we enable the pipe while not in idle link-training mode. | |
3306 | * In this case there is requirement to wait for a minimum number of | |
3307 | * idle patterns to be sent. | |
3308 | */ | |
3309 | if (port == PORT_A) | |
3310 | return; | |
3311 | ||
3312 | if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_IDLE_DONE), | |
3313 | 1)) | |
3314 | DRM_ERROR("Timed out waiting for DP idle patterns\n"); | |
3315 | } | |
3316 | ||
a4fc5ed6 | 3317 | static void |
ea5b213a | 3318 | intel_dp_link_down(struct intel_dp *intel_dp) |
a4fc5ed6 | 3319 | { |
da63a9f2 | 3320 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1612c8bd | 3321 | struct intel_crtc *crtc = to_intel_crtc(intel_dig_port->base.base.crtc); |
bc7d38a4 | 3322 | enum port port = intel_dig_port->port; |
da63a9f2 | 3323 | struct drm_device *dev = intel_dig_port->base.base.dev; |
a4fc5ed6 | 3324 | struct drm_i915_private *dev_priv = dev->dev_private; |
ea5b213a | 3325 | uint32_t DP = intel_dp->DP; |
a4fc5ed6 | 3326 | |
bc76e320 | 3327 | if (WARN_ON(HAS_DDI(dev))) |
c19b0669 PZ |
3328 | return; |
3329 | ||
0c33d8d7 | 3330 | if (WARN_ON((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0)) |
1b39d6f3 CW |
3331 | return; |
3332 | ||
28c97730 | 3333 | DRM_DEBUG_KMS("\n"); |
32f9d658 | 3334 | |
39e5fa88 VS |
3335 | if ((IS_GEN7(dev) && port == PORT_A) || |
3336 | (HAS_PCH_CPT(dev) && port != PORT_A)) { | |
e3421a18 | 3337 | DP &= ~DP_LINK_TRAIN_MASK_CPT; |
1612c8bd | 3338 | DP |= DP_LINK_TRAIN_PAT_IDLE_CPT; |
e3421a18 | 3339 | } else { |
aad3d14d VS |
3340 | if (IS_CHERRYVIEW(dev)) |
3341 | DP &= ~DP_LINK_TRAIN_MASK_CHV; | |
3342 | else | |
3343 | DP &= ~DP_LINK_TRAIN_MASK; | |
1612c8bd | 3344 | DP |= DP_LINK_TRAIN_PAT_IDLE; |
e3421a18 | 3345 | } |
1612c8bd | 3346 | I915_WRITE(intel_dp->output_reg, DP); |
fe255d00 | 3347 | POSTING_READ(intel_dp->output_reg); |
5eb08b69 | 3348 | |
1612c8bd VS |
3349 | DP &= ~(DP_PORT_EN | DP_AUDIO_OUTPUT_ENABLE); |
3350 | I915_WRITE(intel_dp->output_reg, DP); | |
3351 | POSTING_READ(intel_dp->output_reg); | |
3352 | ||
3353 | /* | |
3354 | * HW workaround for IBX, we need to move the port | |
3355 | * to transcoder A after disabling it to allow the | |
3356 | * matching HDMI port to be enabled on transcoder A. | |
3357 | */ | |
3358 | if (HAS_PCH_IBX(dev) && crtc->pipe == PIPE_B && port != PORT_A) { | |
0c241d5b VS |
3359 | /* |
3360 | * We get CPU/PCH FIFO underruns on the other pipe when | |
3361 | * doing the workaround. Sweep them under the rug. | |
3362 | */ | |
3363 | intel_set_cpu_fifo_underrun_reporting(dev_priv, PIPE_A, false); | |
3364 | intel_set_pch_fifo_underrun_reporting(dev_priv, PIPE_A, false); | |
3365 | ||
1612c8bd VS |
3366 | /* always enable with pattern 1 (as per spec) */ |
3367 | DP &= ~(DP_PIPEB_SELECT | DP_LINK_TRAIN_MASK); | |
3368 | DP |= DP_PORT_EN | DP_LINK_TRAIN_PAT_1; | |
3369 | I915_WRITE(intel_dp->output_reg, DP); | |
3370 | POSTING_READ(intel_dp->output_reg); | |
3371 | ||
3372 | DP &= ~DP_PORT_EN; | |
5bddd17f | 3373 | I915_WRITE(intel_dp->output_reg, DP); |
0ca09685 | 3374 | POSTING_READ(intel_dp->output_reg); |
0c241d5b VS |
3375 | |
3376 | intel_wait_for_vblank_if_active(dev_priv->dev, PIPE_A); | |
3377 | intel_set_cpu_fifo_underrun_reporting(dev_priv, PIPE_A, true); | |
3378 | intel_set_pch_fifo_underrun_reporting(dev_priv, PIPE_A, true); | |
5bddd17f EA |
3379 | } |
3380 | ||
f01eca2e | 3381 | msleep(intel_dp->panel_power_down_delay); |
6fec7662 VS |
3382 | |
3383 | intel_dp->DP = DP; | |
a4fc5ed6 KP |
3384 | } |
3385 | ||
26d61aad KP |
3386 | static bool |
3387 | intel_dp_get_dpcd(struct intel_dp *intel_dp) | |
92fd8fd1 | 3388 | { |
a031d709 RV |
3389 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
3390 | struct drm_device *dev = dig_port->base.base.dev; | |
3391 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3392 | ||
9f085ebb L |
3393 | if (drm_dp_dpcd_read(&intel_dp->aux, 0x000, intel_dp->dpcd, |
3394 | sizeof(intel_dp->dpcd)) < 0) | |
edb39244 | 3395 | return false; /* aux transfer failed */ |
92fd8fd1 | 3396 | |
a8e98153 | 3397 | DRM_DEBUG_KMS("DPCD: %*ph\n", (int) sizeof(intel_dp->dpcd), intel_dp->dpcd); |
577c7a50 | 3398 | |
edb39244 AJ |
3399 | if (intel_dp->dpcd[DP_DPCD_REV] == 0) |
3400 | return false; /* DPCD not present */ | |
3401 | ||
9f085ebb L |
3402 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_SINK_COUNT, |
3403 | &intel_dp->sink_count, 1) < 0) | |
30d9aa42 SS |
3404 | return false; |
3405 | ||
3406 | /* | |
3407 | * Sink count can change between short pulse hpd hence | |
3408 | * a member variable in intel_dp will track any changes | |
3409 | * between short pulse interrupts. | |
3410 | */ | |
3411 | intel_dp->sink_count = DP_GET_SINK_COUNT(intel_dp->sink_count); | |
3412 | ||
3413 | /* | |
3414 | * SINK_COUNT == 0 and DOWNSTREAM_PORT_PRESENT == 1 implies that | |
3415 | * a dongle is present but no display. Unless we require to know | |
3416 | * if a dongle is present or not, we don't need to update | |
3417 | * downstream port information. So, an early return here saves | |
3418 | * time from performing other operations which are not required. | |
3419 | */ | |
1034ce70 | 3420 | if (!is_edp(intel_dp) && !intel_dp->sink_count) |
30d9aa42 SS |
3421 | return false; |
3422 | ||
2293bb5c SK |
3423 | /* Check if the panel supports PSR */ |
3424 | memset(intel_dp->psr_dpcd, 0, sizeof(intel_dp->psr_dpcd)); | |
50003939 | 3425 | if (is_edp(intel_dp)) { |
9f085ebb L |
3426 | drm_dp_dpcd_read(&intel_dp->aux, DP_PSR_SUPPORT, |
3427 | intel_dp->psr_dpcd, | |
3428 | sizeof(intel_dp->psr_dpcd)); | |
a031d709 RV |
3429 | if (intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED) { |
3430 | dev_priv->psr.sink_support = true; | |
50003939 | 3431 | DRM_DEBUG_KMS("Detected EDP PSR Panel.\n"); |
a031d709 | 3432 | } |
474d1ec4 SJ |
3433 | |
3434 | if (INTEL_INFO(dev)->gen >= 9 && | |
3435 | (intel_dp->psr_dpcd[0] & DP_PSR2_IS_SUPPORTED)) { | |
3436 | uint8_t frame_sync_cap; | |
3437 | ||
3438 | dev_priv->psr.sink_support = true; | |
9f085ebb L |
3439 | drm_dp_dpcd_read(&intel_dp->aux, |
3440 | DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP, | |
3441 | &frame_sync_cap, 1); | |
474d1ec4 SJ |
3442 | dev_priv->psr.aux_frame_sync = frame_sync_cap ? true : false; |
3443 | /* PSR2 needs frame sync as well */ | |
3444 | dev_priv->psr.psr2_support = dev_priv->psr.aux_frame_sync; | |
3445 | DRM_DEBUG_KMS("PSR2 %s on sink", | |
3446 | dev_priv->psr.psr2_support ? "supported" : "not supported"); | |
3447 | } | |
86ee27b5 YA |
3448 | |
3449 | /* Read the eDP Display control capabilities registers */ | |
3450 | memset(intel_dp->edp_dpcd, 0, sizeof(intel_dp->edp_dpcd)); | |
3451 | if ((intel_dp->dpcd[DP_EDP_CONFIGURATION_CAP] & DP_DPCD_DISPLAY_CONTROL_CAPABLE) && | |
9a652cc0 | 3452 | (drm_dp_dpcd_read(&intel_dp->aux, DP_EDP_DPCD_REV, |
86ee27b5 YA |
3453 | intel_dp->edp_dpcd, sizeof(intel_dp->edp_dpcd)) == |
3454 | sizeof(intel_dp->edp_dpcd))) | |
3455 | DRM_DEBUG_KMS("EDP DPCD : %*ph\n", (int) sizeof(intel_dp->edp_dpcd), | |
3456 | intel_dp->edp_dpcd); | |
50003939 JN |
3457 | } |
3458 | ||
bc5133d5 | 3459 | DRM_DEBUG_KMS("Display Port TPS3 support: source %s, sink %s\n", |
e588fa18 | 3460 | yesno(intel_dp_source_supports_hbr2(intel_dp)), |
742f491d | 3461 | yesno(drm_dp_tps3_supported(intel_dp->dpcd))); |
06ea66b6 | 3462 | |
fc0f8e25 | 3463 | /* Intermediate frequency support */ |
86ee27b5 | 3464 | if (is_edp(intel_dp) && (intel_dp->edp_dpcd[0] >= 0x03)) { /* eDp v1.4 or higher */ |
94ca719e | 3465 | __le16 sink_rates[DP_MAX_SUPPORTED_RATES]; |
ea2d8a42 VS |
3466 | int i; |
3467 | ||
9f085ebb L |
3468 | drm_dp_dpcd_read(&intel_dp->aux, DP_SUPPORTED_LINK_RATES, |
3469 | sink_rates, sizeof(sink_rates)); | |
ea2d8a42 | 3470 | |
94ca719e VS |
3471 | for (i = 0; i < ARRAY_SIZE(sink_rates); i++) { |
3472 | int val = le16_to_cpu(sink_rates[i]); | |
ea2d8a42 VS |
3473 | |
3474 | if (val == 0) | |
3475 | break; | |
3476 | ||
af77b974 SJ |
3477 | /* Value read is in kHz while drm clock is saved in deca-kHz */ |
3478 | intel_dp->sink_rates[i] = (val * 200) / 10; | |
ea2d8a42 | 3479 | } |
94ca719e | 3480 | intel_dp->num_sink_rates = i; |
fc0f8e25 | 3481 | } |
0336400e VS |
3482 | |
3483 | intel_dp_print_rates(intel_dp); | |
3484 | ||
edb39244 AJ |
3485 | if (!(intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] & |
3486 | DP_DWN_STRM_PORT_PRESENT)) | |
3487 | return true; /* native DP sink */ | |
3488 | ||
3489 | if (intel_dp->dpcd[DP_DPCD_REV] == 0x10) | |
3490 | return true; /* no per-port downstream info */ | |
3491 | ||
9f085ebb L |
3492 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_DOWNSTREAM_PORT_0, |
3493 | intel_dp->downstream_ports, | |
3494 | DP_MAX_DOWNSTREAM_PORTS) < 0) | |
edb39244 AJ |
3495 | return false; /* downstream port status fetch failed */ |
3496 | ||
3497 | return true; | |
92fd8fd1 KP |
3498 | } |
3499 | ||
0d198328 AJ |
3500 | static void |
3501 | intel_dp_probe_oui(struct intel_dp *intel_dp) | |
3502 | { | |
3503 | u8 buf[3]; | |
3504 | ||
3505 | if (!(intel_dp->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT)) | |
3506 | return; | |
3507 | ||
9f085ebb | 3508 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_SINK_OUI, buf, 3) == 3) |
0d198328 AJ |
3509 | DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n", |
3510 | buf[0], buf[1], buf[2]); | |
3511 | ||
9f085ebb | 3512 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_BRANCH_OUI, buf, 3) == 3) |
0d198328 AJ |
3513 | DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n", |
3514 | buf[0], buf[1], buf[2]); | |
3515 | } | |
3516 | ||
0e32b39c DA |
3517 | static bool |
3518 | intel_dp_probe_mst(struct intel_dp *intel_dp) | |
3519 | { | |
3520 | u8 buf[1]; | |
3521 | ||
7cc96139 NS |
3522 | if (!i915.enable_dp_mst) |
3523 | return false; | |
3524 | ||
0e32b39c DA |
3525 | if (!intel_dp->can_mst) |
3526 | return false; | |
3527 | ||
3528 | if (intel_dp->dpcd[DP_DPCD_REV] < 0x12) | |
3529 | return false; | |
3530 | ||
9f085ebb | 3531 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_MSTM_CAP, buf, 1)) { |
0e32b39c DA |
3532 | if (buf[0] & DP_MST_CAP) { |
3533 | DRM_DEBUG_KMS("Sink is MST capable\n"); | |
3534 | intel_dp->is_mst = true; | |
3535 | } else { | |
3536 | DRM_DEBUG_KMS("Sink is not MST capable\n"); | |
3537 | intel_dp->is_mst = false; | |
3538 | } | |
3539 | } | |
0e32b39c DA |
3540 | |
3541 | drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst); | |
3542 | return intel_dp->is_mst; | |
3543 | } | |
3544 | ||
e5a1cab5 | 3545 | static int intel_dp_sink_crc_stop(struct intel_dp *intel_dp) |
d2e216d0 | 3546 | { |
082dcc7c | 3547 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
d72f9d91 | 3548 | struct drm_device *dev = dig_port->base.base.dev; |
082dcc7c | 3549 | struct intel_crtc *intel_crtc = to_intel_crtc(dig_port->base.base.crtc); |
ad9dc91b | 3550 | u8 buf; |
e5a1cab5 | 3551 | int ret = 0; |
c6297843 RV |
3552 | int count = 0; |
3553 | int attempts = 10; | |
d2e216d0 | 3554 | |
082dcc7c RV |
3555 | if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK, &buf) < 0) { |
3556 | DRM_DEBUG_KMS("Sink CRC couldn't be stopped properly\n"); | |
e5a1cab5 RV |
3557 | ret = -EIO; |
3558 | goto out; | |
4373f0f2 PZ |
3559 | } |
3560 | ||
082dcc7c | 3561 | if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK, |
e5a1cab5 | 3562 | buf & ~DP_TEST_SINK_START) < 0) { |
082dcc7c | 3563 | DRM_DEBUG_KMS("Sink CRC couldn't be stopped properly\n"); |
e5a1cab5 RV |
3564 | ret = -EIO; |
3565 | goto out; | |
3566 | } | |
d2e216d0 | 3567 | |
c6297843 RV |
3568 | do { |
3569 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
3570 | ||
3571 | if (drm_dp_dpcd_readb(&intel_dp->aux, | |
3572 | DP_TEST_SINK_MISC, &buf) < 0) { | |
3573 | ret = -EIO; | |
3574 | goto out; | |
3575 | } | |
3576 | count = buf & DP_TEST_COUNT_MASK; | |
3577 | } while (--attempts && count); | |
3578 | ||
3579 | if (attempts == 0) { | |
dc5a9037 | 3580 | DRM_DEBUG_KMS("TIMEOUT: Sink CRC counter is not zeroed after calculation is stopped\n"); |
c6297843 RV |
3581 | ret = -ETIMEDOUT; |
3582 | } | |
3583 | ||
e5a1cab5 | 3584 | out: |
082dcc7c | 3585 | hsw_enable_ips(intel_crtc); |
e5a1cab5 | 3586 | return ret; |
082dcc7c RV |
3587 | } |
3588 | ||
3589 | static int intel_dp_sink_crc_start(struct intel_dp *intel_dp) | |
3590 | { | |
3591 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
d72f9d91 | 3592 | struct drm_device *dev = dig_port->base.base.dev; |
082dcc7c RV |
3593 | struct intel_crtc *intel_crtc = to_intel_crtc(dig_port->base.base.crtc); |
3594 | u8 buf; | |
e5a1cab5 RV |
3595 | int ret; |
3596 | ||
082dcc7c RV |
3597 | if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK_MISC, &buf) < 0) |
3598 | return -EIO; | |
3599 | ||
3600 | if (!(buf & DP_TEST_CRC_SUPPORTED)) | |
3601 | return -ENOTTY; | |
3602 | ||
3603 | if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK, &buf) < 0) | |
3604 | return -EIO; | |
3605 | ||
6d8175da RV |
3606 | if (buf & DP_TEST_SINK_START) { |
3607 | ret = intel_dp_sink_crc_stop(intel_dp); | |
3608 | if (ret) | |
3609 | return ret; | |
3610 | } | |
3611 | ||
082dcc7c | 3612 | hsw_disable_ips(intel_crtc); |
1dda5f93 | 3613 | |
9d1a1031 | 3614 | if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK, |
082dcc7c RV |
3615 | buf | DP_TEST_SINK_START) < 0) { |
3616 | hsw_enable_ips(intel_crtc); | |
3617 | return -EIO; | |
4373f0f2 PZ |
3618 | } |
3619 | ||
d72f9d91 | 3620 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
082dcc7c RV |
3621 | return 0; |
3622 | } | |
3623 | ||
3624 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc) | |
3625 | { | |
3626 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
3627 | struct drm_device *dev = dig_port->base.base.dev; | |
3628 | struct intel_crtc *intel_crtc = to_intel_crtc(dig_port->base.base.crtc); | |
3629 | u8 buf; | |
621d4c76 | 3630 | int count, ret; |
082dcc7c | 3631 | int attempts = 6; |
082dcc7c RV |
3632 | |
3633 | ret = intel_dp_sink_crc_start(intel_dp); | |
3634 | if (ret) | |
3635 | return ret; | |
3636 | ||
ad9dc91b | 3637 | do { |
621d4c76 RV |
3638 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
3639 | ||
1dda5f93 | 3640 | if (drm_dp_dpcd_readb(&intel_dp->aux, |
4373f0f2 PZ |
3641 | DP_TEST_SINK_MISC, &buf) < 0) { |
3642 | ret = -EIO; | |
afe0d67e | 3643 | goto stop; |
4373f0f2 | 3644 | } |
621d4c76 | 3645 | count = buf & DP_TEST_COUNT_MASK; |
aabc95dc | 3646 | |
7e38eeff | 3647 | } while (--attempts && count == 0); |
ad9dc91b RV |
3648 | |
3649 | if (attempts == 0) { | |
7e38eeff RV |
3650 | DRM_ERROR("Panel is unable to calculate any CRC after 6 vblanks\n"); |
3651 | ret = -ETIMEDOUT; | |
3652 | goto stop; | |
3653 | } | |
3654 | ||
3655 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_TEST_CRC_R_CR, crc, 6) < 0) { | |
3656 | ret = -EIO; | |
3657 | goto stop; | |
ad9dc91b | 3658 | } |
d2e216d0 | 3659 | |
afe0d67e | 3660 | stop: |
082dcc7c | 3661 | intel_dp_sink_crc_stop(intel_dp); |
4373f0f2 | 3662 | return ret; |
d2e216d0 RV |
3663 | } |
3664 | ||
a60f0e38 JB |
3665 | static bool |
3666 | intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector) | |
3667 | { | |
9f085ebb | 3668 | return drm_dp_dpcd_read(&intel_dp->aux, |
9d1a1031 JN |
3669 | DP_DEVICE_SERVICE_IRQ_VECTOR, |
3670 | sink_irq_vector, 1) == 1; | |
a60f0e38 JB |
3671 | } |
3672 | ||
0e32b39c DA |
3673 | static bool |
3674 | intel_dp_get_sink_irq_esi(struct intel_dp *intel_dp, u8 *sink_irq_vector) | |
3675 | { | |
3676 | int ret; | |
3677 | ||
9f085ebb | 3678 | ret = drm_dp_dpcd_read(&intel_dp->aux, |
0e32b39c DA |
3679 | DP_SINK_COUNT_ESI, |
3680 | sink_irq_vector, 14); | |
3681 | if (ret != 14) | |
3682 | return false; | |
3683 | ||
3684 | return true; | |
3685 | } | |
3686 | ||
c5d5ab7a TP |
3687 | static uint8_t intel_dp_autotest_link_training(struct intel_dp *intel_dp) |
3688 | { | |
3689 | uint8_t test_result = DP_TEST_ACK; | |
3690 | return test_result; | |
3691 | } | |
3692 | ||
3693 | static uint8_t intel_dp_autotest_video_pattern(struct intel_dp *intel_dp) | |
3694 | { | |
3695 | uint8_t test_result = DP_TEST_NAK; | |
3696 | return test_result; | |
3697 | } | |
3698 | ||
3699 | static uint8_t intel_dp_autotest_edid(struct intel_dp *intel_dp) | |
a60f0e38 | 3700 | { |
c5d5ab7a | 3701 | uint8_t test_result = DP_TEST_NAK; |
559be30c TP |
3702 | struct intel_connector *intel_connector = intel_dp->attached_connector; |
3703 | struct drm_connector *connector = &intel_connector->base; | |
3704 | ||
3705 | if (intel_connector->detect_edid == NULL || | |
ac6f2e29 | 3706 | connector->edid_corrupt || |
559be30c TP |
3707 | intel_dp->aux.i2c_defer_count > 6) { |
3708 | /* Check EDID read for NACKs, DEFERs and corruption | |
3709 | * (DP CTS 1.2 Core r1.1) | |
3710 | * 4.2.2.4 : Failed EDID read, I2C_NAK | |
3711 | * 4.2.2.5 : Failed EDID read, I2C_DEFER | |
3712 | * 4.2.2.6 : EDID corruption detected | |
3713 | * Use failsafe mode for all cases | |
3714 | */ | |
3715 | if (intel_dp->aux.i2c_nack_count > 0 || | |
3716 | intel_dp->aux.i2c_defer_count > 0) | |
3717 | DRM_DEBUG_KMS("EDID read had %d NACKs, %d DEFERs\n", | |
3718 | intel_dp->aux.i2c_nack_count, | |
3719 | intel_dp->aux.i2c_defer_count); | |
3720 | intel_dp->compliance_test_data = INTEL_DP_RESOLUTION_FAILSAFE; | |
3721 | } else { | |
f79b468e TS |
3722 | struct edid *block = intel_connector->detect_edid; |
3723 | ||
3724 | /* We have to write the checksum | |
3725 | * of the last block read | |
3726 | */ | |
3727 | block += intel_connector->detect_edid->extensions; | |
3728 | ||
559be30c TP |
3729 | if (!drm_dp_dpcd_write(&intel_dp->aux, |
3730 | DP_TEST_EDID_CHECKSUM, | |
f79b468e | 3731 | &block->checksum, |
5a1cc655 | 3732 | 1)) |
559be30c TP |
3733 | DRM_DEBUG_KMS("Failed to write EDID checksum\n"); |
3734 | ||
3735 | test_result = DP_TEST_ACK | DP_TEST_EDID_CHECKSUM_WRITE; | |
3736 | intel_dp->compliance_test_data = INTEL_DP_RESOLUTION_STANDARD; | |
3737 | } | |
3738 | ||
3739 | /* Set test active flag here so userspace doesn't interrupt things */ | |
3740 | intel_dp->compliance_test_active = 1; | |
3741 | ||
c5d5ab7a TP |
3742 | return test_result; |
3743 | } | |
3744 | ||
3745 | static uint8_t intel_dp_autotest_phy_pattern(struct intel_dp *intel_dp) | |
a60f0e38 | 3746 | { |
c5d5ab7a TP |
3747 | uint8_t test_result = DP_TEST_NAK; |
3748 | return test_result; | |
3749 | } | |
3750 | ||
3751 | static void intel_dp_handle_test_request(struct intel_dp *intel_dp) | |
3752 | { | |
3753 | uint8_t response = DP_TEST_NAK; | |
3754 | uint8_t rxdata = 0; | |
3755 | int status = 0; | |
3756 | ||
c5d5ab7a TP |
3757 | status = drm_dp_dpcd_read(&intel_dp->aux, DP_TEST_REQUEST, &rxdata, 1); |
3758 | if (status <= 0) { | |
3759 | DRM_DEBUG_KMS("Could not read test request from sink\n"); | |
3760 | goto update_status; | |
3761 | } | |
3762 | ||
3763 | switch (rxdata) { | |
3764 | case DP_TEST_LINK_TRAINING: | |
3765 | DRM_DEBUG_KMS("LINK_TRAINING test requested\n"); | |
3766 | intel_dp->compliance_test_type = DP_TEST_LINK_TRAINING; | |
3767 | response = intel_dp_autotest_link_training(intel_dp); | |
3768 | break; | |
3769 | case DP_TEST_LINK_VIDEO_PATTERN: | |
3770 | DRM_DEBUG_KMS("TEST_PATTERN test requested\n"); | |
3771 | intel_dp->compliance_test_type = DP_TEST_LINK_VIDEO_PATTERN; | |
3772 | response = intel_dp_autotest_video_pattern(intel_dp); | |
3773 | break; | |
3774 | case DP_TEST_LINK_EDID_READ: | |
3775 | DRM_DEBUG_KMS("EDID test requested\n"); | |
3776 | intel_dp->compliance_test_type = DP_TEST_LINK_EDID_READ; | |
3777 | response = intel_dp_autotest_edid(intel_dp); | |
3778 | break; | |
3779 | case DP_TEST_LINK_PHY_TEST_PATTERN: | |
3780 | DRM_DEBUG_KMS("PHY_PATTERN test requested\n"); | |
3781 | intel_dp->compliance_test_type = DP_TEST_LINK_PHY_TEST_PATTERN; | |
3782 | response = intel_dp_autotest_phy_pattern(intel_dp); | |
3783 | break; | |
3784 | default: | |
3785 | DRM_DEBUG_KMS("Invalid test request '%02x'\n", rxdata); | |
3786 | break; | |
3787 | } | |
3788 | ||
3789 | update_status: | |
3790 | status = drm_dp_dpcd_write(&intel_dp->aux, | |
3791 | DP_TEST_RESPONSE, | |
3792 | &response, 1); | |
3793 | if (status <= 0) | |
3794 | DRM_DEBUG_KMS("Could not write test response to sink\n"); | |
a60f0e38 JB |
3795 | } |
3796 | ||
0e32b39c DA |
3797 | static int |
3798 | intel_dp_check_mst_status(struct intel_dp *intel_dp) | |
3799 | { | |
3800 | bool bret; | |
3801 | ||
3802 | if (intel_dp->is_mst) { | |
3803 | u8 esi[16] = { 0 }; | |
3804 | int ret = 0; | |
3805 | int retry; | |
3806 | bool handled; | |
3807 | bret = intel_dp_get_sink_irq_esi(intel_dp, esi); | |
3808 | go_again: | |
3809 | if (bret == true) { | |
3810 | ||
3811 | /* check link status - esi[10] = 0x200c */ | |
90a6b7b0 | 3812 | if (intel_dp->active_mst_links && |
901c2daf | 3813 | !drm_dp_channel_eq_ok(&esi[10], intel_dp->lane_count)) { |
0e32b39c DA |
3814 | DRM_DEBUG_KMS("channel EQ not ok, retraining\n"); |
3815 | intel_dp_start_link_train(intel_dp); | |
0e32b39c DA |
3816 | intel_dp_stop_link_train(intel_dp); |
3817 | } | |
3818 | ||
6f34cc39 | 3819 | DRM_DEBUG_KMS("got esi %3ph\n", esi); |
0e32b39c DA |
3820 | ret = drm_dp_mst_hpd_irq(&intel_dp->mst_mgr, esi, &handled); |
3821 | ||
3822 | if (handled) { | |
3823 | for (retry = 0; retry < 3; retry++) { | |
3824 | int wret; | |
3825 | wret = drm_dp_dpcd_write(&intel_dp->aux, | |
3826 | DP_SINK_COUNT_ESI+1, | |
3827 | &esi[1], 3); | |
3828 | if (wret == 3) { | |
3829 | break; | |
3830 | } | |
3831 | } | |
3832 | ||
3833 | bret = intel_dp_get_sink_irq_esi(intel_dp, esi); | |
3834 | if (bret == true) { | |
6f34cc39 | 3835 | DRM_DEBUG_KMS("got esi2 %3ph\n", esi); |
0e32b39c DA |
3836 | goto go_again; |
3837 | } | |
3838 | } else | |
3839 | ret = 0; | |
3840 | ||
3841 | return ret; | |
3842 | } else { | |
3843 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
3844 | DRM_DEBUG_KMS("failed to get ESI - device may have failed\n"); | |
3845 | intel_dp->is_mst = false; | |
3846 | drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst); | |
3847 | /* send a hotplug event */ | |
3848 | drm_kms_helper_hotplug_event(intel_dig_port->base.base.dev); | |
3849 | } | |
3850 | } | |
3851 | return -EINVAL; | |
3852 | } | |
3853 | ||
5c9114d0 SS |
3854 | static void |
3855 | intel_dp_check_link_status(struct intel_dp *intel_dp) | |
3856 | { | |
3857 | struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base; | |
3858 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
3859 | u8 link_status[DP_LINK_STATUS_SIZE]; | |
3860 | ||
3861 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); | |
3862 | ||
3863 | if (!intel_dp_get_link_status(intel_dp, link_status)) { | |
3864 | DRM_ERROR("Failed to get link status\n"); | |
3865 | return; | |
3866 | } | |
3867 | ||
3868 | if (!intel_encoder->base.crtc) | |
3869 | return; | |
3870 | ||
3871 | if (!to_intel_crtc(intel_encoder->base.crtc)->active) | |
3872 | return; | |
3873 | ||
3874 | /* if link training is requested we should perform it always */ | |
3875 | if ((intel_dp->compliance_test_type == DP_TEST_LINK_TRAINING) || | |
3876 | (!drm_dp_channel_eq_ok(link_status, intel_dp->lane_count))) { | |
3877 | DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n", | |
3878 | intel_encoder->base.name); | |
3879 | intel_dp_start_link_train(intel_dp); | |
3880 | intel_dp_stop_link_train(intel_dp); | |
3881 | } | |
3882 | } | |
3883 | ||
a4fc5ed6 KP |
3884 | /* |
3885 | * According to DP spec | |
3886 | * 5.1.2: | |
3887 | * 1. Read DPCD | |
3888 | * 2. Configure link according to Receiver Capabilities | |
3889 | * 3. Use Link Training from 2.5.3.3 and 3.5.1.3 | |
3890 | * 4. Check link status on receipt of hot-plug interrupt | |
39ff747b SS |
3891 | * |
3892 | * intel_dp_short_pulse - handles short pulse interrupts | |
3893 | * when full detection is not required. | |
3894 | * Returns %true if short pulse is handled and full detection | |
3895 | * is NOT required and %false otherwise. | |
a4fc5ed6 | 3896 | */ |
39ff747b | 3897 | static bool |
5c9114d0 | 3898 | intel_dp_short_pulse(struct intel_dp *intel_dp) |
a4fc5ed6 | 3899 | { |
5b215bcf | 3900 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
a60f0e38 | 3901 | u8 sink_irq_vector; |
39ff747b SS |
3902 | u8 old_sink_count = intel_dp->sink_count; |
3903 | bool ret; | |
5b215bcf | 3904 | |
4df6960e SS |
3905 | /* |
3906 | * Clearing compliance test variables to allow capturing | |
3907 | * of values for next automated test request. | |
3908 | */ | |
3909 | intel_dp->compliance_test_active = 0; | |
3910 | intel_dp->compliance_test_type = 0; | |
3911 | intel_dp->compliance_test_data = 0; | |
3912 | ||
39ff747b SS |
3913 | /* |
3914 | * Now read the DPCD to see if it's actually running | |
3915 | * If the current value of sink count doesn't match with | |
3916 | * the value that was stored earlier or dpcd read failed | |
3917 | * we need to do full detection | |
3918 | */ | |
3919 | ret = intel_dp_get_dpcd(intel_dp); | |
3920 | ||
3921 | if ((old_sink_count != intel_dp->sink_count) || !ret) { | |
3922 | /* No need to proceed if we are going to do full detect */ | |
3923 | return false; | |
59cd09e1 JB |
3924 | } |
3925 | ||
a60f0e38 JB |
3926 | /* Try to read the source of the interrupt */ |
3927 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 && | |
3928 | intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) { | |
3929 | /* Clear interrupt source */ | |
9d1a1031 JN |
3930 | drm_dp_dpcd_writeb(&intel_dp->aux, |
3931 | DP_DEVICE_SERVICE_IRQ_VECTOR, | |
3932 | sink_irq_vector); | |
a60f0e38 JB |
3933 | |
3934 | if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST) | |
09b1eb13 | 3935 | DRM_DEBUG_DRIVER("Test request in short pulse not handled\n"); |
a60f0e38 JB |
3936 | if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ)) |
3937 | DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n"); | |
3938 | } | |
3939 | ||
5c9114d0 SS |
3940 | drm_modeset_lock(&dev->mode_config.connection_mutex, NULL); |
3941 | intel_dp_check_link_status(intel_dp); | |
3942 | drm_modeset_unlock(&dev->mode_config.connection_mutex); | |
39ff747b SS |
3943 | |
3944 | return true; | |
a4fc5ed6 | 3945 | } |
a4fc5ed6 | 3946 | |
caf9ab24 | 3947 | /* XXX this is probably wrong for multiple downstream ports */ |
71ba9000 | 3948 | static enum drm_connector_status |
26d61aad | 3949 | intel_dp_detect_dpcd(struct intel_dp *intel_dp) |
71ba9000 | 3950 | { |
caf9ab24 | 3951 | uint8_t *dpcd = intel_dp->dpcd; |
caf9ab24 AJ |
3952 | uint8_t type; |
3953 | ||
3954 | if (!intel_dp_get_dpcd(intel_dp)) | |
3955 | return connector_status_disconnected; | |
3956 | ||
1034ce70 SS |
3957 | if (is_edp(intel_dp)) |
3958 | return connector_status_connected; | |
3959 | ||
caf9ab24 AJ |
3960 | /* if there's no downstream port, we're done */ |
3961 | if (!(dpcd[DP_DOWNSTREAMPORT_PRESENT] & DP_DWN_STRM_PORT_PRESENT)) | |
26d61aad | 3962 | return connector_status_connected; |
caf9ab24 AJ |
3963 | |
3964 | /* If we're HPD-aware, SINK_COUNT changes dynamically */ | |
c9ff160b JN |
3965 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 && |
3966 | intel_dp->downstream_ports[0] & DP_DS_PORT_HPD) { | |
9d1a1031 | 3967 | |
30d9aa42 SS |
3968 | return intel_dp->sink_count ? |
3969 | connector_status_connected : connector_status_disconnected; | |
caf9ab24 AJ |
3970 | } |
3971 | ||
3972 | /* If no HPD, poke DDC gently */ | |
0b99836f | 3973 | if (drm_probe_ddc(&intel_dp->aux.ddc)) |
26d61aad | 3974 | return connector_status_connected; |
caf9ab24 AJ |
3975 | |
3976 | /* Well we tried, say unknown for unreliable port types */ | |
c9ff160b JN |
3977 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) { |
3978 | type = intel_dp->downstream_ports[0] & DP_DS_PORT_TYPE_MASK; | |
3979 | if (type == DP_DS_PORT_TYPE_VGA || | |
3980 | type == DP_DS_PORT_TYPE_NON_EDID) | |
3981 | return connector_status_unknown; | |
3982 | } else { | |
3983 | type = intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] & | |
3984 | DP_DWN_STRM_PORT_TYPE_MASK; | |
3985 | if (type == DP_DWN_STRM_PORT_TYPE_ANALOG || | |
3986 | type == DP_DWN_STRM_PORT_TYPE_OTHER) | |
3987 | return connector_status_unknown; | |
3988 | } | |
caf9ab24 AJ |
3989 | |
3990 | /* Anything else is out of spec, warn and ignore */ | |
3991 | DRM_DEBUG_KMS("Broken DP branch device, ignoring\n"); | |
26d61aad | 3992 | return connector_status_disconnected; |
71ba9000 AJ |
3993 | } |
3994 | ||
d410b56d CW |
3995 | static enum drm_connector_status |
3996 | edp_detect(struct intel_dp *intel_dp) | |
3997 | { | |
3998 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
3999 | enum drm_connector_status status; | |
4000 | ||
4001 | status = intel_panel_detect(dev); | |
4002 | if (status == connector_status_unknown) | |
4003 | status = connector_status_connected; | |
4004 | ||
4005 | return status; | |
4006 | } | |
4007 | ||
b93433cc JN |
4008 | static bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, |
4009 | struct intel_digital_port *port) | |
5eb08b69 | 4010 | { |
b93433cc | 4011 | u32 bit; |
01cb9ea6 | 4012 | |
0df53b77 JN |
4013 | switch (port->port) { |
4014 | case PORT_A: | |
4015 | return true; | |
4016 | case PORT_B: | |
4017 | bit = SDE_PORTB_HOTPLUG; | |
4018 | break; | |
4019 | case PORT_C: | |
4020 | bit = SDE_PORTC_HOTPLUG; | |
4021 | break; | |
4022 | case PORT_D: | |
4023 | bit = SDE_PORTD_HOTPLUG; | |
4024 | break; | |
4025 | default: | |
4026 | MISSING_CASE(port->port); | |
4027 | return false; | |
4028 | } | |
4029 | ||
4030 | return I915_READ(SDEISR) & bit; | |
4031 | } | |
4032 | ||
4033 | static bool cpt_digital_port_connected(struct drm_i915_private *dev_priv, | |
4034 | struct intel_digital_port *port) | |
4035 | { | |
4036 | u32 bit; | |
4037 | ||
4038 | switch (port->port) { | |
4039 | case PORT_A: | |
4040 | return true; | |
4041 | case PORT_B: | |
4042 | bit = SDE_PORTB_HOTPLUG_CPT; | |
4043 | break; | |
4044 | case PORT_C: | |
4045 | bit = SDE_PORTC_HOTPLUG_CPT; | |
4046 | break; | |
4047 | case PORT_D: | |
4048 | bit = SDE_PORTD_HOTPLUG_CPT; | |
4049 | break; | |
a78695d3 JN |
4050 | case PORT_E: |
4051 | bit = SDE_PORTE_HOTPLUG_SPT; | |
4052 | break; | |
0df53b77 JN |
4053 | default: |
4054 | MISSING_CASE(port->port); | |
4055 | return false; | |
b93433cc | 4056 | } |
1b469639 | 4057 | |
b93433cc | 4058 | return I915_READ(SDEISR) & bit; |
5eb08b69 ZW |
4059 | } |
4060 | ||
7e66bcf2 | 4061 | static bool g4x_digital_port_connected(struct drm_i915_private *dev_priv, |
1d245987 | 4062 | struct intel_digital_port *port) |
a4fc5ed6 | 4063 | { |
9642c81c | 4064 | u32 bit; |
5eb08b69 | 4065 | |
9642c81c JN |
4066 | switch (port->port) { |
4067 | case PORT_B: | |
4068 | bit = PORTB_HOTPLUG_LIVE_STATUS_G4X; | |
4069 | break; | |
4070 | case PORT_C: | |
4071 | bit = PORTC_HOTPLUG_LIVE_STATUS_G4X; | |
4072 | break; | |
4073 | case PORT_D: | |
4074 | bit = PORTD_HOTPLUG_LIVE_STATUS_G4X; | |
4075 | break; | |
4076 | default: | |
4077 | MISSING_CASE(port->port); | |
4078 | return false; | |
4079 | } | |
4080 | ||
4081 | return I915_READ(PORT_HOTPLUG_STAT) & bit; | |
4082 | } | |
4083 | ||
0780cd36 VS |
4084 | static bool gm45_digital_port_connected(struct drm_i915_private *dev_priv, |
4085 | struct intel_digital_port *port) | |
9642c81c JN |
4086 | { |
4087 | u32 bit; | |
4088 | ||
4089 | switch (port->port) { | |
4090 | case PORT_B: | |
0780cd36 | 4091 | bit = PORTB_HOTPLUG_LIVE_STATUS_GM45; |
9642c81c JN |
4092 | break; |
4093 | case PORT_C: | |
0780cd36 | 4094 | bit = PORTC_HOTPLUG_LIVE_STATUS_GM45; |
9642c81c JN |
4095 | break; |
4096 | case PORT_D: | |
0780cd36 | 4097 | bit = PORTD_HOTPLUG_LIVE_STATUS_GM45; |
9642c81c JN |
4098 | break; |
4099 | default: | |
4100 | MISSING_CASE(port->port); | |
4101 | return false; | |
a4fc5ed6 KP |
4102 | } |
4103 | ||
1d245987 | 4104 | return I915_READ(PORT_HOTPLUG_STAT) & bit; |
2a592bec DA |
4105 | } |
4106 | ||
e464bfde | 4107 | static bool bxt_digital_port_connected(struct drm_i915_private *dev_priv, |
e2ec35a5 | 4108 | struct intel_digital_port *intel_dig_port) |
e464bfde | 4109 | { |
e2ec35a5 SJ |
4110 | struct intel_encoder *intel_encoder = &intel_dig_port->base; |
4111 | enum port port; | |
e464bfde JN |
4112 | u32 bit; |
4113 | ||
e2ec35a5 SJ |
4114 | intel_hpd_pin_to_port(intel_encoder->hpd_pin, &port); |
4115 | switch (port) { | |
e464bfde JN |
4116 | case PORT_A: |
4117 | bit = BXT_DE_PORT_HP_DDIA; | |
4118 | break; | |
4119 | case PORT_B: | |
4120 | bit = BXT_DE_PORT_HP_DDIB; | |
4121 | break; | |
4122 | case PORT_C: | |
4123 | bit = BXT_DE_PORT_HP_DDIC; | |
4124 | break; | |
4125 | default: | |
e2ec35a5 | 4126 | MISSING_CASE(port); |
e464bfde JN |
4127 | return false; |
4128 | } | |
4129 | ||
4130 | return I915_READ(GEN8_DE_PORT_ISR) & bit; | |
4131 | } | |
4132 | ||
7e66bcf2 JN |
4133 | /* |
4134 | * intel_digital_port_connected - is the specified port connected? | |
4135 | * @dev_priv: i915 private structure | |
4136 | * @port: the port to test | |
4137 | * | |
4138 | * Return %true if @port is connected, %false otherwise. | |
4139 | */ | |
237ed86c | 4140 | bool intel_digital_port_connected(struct drm_i915_private *dev_priv, |
7e66bcf2 JN |
4141 | struct intel_digital_port *port) |
4142 | { | |
0df53b77 | 4143 | if (HAS_PCH_IBX(dev_priv)) |
7e66bcf2 | 4144 | return ibx_digital_port_connected(dev_priv, port); |
22824fac | 4145 | else if (HAS_PCH_SPLIT(dev_priv)) |
0df53b77 | 4146 | return cpt_digital_port_connected(dev_priv, port); |
e464bfde JN |
4147 | else if (IS_BROXTON(dev_priv)) |
4148 | return bxt_digital_port_connected(dev_priv, port); | |
0780cd36 VS |
4149 | else if (IS_GM45(dev_priv)) |
4150 | return gm45_digital_port_connected(dev_priv, port); | |
7e66bcf2 JN |
4151 | else |
4152 | return g4x_digital_port_connected(dev_priv, port); | |
4153 | } | |
4154 | ||
8c241fef | 4155 | static struct edid * |
beb60608 | 4156 | intel_dp_get_edid(struct intel_dp *intel_dp) |
8c241fef | 4157 | { |
beb60608 | 4158 | struct intel_connector *intel_connector = intel_dp->attached_connector; |
d6f24d0f | 4159 | |
9cd300e0 JN |
4160 | /* use cached edid if we have one */ |
4161 | if (intel_connector->edid) { | |
9cd300e0 JN |
4162 | /* invalid edid */ |
4163 | if (IS_ERR(intel_connector->edid)) | |
d6f24d0f JB |
4164 | return NULL; |
4165 | ||
55e9edeb | 4166 | return drm_edid_duplicate(intel_connector->edid); |
beb60608 CW |
4167 | } else |
4168 | return drm_get_edid(&intel_connector->base, | |
4169 | &intel_dp->aux.ddc); | |
4170 | } | |
8c241fef | 4171 | |
beb60608 CW |
4172 | static void |
4173 | intel_dp_set_edid(struct intel_dp *intel_dp) | |
4174 | { | |
4175 | struct intel_connector *intel_connector = intel_dp->attached_connector; | |
4176 | struct edid *edid; | |
8c241fef | 4177 | |
f21a2198 | 4178 | intel_dp_unset_edid(intel_dp); |
beb60608 CW |
4179 | edid = intel_dp_get_edid(intel_dp); |
4180 | intel_connector->detect_edid = edid; | |
4181 | ||
4182 | if (intel_dp->force_audio != HDMI_AUDIO_AUTO) | |
4183 | intel_dp->has_audio = intel_dp->force_audio == HDMI_AUDIO_ON; | |
4184 | else | |
4185 | intel_dp->has_audio = drm_detect_monitor_audio(edid); | |
8c241fef KP |
4186 | } |
4187 | ||
beb60608 CW |
4188 | static void |
4189 | intel_dp_unset_edid(struct intel_dp *intel_dp) | |
8c241fef | 4190 | { |
beb60608 | 4191 | struct intel_connector *intel_connector = intel_dp->attached_connector; |
8c241fef | 4192 | |
beb60608 CW |
4193 | kfree(intel_connector->detect_edid); |
4194 | intel_connector->detect_edid = NULL; | |
9cd300e0 | 4195 | |
beb60608 CW |
4196 | intel_dp->has_audio = false; |
4197 | } | |
d6f24d0f | 4198 | |
f21a2198 SS |
4199 | static void |
4200 | intel_dp_long_pulse(struct intel_connector *intel_connector) | |
a9756bb5 | 4201 | { |
f21a2198 | 4202 | struct drm_connector *connector = &intel_connector->base; |
a9756bb5 | 4203 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
d63885da PZ |
4204 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
4205 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
fa90ecef | 4206 | struct drm_device *dev = connector->dev; |
a9756bb5 | 4207 | enum drm_connector_status status; |
671dedd2 | 4208 | enum intel_display_power_domain power_domain; |
0e32b39c | 4209 | bool ret; |
09b1eb13 | 4210 | u8 sink_irq_vector; |
a9756bb5 | 4211 | |
25f78f58 VS |
4212 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
4213 | intel_display_power_get(to_i915(dev), power_domain); | |
a9756bb5 | 4214 | |
d410b56d CW |
4215 | /* Can't disconnect eDP, but you can close the lid... */ |
4216 | if (is_edp(intel_dp)) | |
4217 | status = edp_detect(intel_dp); | |
c555a81d ACO |
4218 | else if (intel_digital_port_connected(to_i915(dev), |
4219 | dp_to_dig_port(intel_dp))) | |
4220 | status = intel_dp_detect_dpcd(intel_dp); | |
a9756bb5 | 4221 | else |
c555a81d ACO |
4222 | status = connector_status_disconnected; |
4223 | ||
4df6960e SS |
4224 | if (status != connector_status_connected) { |
4225 | intel_dp->compliance_test_active = 0; | |
4226 | intel_dp->compliance_test_type = 0; | |
4227 | intel_dp->compliance_test_data = 0; | |
4228 | ||
0e505a08 | 4229 | if (intel_dp->is_mst) { |
4230 | DRM_DEBUG_KMS("MST device may have disappeared %d vs %d\n", | |
4231 | intel_dp->is_mst, | |
4232 | intel_dp->mst_mgr.mst_state); | |
4233 | intel_dp->is_mst = false; | |
4234 | drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, | |
4235 | intel_dp->is_mst); | |
4236 | } | |
4237 | ||
c8c8fb33 | 4238 | goto out; |
4df6960e | 4239 | } |
a9756bb5 | 4240 | |
f21a2198 SS |
4241 | if (intel_encoder->type != INTEL_OUTPUT_EDP) |
4242 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; | |
4243 | ||
0d198328 AJ |
4244 | intel_dp_probe_oui(intel_dp); |
4245 | ||
0e32b39c DA |
4246 | ret = intel_dp_probe_mst(intel_dp); |
4247 | if (ret) { | |
f21a2198 SS |
4248 | /* |
4249 | * If we are in MST mode then this connector | |
4250 | * won't appear connected or have anything | |
4251 | * with EDID on it | |
4252 | */ | |
0e32b39c DA |
4253 | status = connector_status_disconnected; |
4254 | goto out; | |
7d23e3c3 SS |
4255 | } else if (connector->status == connector_status_connected) { |
4256 | /* | |
4257 | * If display was connected already and is still connected | |
4258 | * check links status, there has been known issues of | |
4259 | * link loss triggerring long pulse!!!! | |
4260 | */ | |
4261 | drm_modeset_lock(&dev->mode_config.connection_mutex, NULL); | |
4262 | intel_dp_check_link_status(intel_dp); | |
4263 | drm_modeset_unlock(&dev->mode_config.connection_mutex); | |
4264 | goto out; | |
0e32b39c DA |
4265 | } |
4266 | ||
4df6960e SS |
4267 | /* |
4268 | * Clearing NACK and defer counts to get their exact values | |
4269 | * while reading EDID which are required by Compliance tests | |
4270 | * 4.2.2.4 and 4.2.2.5 | |
4271 | */ | |
4272 | intel_dp->aux.i2c_nack_count = 0; | |
4273 | intel_dp->aux.i2c_defer_count = 0; | |
4274 | ||
beb60608 | 4275 | intel_dp_set_edid(intel_dp); |
a9756bb5 | 4276 | |
c8c8fb33 | 4277 | status = connector_status_connected; |
7d23e3c3 | 4278 | intel_dp->detect_done = true; |
c8c8fb33 | 4279 | |
09b1eb13 TP |
4280 | /* Try to read the source of the interrupt */ |
4281 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 && | |
4282 | intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) { | |
4283 | /* Clear interrupt source */ | |
4284 | drm_dp_dpcd_writeb(&intel_dp->aux, | |
4285 | DP_DEVICE_SERVICE_IRQ_VECTOR, | |
4286 | sink_irq_vector); | |
4287 | ||
4288 | if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST) | |
4289 | intel_dp_handle_test_request(intel_dp); | |
4290 | if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ)) | |
4291 | DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n"); | |
4292 | } | |
4293 | ||
c8c8fb33 | 4294 | out: |
0e505a08 | 4295 | if ((status != connector_status_connected) && |
4296 | (intel_dp->is_mst == false)) | |
f21a2198 | 4297 | intel_dp_unset_edid(intel_dp); |
7d23e3c3 | 4298 | |
25f78f58 | 4299 | intel_display_power_put(to_i915(dev), power_domain); |
f21a2198 SS |
4300 | return; |
4301 | } | |
4302 | ||
4303 | static enum drm_connector_status | |
4304 | intel_dp_detect(struct drm_connector *connector, bool force) | |
4305 | { | |
4306 | struct intel_dp *intel_dp = intel_attached_dp(connector); | |
4307 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
4308 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
4309 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4310 | ||
4311 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
4312 | connector->base.id, connector->name); | |
4313 | ||
4314 | if (intel_dp->is_mst) { | |
4315 | /* MST devices are disconnected from a monitor POV */ | |
4316 | intel_dp_unset_edid(intel_dp); | |
4317 | if (intel_encoder->type != INTEL_OUTPUT_EDP) | |
4318 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; | |
4319 | return connector_status_disconnected; | |
4320 | } | |
4321 | ||
7d23e3c3 SS |
4322 | /* If full detect is not performed yet, do a full detect */ |
4323 | if (!intel_dp->detect_done) | |
4324 | intel_dp_long_pulse(intel_dp->attached_connector); | |
4325 | ||
4326 | intel_dp->detect_done = false; | |
f21a2198 SS |
4327 | |
4328 | if (intel_connector->detect_edid) | |
4329 | return connector_status_connected; | |
4330 | else | |
4331 | return connector_status_disconnected; | |
a4fc5ed6 KP |
4332 | } |
4333 | ||
beb60608 CW |
4334 | static void |
4335 | intel_dp_force(struct drm_connector *connector) | |
a4fc5ed6 | 4336 | { |
df0e9248 | 4337 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
beb60608 | 4338 | struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base; |
25f78f58 | 4339 | struct drm_i915_private *dev_priv = to_i915(intel_encoder->base.dev); |
671dedd2 | 4340 | enum intel_display_power_domain power_domain; |
a4fc5ed6 | 4341 | |
beb60608 CW |
4342 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
4343 | connector->base.id, connector->name); | |
4344 | intel_dp_unset_edid(intel_dp); | |
a4fc5ed6 | 4345 | |
beb60608 CW |
4346 | if (connector->status != connector_status_connected) |
4347 | return; | |
671dedd2 | 4348 | |
25f78f58 VS |
4349 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
4350 | intel_display_power_get(dev_priv, power_domain); | |
beb60608 CW |
4351 | |
4352 | intel_dp_set_edid(intel_dp); | |
4353 | ||
25f78f58 | 4354 | intel_display_power_put(dev_priv, power_domain); |
beb60608 CW |
4355 | |
4356 | if (intel_encoder->type != INTEL_OUTPUT_EDP) | |
4357 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; | |
4358 | } | |
4359 | ||
4360 | static int intel_dp_get_modes(struct drm_connector *connector) | |
4361 | { | |
4362 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4363 | struct edid *edid; | |
4364 | ||
4365 | edid = intel_connector->detect_edid; | |
4366 | if (edid) { | |
4367 | int ret = intel_connector_update_modes(connector, edid); | |
4368 | if (ret) | |
4369 | return ret; | |
4370 | } | |
32f9d658 | 4371 | |
f8779fda | 4372 | /* if eDP has no EDID, fall back to fixed mode */ |
beb60608 CW |
4373 | if (is_edp(intel_attached_dp(connector)) && |
4374 | intel_connector->panel.fixed_mode) { | |
f8779fda | 4375 | struct drm_display_mode *mode; |
beb60608 CW |
4376 | |
4377 | mode = drm_mode_duplicate(connector->dev, | |
dd06f90e | 4378 | intel_connector->panel.fixed_mode); |
f8779fda | 4379 | if (mode) { |
32f9d658 ZW |
4380 | drm_mode_probed_add(connector, mode); |
4381 | return 1; | |
4382 | } | |
4383 | } | |
beb60608 | 4384 | |
32f9d658 | 4385 | return 0; |
a4fc5ed6 KP |
4386 | } |
4387 | ||
1aad7ac0 CW |
4388 | static bool |
4389 | intel_dp_detect_audio(struct drm_connector *connector) | |
4390 | { | |
1aad7ac0 | 4391 | bool has_audio = false; |
beb60608 | 4392 | struct edid *edid; |
1aad7ac0 | 4393 | |
beb60608 CW |
4394 | edid = to_intel_connector(connector)->detect_edid; |
4395 | if (edid) | |
1aad7ac0 | 4396 | has_audio = drm_detect_monitor_audio(edid); |
671dedd2 | 4397 | |
1aad7ac0 CW |
4398 | return has_audio; |
4399 | } | |
4400 | ||
f684960e CW |
4401 | static int |
4402 | intel_dp_set_property(struct drm_connector *connector, | |
4403 | struct drm_property *property, | |
4404 | uint64_t val) | |
4405 | { | |
e953fd7b | 4406 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
53b41837 | 4407 | struct intel_connector *intel_connector = to_intel_connector(connector); |
da63a9f2 PZ |
4408 | struct intel_encoder *intel_encoder = intel_attached_encoder(connector); |
4409 | struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base); | |
f684960e CW |
4410 | int ret; |
4411 | ||
662595df | 4412 | ret = drm_object_property_set_value(&connector->base, property, val); |
f684960e CW |
4413 | if (ret) |
4414 | return ret; | |
4415 | ||
3f43c48d | 4416 | if (property == dev_priv->force_audio_property) { |
1aad7ac0 CW |
4417 | int i = val; |
4418 | bool has_audio; | |
4419 | ||
4420 | if (i == intel_dp->force_audio) | |
f684960e CW |
4421 | return 0; |
4422 | ||
1aad7ac0 | 4423 | intel_dp->force_audio = i; |
f684960e | 4424 | |
c3e5f67b | 4425 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
4426 | has_audio = intel_dp_detect_audio(connector); |
4427 | else | |
c3e5f67b | 4428 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 CW |
4429 | |
4430 | if (has_audio == intel_dp->has_audio) | |
f684960e CW |
4431 | return 0; |
4432 | ||
1aad7ac0 | 4433 | intel_dp->has_audio = has_audio; |
f684960e CW |
4434 | goto done; |
4435 | } | |
4436 | ||
e953fd7b | 4437 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 | 4438 | bool old_auto = intel_dp->color_range_auto; |
0f2a2a75 | 4439 | bool old_range = intel_dp->limited_color_range; |
ae4edb80 | 4440 | |
55bc60db VS |
4441 | switch (val) { |
4442 | case INTEL_BROADCAST_RGB_AUTO: | |
4443 | intel_dp->color_range_auto = true; | |
4444 | break; | |
4445 | case INTEL_BROADCAST_RGB_FULL: | |
4446 | intel_dp->color_range_auto = false; | |
0f2a2a75 | 4447 | intel_dp->limited_color_range = false; |
55bc60db VS |
4448 | break; |
4449 | case INTEL_BROADCAST_RGB_LIMITED: | |
4450 | intel_dp->color_range_auto = false; | |
0f2a2a75 | 4451 | intel_dp->limited_color_range = true; |
55bc60db VS |
4452 | break; |
4453 | default: | |
4454 | return -EINVAL; | |
4455 | } | |
ae4edb80 DV |
4456 | |
4457 | if (old_auto == intel_dp->color_range_auto && | |
0f2a2a75 | 4458 | old_range == intel_dp->limited_color_range) |
ae4edb80 DV |
4459 | return 0; |
4460 | ||
e953fd7b CW |
4461 | goto done; |
4462 | } | |
4463 | ||
53b41837 YN |
4464 | if (is_edp(intel_dp) && |
4465 | property == connector->dev->mode_config.scaling_mode_property) { | |
4466 | if (val == DRM_MODE_SCALE_NONE) { | |
4467 | DRM_DEBUG_KMS("no scaling not supported\n"); | |
4468 | return -EINVAL; | |
4469 | } | |
234126c6 VS |
4470 | if (HAS_GMCH_DISPLAY(dev_priv) && |
4471 | val == DRM_MODE_SCALE_CENTER) { | |
4472 | DRM_DEBUG_KMS("centering not supported\n"); | |
4473 | return -EINVAL; | |
4474 | } | |
53b41837 YN |
4475 | |
4476 | if (intel_connector->panel.fitting_mode == val) { | |
4477 | /* the eDP scaling property is not changed */ | |
4478 | return 0; | |
4479 | } | |
4480 | intel_connector->panel.fitting_mode = val; | |
4481 | ||
4482 | goto done; | |
4483 | } | |
4484 | ||
f684960e CW |
4485 | return -EINVAL; |
4486 | ||
4487 | done: | |
c0c36b94 CW |
4488 | if (intel_encoder->base.crtc) |
4489 | intel_crtc_restore_mode(intel_encoder->base.crtc); | |
f684960e CW |
4490 | |
4491 | return 0; | |
4492 | } | |
4493 | ||
a4fc5ed6 | 4494 | static void |
73845adf | 4495 | intel_dp_connector_destroy(struct drm_connector *connector) |
a4fc5ed6 | 4496 | { |
1d508706 | 4497 | struct intel_connector *intel_connector = to_intel_connector(connector); |
aaa6fd2a | 4498 | |
10e972d3 | 4499 | kfree(intel_connector->detect_edid); |
beb60608 | 4500 | |
9cd300e0 JN |
4501 | if (!IS_ERR_OR_NULL(intel_connector->edid)) |
4502 | kfree(intel_connector->edid); | |
4503 | ||
acd8db10 PZ |
4504 | /* Can't call is_edp() since the encoder may have been destroyed |
4505 | * already. */ | |
4506 | if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) | |
1d508706 | 4507 | intel_panel_fini(&intel_connector->panel); |
aaa6fd2a | 4508 | |
a4fc5ed6 | 4509 | drm_connector_cleanup(connector); |
55f78c43 | 4510 | kfree(connector); |
a4fc5ed6 KP |
4511 | } |
4512 | ||
00c09d70 | 4513 | void intel_dp_encoder_destroy(struct drm_encoder *encoder) |
24d05927 | 4514 | { |
da63a9f2 PZ |
4515 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
4516 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
24d05927 | 4517 | |
0e32b39c | 4518 | intel_dp_mst_encoder_cleanup(intel_dig_port); |
bd943159 KP |
4519 | if (is_edp(intel_dp)) { |
4520 | cancel_delayed_work_sync(&intel_dp->panel_vdd_work); | |
951468f3 VS |
4521 | /* |
4522 | * vdd might still be enabled do to the delayed vdd off. | |
4523 | * Make sure vdd is actually turned off here. | |
4524 | */ | |
773538e8 | 4525 | pps_lock(intel_dp); |
4be73780 | 4526 | edp_panel_vdd_off_sync(intel_dp); |
773538e8 VS |
4527 | pps_unlock(intel_dp); |
4528 | ||
01527b31 CT |
4529 | if (intel_dp->edp_notifier.notifier_call) { |
4530 | unregister_reboot_notifier(&intel_dp->edp_notifier); | |
4531 | intel_dp->edp_notifier.notifier_call = NULL; | |
4532 | } | |
bd943159 | 4533 | } |
c8bd0e49 | 4534 | drm_encoder_cleanup(encoder); |
da63a9f2 | 4535 | kfree(intel_dig_port); |
24d05927 DV |
4536 | } |
4537 | ||
bf93ba67 | 4538 | void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder) |
07f9cd0b ID |
4539 | { |
4540 | struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base); | |
4541 | ||
4542 | if (!is_edp(intel_dp)) | |
4543 | return; | |
4544 | ||
951468f3 VS |
4545 | /* |
4546 | * vdd might still be enabled do to the delayed vdd off. | |
4547 | * Make sure vdd is actually turned off here. | |
4548 | */ | |
afa4e53a | 4549 | cancel_delayed_work_sync(&intel_dp->panel_vdd_work); |
773538e8 | 4550 | pps_lock(intel_dp); |
07f9cd0b | 4551 | edp_panel_vdd_off_sync(intel_dp); |
773538e8 | 4552 | pps_unlock(intel_dp); |
07f9cd0b ID |
4553 | } |
4554 | ||
49e6bc51 VS |
4555 | static void intel_edp_panel_vdd_sanitize(struct intel_dp *intel_dp) |
4556 | { | |
4557 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
4558 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
4559 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4560 | enum intel_display_power_domain power_domain; | |
4561 | ||
4562 | lockdep_assert_held(&dev_priv->pps_mutex); | |
4563 | ||
4564 | if (!edp_have_panel_vdd(intel_dp)) | |
4565 | return; | |
4566 | ||
4567 | /* | |
4568 | * The VDD bit needs a power domain reference, so if the bit is | |
4569 | * already enabled when we boot or resume, grab this reference and | |
4570 | * schedule a vdd off, so we don't hold on to the reference | |
4571 | * indefinitely. | |
4572 | */ | |
4573 | DRM_DEBUG_KMS("VDD left on by BIOS, adjusting state tracking\n"); | |
25f78f58 | 4574 | power_domain = intel_display_port_aux_power_domain(&intel_dig_port->base); |
49e6bc51 VS |
4575 | intel_display_power_get(dev_priv, power_domain); |
4576 | ||
4577 | edp_panel_vdd_schedule_off(intel_dp); | |
4578 | } | |
4579 | ||
bf93ba67 | 4580 | void intel_dp_encoder_reset(struct drm_encoder *encoder) |
6d93c0c4 | 4581 | { |
49e6bc51 VS |
4582 | struct intel_dp *intel_dp; |
4583 | ||
4584 | if (to_intel_encoder(encoder)->type != INTEL_OUTPUT_EDP) | |
4585 | return; | |
4586 | ||
4587 | intel_dp = enc_to_intel_dp(encoder); | |
4588 | ||
4589 | pps_lock(intel_dp); | |
4590 | ||
4591 | /* | |
4592 | * Read out the current power sequencer assignment, | |
4593 | * in case the BIOS did something with it. | |
4594 | */ | |
666a4537 | 4595 | if (IS_VALLEYVIEW(encoder->dev) || IS_CHERRYVIEW(encoder->dev)) |
49e6bc51 VS |
4596 | vlv_initial_power_sequencer_setup(intel_dp); |
4597 | ||
4598 | intel_edp_panel_vdd_sanitize(intel_dp); | |
4599 | ||
4600 | pps_unlock(intel_dp); | |
6d93c0c4 ID |
4601 | } |
4602 | ||
a4fc5ed6 | 4603 | static const struct drm_connector_funcs intel_dp_connector_funcs = { |
4d688a2a | 4604 | .dpms = drm_atomic_helper_connector_dpms, |
a4fc5ed6 | 4605 | .detect = intel_dp_detect, |
beb60608 | 4606 | .force = intel_dp_force, |
a4fc5ed6 | 4607 | .fill_modes = drm_helper_probe_single_connector_modes, |
f684960e | 4608 | .set_property = intel_dp_set_property, |
2545e4a6 | 4609 | .atomic_get_property = intel_connector_atomic_get_property, |
73845adf | 4610 | .destroy = intel_dp_connector_destroy, |
c6f95f27 | 4611 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
98969725 | 4612 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, |
a4fc5ed6 KP |
4613 | }; |
4614 | ||
4615 | static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = { | |
4616 | .get_modes = intel_dp_get_modes, | |
4617 | .mode_valid = intel_dp_mode_valid, | |
a4fc5ed6 KP |
4618 | }; |
4619 | ||
a4fc5ed6 | 4620 | static const struct drm_encoder_funcs intel_dp_enc_funcs = { |
6d93c0c4 | 4621 | .reset = intel_dp_encoder_reset, |
24d05927 | 4622 | .destroy = intel_dp_encoder_destroy, |
a4fc5ed6 KP |
4623 | }; |
4624 | ||
b2c5c181 | 4625 | enum irqreturn |
13cf5504 DA |
4626 | intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, bool long_hpd) |
4627 | { | |
4628 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
1c767b33 | 4629 | struct intel_encoder *intel_encoder = &intel_dig_port->base; |
0e32b39c DA |
4630 | struct drm_device *dev = intel_dig_port->base.base.dev; |
4631 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1c767b33 | 4632 | enum intel_display_power_domain power_domain; |
b2c5c181 | 4633 | enum irqreturn ret = IRQ_NONE; |
1c767b33 | 4634 | |
2540058f TI |
4635 | if (intel_dig_port->base.type != INTEL_OUTPUT_EDP && |
4636 | intel_dig_port->base.type != INTEL_OUTPUT_HDMI) | |
0e32b39c | 4637 | intel_dig_port->base.type = INTEL_OUTPUT_DISPLAYPORT; |
13cf5504 | 4638 | |
7a7f84cc VS |
4639 | if (long_hpd && intel_dig_port->base.type == INTEL_OUTPUT_EDP) { |
4640 | /* | |
4641 | * vdd off can generate a long pulse on eDP which | |
4642 | * would require vdd on to handle it, and thus we | |
4643 | * would end up in an endless cycle of | |
4644 | * "vdd off -> long hpd -> vdd on -> detect -> vdd off -> ..." | |
4645 | */ | |
4646 | DRM_DEBUG_KMS("ignoring long hpd on eDP port %c\n", | |
4647 | port_name(intel_dig_port->port)); | |
a8b3d52f | 4648 | return IRQ_HANDLED; |
7a7f84cc VS |
4649 | } |
4650 | ||
26fbb774 VS |
4651 | DRM_DEBUG_KMS("got hpd irq on port %c - %s\n", |
4652 | port_name(intel_dig_port->port), | |
0e32b39c | 4653 | long_hpd ? "long" : "short"); |
13cf5504 | 4654 | |
25f78f58 | 4655 | power_domain = intel_display_port_aux_power_domain(intel_encoder); |
1c767b33 ID |
4656 | intel_display_power_get(dev_priv, power_domain); |
4657 | ||
0e32b39c | 4658 | if (long_hpd) { |
7d23e3c3 SS |
4659 | intel_dp_long_pulse(intel_dp->attached_connector); |
4660 | if (intel_dp->is_mst) | |
4661 | ret = IRQ_HANDLED; | |
4662 | goto put_power; | |
0e32b39c | 4663 | |
0e32b39c DA |
4664 | } else { |
4665 | if (intel_dp->is_mst) { | |
7d23e3c3 SS |
4666 | if (intel_dp_check_mst_status(intel_dp) == -EINVAL) { |
4667 | /* | |
4668 | * If we were in MST mode, and device is not | |
4669 | * there, get out of MST mode | |
4670 | */ | |
4671 | DRM_DEBUG_KMS("MST device may have disappeared %d vs %d\n", | |
4672 | intel_dp->is_mst, intel_dp->mst_mgr.mst_state); | |
4673 | intel_dp->is_mst = false; | |
4674 | drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, | |
4675 | intel_dp->is_mst); | |
4676 | goto put_power; | |
4677 | } | |
0e32b39c DA |
4678 | } |
4679 | ||
39ff747b SS |
4680 | if (!intel_dp->is_mst) { |
4681 | if (!intel_dp_short_pulse(intel_dp)) { | |
4682 | intel_dp_long_pulse(intel_dp->attached_connector); | |
4683 | goto put_power; | |
4684 | } | |
4685 | } | |
0e32b39c | 4686 | } |
b2c5c181 DV |
4687 | |
4688 | ret = IRQ_HANDLED; | |
4689 | ||
1c767b33 ID |
4690 | put_power: |
4691 | intel_display_power_put(dev_priv, power_domain); | |
4692 | ||
4693 | return ret; | |
13cf5504 DA |
4694 | } |
4695 | ||
477ec328 | 4696 | /* check the VBT to see whether the eDP is on another port */ |
5d8a7752 | 4697 | bool intel_dp_is_edp(struct drm_device *dev, enum port port) |
36e83a18 ZY |
4698 | { |
4699 | struct drm_i915_private *dev_priv = dev->dev_private; | |
36e83a18 | 4700 | |
53ce81a7 VS |
4701 | /* |
4702 | * eDP not supported on g4x. so bail out early just | |
4703 | * for a bit extra safety in case the VBT is bonkers. | |
4704 | */ | |
4705 | if (INTEL_INFO(dev)->gen < 5) | |
4706 | return false; | |
4707 | ||
3b32a35b VS |
4708 | if (port == PORT_A) |
4709 | return true; | |
4710 | ||
951d9efe | 4711 | return intel_bios_is_port_edp(dev_priv, port); |
36e83a18 ZY |
4712 | } |
4713 | ||
0e32b39c | 4714 | void |
f684960e CW |
4715 | intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector) |
4716 | { | |
53b41837 YN |
4717 | struct intel_connector *intel_connector = to_intel_connector(connector); |
4718 | ||
3f43c48d | 4719 | intel_attach_force_audio_property(connector); |
e953fd7b | 4720 | intel_attach_broadcast_rgb_property(connector); |
55bc60db | 4721 | intel_dp->color_range_auto = true; |
53b41837 YN |
4722 | |
4723 | if (is_edp(intel_dp)) { | |
4724 | drm_mode_create_scaling_mode_property(connector->dev); | |
6de6d846 RC |
4725 | drm_object_attach_property( |
4726 | &connector->base, | |
53b41837 | 4727 | connector->dev->mode_config.scaling_mode_property, |
8e740cd1 YN |
4728 | DRM_MODE_SCALE_ASPECT); |
4729 | intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT; | |
53b41837 | 4730 | } |
f684960e CW |
4731 | } |
4732 | ||
dada1a9f ID |
4733 | static void intel_dp_init_panel_power_timestamps(struct intel_dp *intel_dp) |
4734 | { | |
d28d4731 | 4735 | intel_dp->panel_power_off_time = ktime_get_boottime(); |
dada1a9f ID |
4736 | intel_dp->last_power_on = jiffies; |
4737 | intel_dp->last_backlight_off = jiffies; | |
4738 | } | |
4739 | ||
67a54566 DV |
4740 | static void |
4741 | intel_dp_init_panel_power_sequencer(struct drm_device *dev, | |
36b5f425 | 4742 | struct intel_dp *intel_dp) |
67a54566 DV |
4743 | { |
4744 | struct drm_i915_private *dev_priv = dev->dev_private; | |
36b5f425 VS |
4745 | struct edp_power_seq cur, vbt, spec, |
4746 | *final = &intel_dp->pps_delays; | |
b0a08bec | 4747 | u32 pp_on, pp_off, pp_div = 0, pp_ctl = 0; |
f0f59a00 | 4748 | i915_reg_t pp_ctrl_reg, pp_on_reg, pp_off_reg, pp_div_reg; |
453c5420 | 4749 | |
e39b999a VS |
4750 | lockdep_assert_held(&dev_priv->pps_mutex); |
4751 | ||
81ddbc69 VS |
4752 | /* already initialized? */ |
4753 | if (final->t11_t12 != 0) | |
4754 | return; | |
4755 | ||
b0a08bec | 4756 | if (IS_BROXTON(dev)) { |
78597996 ID |
4757 | int idx = bxt_power_sequencer_idx(intel_dp); |
4758 | ||
4759 | pp_ctrl_reg = BXT_PP_CONTROL(idx); | |
4760 | pp_on_reg = BXT_PP_ON_DELAYS(idx); | |
4761 | pp_off_reg = BXT_PP_OFF_DELAYS(idx); | |
b0a08bec | 4762 | } else if (HAS_PCH_SPLIT(dev)) { |
bf13e81b | 4763 | pp_ctrl_reg = PCH_PP_CONTROL; |
453c5420 JB |
4764 | pp_on_reg = PCH_PP_ON_DELAYS; |
4765 | pp_off_reg = PCH_PP_OFF_DELAYS; | |
4766 | pp_div_reg = PCH_PP_DIVISOR; | |
4767 | } else { | |
bf13e81b JN |
4768 | enum pipe pipe = vlv_power_sequencer_pipe(intel_dp); |
4769 | ||
4770 | pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe); | |
4771 | pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe); | |
4772 | pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe); | |
4773 | pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe); | |
453c5420 | 4774 | } |
67a54566 DV |
4775 | |
4776 | /* Workaround: Need to write PP_CONTROL with the unlock key as | |
4777 | * the very first thing. */ | |
b0a08bec | 4778 | pp_ctl = ironlake_get_pp_control(intel_dp); |
67a54566 | 4779 | |
453c5420 JB |
4780 | pp_on = I915_READ(pp_on_reg); |
4781 | pp_off = I915_READ(pp_off_reg); | |
b0a08bec VK |
4782 | if (!IS_BROXTON(dev)) { |
4783 | I915_WRITE(pp_ctrl_reg, pp_ctl); | |
4784 | pp_div = I915_READ(pp_div_reg); | |
4785 | } | |
67a54566 DV |
4786 | |
4787 | /* Pull timing values out of registers */ | |
4788 | cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >> | |
4789 | PANEL_POWER_UP_DELAY_SHIFT; | |
4790 | ||
4791 | cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >> | |
4792 | PANEL_LIGHT_ON_DELAY_SHIFT; | |
4793 | ||
4794 | cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >> | |
4795 | PANEL_LIGHT_OFF_DELAY_SHIFT; | |
4796 | ||
4797 | cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >> | |
4798 | PANEL_POWER_DOWN_DELAY_SHIFT; | |
4799 | ||
b0a08bec VK |
4800 | if (IS_BROXTON(dev)) { |
4801 | u16 tmp = (pp_ctl & BXT_POWER_CYCLE_DELAY_MASK) >> | |
4802 | BXT_POWER_CYCLE_DELAY_SHIFT; | |
4803 | if (tmp > 0) | |
4804 | cur.t11_t12 = (tmp - 1) * 1000; | |
4805 | else | |
4806 | cur.t11_t12 = 0; | |
4807 | } else { | |
4808 | cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >> | |
67a54566 | 4809 | PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000; |
b0a08bec | 4810 | } |
67a54566 DV |
4811 | |
4812 | DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n", | |
4813 | cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12); | |
4814 | ||
6aa23e65 | 4815 | vbt = dev_priv->vbt.edp.pps; |
67a54566 DV |
4816 | |
4817 | /* Upper limits from eDP 1.3 spec. Note that we use the clunky units of | |
4818 | * our hw here, which are all in 100usec. */ | |
4819 | spec.t1_t3 = 210 * 10; | |
4820 | spec.t8 = 50 * 10; /* no limit for t8, use t7 instead */ | |
4821 | spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */ | |
4822 | spec.t10 = 500 * 10; | |
4823 | /* This one is special and actually in units of 100ms, but zero | |
4824 | * based in the hw (so we need to add 100 ms). But the sw vbt | |
4825 | * table multiplies it with 1000 to make it in units of 100usec, | |
4826 | * too. */ | |
4827 | spec.t11_t12 = (510 + 100) * 10; | |
4828 | ||
4829 | DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n", | |
4830 | vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12); | |
4831 | ||
4832 | /* Use the max of the register settings and vbt. If both are | |
4833 | * unset, fall back to the spec limits. */ | |
36b5f425 | 4834 | #define assign_final(field) final->field = (max(cur.field, vbt.field) == 0 ? \ |
67a54566 DV |
4835 | spec.field : \ |
4836 | max(cur.field, vbt.field)) | |
4837 | assign_final(t1_t3); | |
4838 | assign_final(t8); | |
4839 | assign_final(t9); | |
4840 | assign_final(t10); | |
4841 | assign_final(t11_t12); | |
4842 | #undef assign_final | |
4843 | ||
36b5f425 | 4844 | #define get_delay(field) (DIV_ROUND_UP(final->field, 10)) |
67a54566 DV |
4845 | intel_dp->panel_power_up_delay = get_delay(t1_t3); |
4846 | intel_dp->backlight_on_delay = get_delay(t8); | |
4847 | intel_dp->backlight_off_delay = get_delay(t9); | |
4848 | intel_dp->panel_power_down_delay = get_delay(t10); | |
4849 | intel_dp->panel_power_cycle_delay = get_delay(t11_t12); | |
4850 | #undef get_delay | |
4851 | ||
f30d26e4 JN |
4852 | DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n", |
4853 | intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay, | |
4854 | intel_dp->panel_power_cycle_delay); | |
4855 | ||
4856 | DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n", | |
4857 | intel_dp->backlight_on_delay, intel_dp->backlight_off_delay); | |
f30d26e4 JN |
4858 | } |
4859 | ||
4860 | static void | |
4861 | intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev, | |
36b5f425 | 4862 | struct intel_dp *intel_dp) |
f30d26e4 JN |
4863 | { |
4864 | struct drm_i915_private *dev_priv = dev->dev_private; | |
453c5420 | 4865 | u32 pp_on, pp_off, pp_div, port_sel = 0; |
e7dc33f3 | 4866 | int div = dev_priv->rawclk_freq / 1000; |
f0f59a00 | 4867 | i915_reg_t pp_on_reg, pp_off_reg, pp_div_reg, pp_ctrl_reg; |
ad933b56 | 4868 | enum port port = dp_to_dig_port(intel_dp)->port; |
36b5f425 | 4869 | const struct edp_power_seq *seq = &intel_dp->pps_delays; |
453c5420 | 4870 | |
e39b999a | 4871 | lockdep_assert_held(&dev_priv->pps_mutex); |
453c5420 | 4872 | |
b0a08bec | 4873 | if (IS_BROXTON(dev)) { |
78597996 ID |
4874 | int idx = bxt_power_sequencer_idx(intel_dp); |
4875 | ||
4876 | pp_ctrl_reg = BXT_PP_CONTROL(idx); | |
4877 | pp_on_reg = BXT_PP_ON_DELAYS(idx); | |
4878 | pp_off_reg = BXT_PP_OFF_DELAYS(idx); | |
b0a08bec VK |
4879 | |
4880 | } else if (HAS_PCH_SPLIT(dev)) { | |
453c5420 JB |
4881 | pp_on_reg = PCH_PP_ON_DELAYS; |
4882 | pp_off_reg = PCH_PP_OFF_DELAYS; | |
4883 | pp_div_reg = PCH_PP_DIVISOR; | |
4884 | } else { | |
bf13e81b JN |
4885 | enum pipe pipe = vlv_power_sequencer_pipe(intel_dp); |
4886 | ||
4887 | pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe); | |
4888 | pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe); | |
4889 | pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe); | |
453c5420 JB |
4890 | } |
4891 | ||
b2f19d1a PZ |
4892 | /* |
4893 | * And finally store the new values in the power sequencer. The | |
4894 | * backlight delays are set to 1 because we do manual waits on them. For | |
4895 | * T8, even BSpec recommends doing it. For T9, if we don't do this, | |
4896 | * we'll end up waiting for the backlight off delay twice: once when we | |
4897 | * do the manual sleep, and once when we disable the panel and wait for | |
4898 | * the PP_STATUS bit to become zero. | |
4899 | */ | |
f30d26e4 | 4900 | pp_on = (seq->t1_t3 << PANEL_POWER_UP_DELAY_SHIFT) | |
b2f19d1a PZ |
4901 | (1 << PANEL_LIGHT_ON_DELAY_SHIFT); |
4902 | pp_off = (1 << PANEL_LIGHT_OFF_DELAY_SHIFT) | | |
f30d26e4 | 4903 | (seq->t10 << PANEL_POWER_DOWN_DELAY_SHIFT); |
67a54566 DV |
4904 | /* Compute the divisor for the pp clock, simply match the Bspec |
4905 | * formula. */ | |
b0a08bec VK |
4906 | if (IS_BROXTON(dev)) { |
4907 | pp_div = I915_READ(pp_ctrl_reg); | |
4908 | pp_div &= ~BXT_POWER_CYCLE_DELAY_MASK; | |
4909 | pp_div |= (DIV_ROUND_UP((seq->t11_t12 + 1), 1000) | |
4910 | << BXT_POWER_CYCLE_DELAY_SHIFT); | |
4911 | } else { | |
4912 | pp_div = ((100 * div)/2 - 1) << PP_REFERENCE_DIVIDER_SHIFT; | |
4913 | pp_div |= (DIV_ROUND_UP(seq->t11_t12, 1000) | |
4914 | << PANEL_POWER_CYCLE_DELAY_SHIFT); | |
4915 | } | |
67a54566 DV |
4916 | |
4917 | /* Haswell doesn't have any port selection bits for the panel | |
4918 | * power sequencer any more. */ | |
666a4537 | 4919 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
ad933b56 | 4920 | port_sel = PANEL_PORT_SELECT_VLV(port); |
bc7d38a4 | 4921 | } else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) { |
ad933b56 | 4922 | if (port == PORT_A) |
a24c144c | 4923 | port_sel = PANEL_PORT_SELECT_DPA; |
67a54566 | 4924 | else |
a24c144c | 4925 | port_sel = PANEL_PORT_SELECT_DPD; |
67a54566 DV |
4926 | } |
4927 | ||
453c5420 JB |
4928 | pp_on |= port_sel; |
4929 | ||
4930 | I915_WRITE(pp_on_reg, pp_on); | |
4931 | I915_WRITE(pp_off_reg, pp_off); | |
b0a08bec VK |
4932 | if (IS_BROXTON(dev)) |
4933 | I915_WRITE(pp_ctrl_reg, pp_div); | |
4934 | else | |
4935 | I915_WRITE(pp_div_reg, pp_div); | |
67a54566 | 4936 | |
67a54566 | 4937 | DRM_DEBUG_KMS("panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n", |
453c5420 JB |
4938 | I915_READ(pp_on_reg), |
4939 | I915_READ(pp_off_reg), | |
b0a08bec VK |
4940 | IS_BROXTON(dev) ? |
4941 | (I915_READ(pp_ctrl_reg) & BXT_POWER_CYCLE_DELAY_MASK) : | |
453c5420 | 4942 | I915_READ(pp_div_reg)); |
f684960e CW |
4943 | } |
4944 | ||
b33a2815 VK |
4945 | /** |
4946 | * intel_dp_set_drrs_state - program registers for RR switch to take effect | |
4947 | * @dev: DRM device | |
4948 | * @refresh_rate: RR to be programmed | |
4949 | * | |
4950 | * This function gets called when refresh rate (RR) has to be changed from | |
4951 | * one frequency to another. Switches can be between high and low RR | |
4952 | * supported by the panel or to any other RR based on media playback (in | |
4953 | * this case, RR value needs to be passed from user space). | |
4954 | * | |
4955 | * The caller of this function needs to take a lock on dev_priv->drrs. | |
4956 | */ | |
96178eeb | 4957 | static void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate) |
439d7ac0 PB |
4958 | { |
4959 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4960 | struct intel_encoder *encoder; | |
96178eeb VK |
4961 | struct intel_digital_port *dig_port = NULL; |
4962 | struct intel_dp *intel_dp = dev_priv->drrs.dp; | |
5cec258b | 4963 | struct intel_crtc_state *config = NULL; |
439d7ac0 | 4964 | struct intel_crtc *intel_crtc = NULL; |
96178eeb | 4965 | enum drrs_refresh_rate_type index = DRRS_HIGH_RR; |
439d7ac0 PB |
4966 | |
4967 | if (refresh_rate <= 0) { | |
4968 | DRM_DEBUG_KMS("Refresh rate should be positive non-zero.\n"); | |
4969 | return; | |
4970 | } | |
4971 | ||
96178eeb VK |
4972 | if (intel_dp == NULL) { |
4973 | DRM_DEBUG_KMS("DRRS not supported.\n"); | |
439d7ac0 PB |
4974 | return; |
4975 | } | |
4976 | ||
1fcc9d1c | 4977 | /* |
e4d59f6b RV |
4978 | * FIXME: This needs proper synchronization with psr state for some |
4979 | * platforms that cannot have PSR and DRRS enabled at the same time. | |
1fcc9d1c | 4980 | */ |
439d7ac0 | 4981 | |
96178eeb VK |
4982 | dig_port = dp_to_dig_port(intel_dp); |
4983 | encoder = &dig_port->base; | |
723f9aab | 4984 | intel_crtc = to_intel_crtc(encoder->base.crtc); |
439d7ac0 PB |
4985 | |
4986 | if (!intel_crtc) { | |
4987 | DRM_DEBUG_KMS("DRRS: intel_crtc not initialized\n"); | |
4988 | return; | |
4989 | } | |
4990 | ||
6e3c9717 | 4991 | config = intel_crtc->config; |
439d7ac0 | 4992 | |
96178eeb | 4993 | if (dev_priv->drrs.type < SEAMLESS_DRRS_SUPPORT) { |
439d7ac0 PB |
4994 | DRM_DEBUG_KMS("Only Seamless DRRS supported.\n"); |
4995 | return; | |
4996 | } | |
4997 | ||
96178eeb VK |
4998 | if (intel_dp->attached_connector->panel.downclock_mode->vrefresh == |
4999 | refresh_rate) | |
439d7ac0 PB |
5000 | index = DRRS_LOW_RR; |
5001 | ||
96178eeb | 5002 | if (index == dev_priv->drrs.refresh_rate_type) { |
439d7ac0 PB |
5003 | DRM_DEBUG_KMS( |
5004 | "DRRS requested for previously set RR...ignoring\n"); | |
5005 | return; | |
5006 | } | |
5007 | ||
5008 | if (!intel_crtc->active) { | |
5009 | DRM_DEBUG_KMS("eDP encoder disabled. CRTC not Active\n"); | |
5010 | return; | |
5011 | } | |
5012 | ||
44395bfe | 5013 | if (INTEL_INFO(dev)->gen >= 8 && !IS_CHERRYVIEW(dev)) { |
a4c30b1d VK |
5014 | switch (index) { |
5015 | case DRRS_HIGH_RR: | |
5016 | intel_dp_set_m_n(intel_crtc, M1_N1); | |
5017 | break; | |
5018 | case DRRS_LOW_RR: | |
5019 | intel_dp_set_m_n(intel_crtc, M2_N2); | |
5020 | break; | |
5021 | case DRRS_MAX_RR: | |
5022 | default: | |
5023 | DRM_ERROR("Unsupported refreshrate type\n"); | |
5024 | } | |
5025 | } else if (INTEL_INFO(dev)->gen > 6) { | |
f0f59a00 | 5026 | i915_reg_t reg = PIPECONF(intel_crtc->config->cpu_transcoder); |
649636ef | 5027 | u32 val; |
a4c30b1d | 5028 | |
649636ef | 5029 | val = I915_READ(reg); |
439d7ac0 | 5030 | if (index > DRRS_HIGH_RR) { |
666a4537 | 5031 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
6fa7aec1 VK |
5032 | val |= PIPECONF_EDP_RR_MODE_SWITCH_VLV; |
5033 | else | |
5034 | val |= PIPECONF_EDP_RR_MODE_SWITCH; | |
439d7ac0 | 5035 | } else { |
666a4537 | 5036 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
6fa7aec1 VK |
5037 | val &= ~PIPECONF_EDP_RR_MODE_SWITCH_VLV; |
5038 | else | |
5039 | val &= ~PIPECONF_EDP_RR_MODE_SWITCH; | |
439d7ac0 PB |
5040 | } |
5041 | I915_WRITE(reg, val); | |
5042 | } | |
5043 | ||
4e9ac947 VK |
5044 | dev_priv->drrs.refresh_rate_type = index; |
5045 | ||
5046 | DRM_DEBUG_KMS("eDP Refresh Rate set to : %dHz\n", refresh_rate); | |
5047 | } | |
5048 | ||
b33a2815 VK |
5049 | /** |
5050 | * intel_edp_drrs_enable - init drrs struct if supported | |
5051 | * @intel_dp: DP struct | |
5052 | * | |
5053 | * Initializes frontbuffer_bits and drrs.dp | |
5054 | */ | |
c395578e VK |
5055 | void intel_edp_drrs_enable(struct intel_dp *intel_dp) |
5056 | { | |
5057 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
5058 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5059 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
5060 | struct drm_crtc *crtc = dig_port->base.base.crtc; | |
5061 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5062 | ||
5063 | if (!intel_crtc->config->has_drrs) { | |
5064 | DRM_DEBUG_KMS("Panel doesn't support DRRS\n"); | |
5065 | return; | |
5066 | } | |
5067 | ||
5068 | mutex_lock(&dev_priv->drrs.mutex); | |
5069 | if (WARN_ON(dev_priv->drrs.dp)) { | |
5070 | DRM_ERROR("DRRS already enabled\n"); | |
5071 | goto unlock; | |
5072 | } | |
5073 | ||
5074 | dev_priv->drrs.busy_frontbuffer_bits = 0; | |
5075 | ||
5076 | dev_priv->drrs.dp = intel_dp; | |
5077 | ||
5078 | unlock: | |
5079 | mutex_unlock(&dev_priv->drrs.mutex); | |
5080 | } | |
5081 | ||
b33a2815 VK |
5082 | /** |
5083 | * intel_edp_drrs_disable - Disable DRRS | |
5084 | * @intel_dp: DP struct | |
5085 | * | |
5086 | */ | |
c395578e VK |
5087 | void intel_edp_drrs_disable(struct intel_dp *intel_dp) |
5088 | { | |
5089 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
5090 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5091 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
5092 | struct drm_crtc *crtc = dig_port->base.base.crtc; | |
5093 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5094 | ||
5095 | if (!intel_crtc->config->has_drrs) | |
5096 | return; | |
5097 | ||
5098 | mutex_lock(&dev_priv->drrs.mutex); | |
5099 | if (!dev_priv->drrs.dp) { | |
5100 | mutex_unlock(&dev_priv->drrs.mutex); | |
5101 | return; | |
5102 | } | |
5103 | ||
5104 | if (dev_priv->drrs.refresh_rate_type == DRRS_LOW_RR) | |
5105 | intel_dp_set_drrs_state(dev_priv->dev, | |
5106 | intel_dp->attached_connector->panel. | |
5107 | fixed_mode->vrefresh); | |
5108 | ||
5109 | dev_priv->drrs.dp = NULL; | |
5110 | mutex_unlock(&dev_priv->drrs.mutex); | |
5111 | ||
5112 | cancel_delayed_work_sync(&dev_priv->drrs.work); | |
5113 | } | |
5114 | ||
4e9ac947 VK |
5115 | static void intel_edp_drrs_downclock_work(struct work_struct *work) |
5116 | { | |
5117 | struct drm_i915_private *dev_priv = | |
5118 | container_of(work, typeof(*dev_priv), drrs.work.work); | |
5119 | struct intel_dp *intel_dp; | |
5120 | ||
5121 | mutex_lock(&dev_priv->drrs.mutex); | |
5122 | ||
5123 | intel_dp = dev_priv->drrs.dp; | |
5124 | ||
5125 | if (!intel_dp) | |
5126 | goto unlock; | |
5127 | ||
439d7ac0 | 5128 | /* |
4e9ac947 VK |
5129 | * The delayed work can race with an invalidate hence we need to |
5130 | * recheck. | |
439d7ac0 PB |
5131 | */ |
5132 | ||
4e9ac947 VK |
5133 | if (dev_priv->drrs.busy_frontbuffer_bits) |
5134 | goto unlock; | |
439d7ac0 | 5135 | |
4e9ac947 VK |
5136 | if (dev_priv->drrs.refresh_rate_type != DRRS_LOW_RR) |
5137 | intel_dp_set_drrs_state(dev_priv->dev, | |
5138 | intel_dp->attached_connector->panel. | |
5139 | downclock_mode->vrefresh); | |
439d7ac0 | 5140 | |
4e9ac947 | 5141 | unlock: |
4e9ac947 | 5142 | mutex_unlock(&dev_priv->drrs.mutex); |
439d7ac0 PB |
5143 | } |
5144 | ||
b33a2815 | 5145 | /** |
0ddfd203 | 5146 | * intel_edp_drrs_invalidate - Disable Idleness DRRS |
b33a2815 VK |
5147 | * @dev: DRM device |
5148 | * @frontbuffer_bits: frontbuffer plane tracking bits | |
5149 | * | |
0ddfd203 R |
5150 | * This function gets called everytime rendering on the given planes start. |
5151 | * Hence DRRS needs to be Upclocked, i.e. (LOW_RR -> HIGH_RR). | |
b33a2815 VK |
5152 | * |
5153 | * Dirty frontbuffers relevant to DRRS are tracked in busy_frontbuffer_bits. | |
5154 | */ | |
a93fad0f VK |
5155 | void intel_edp_drrs_invalidate(struct drm_device *dev, |
5156 | unsigned frontbuffer_bits) | |
5157 | { | |
5158 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5159 | struct drm_crtc *crtc; | |
5160 | enum pipe pipe; | |
5161 | ||
9da7d693 | 5162 | if (dev_priv->drrs.type == DRRS_NOT_SUPPORTED) |
a93fad0f VK |
5163 | return; |
5164 | ||
88f933a8 | 5165 | cancel_delayed_work(&dev_priv->drrs.work); |
3954e733 | 5166 | |
a93fad0f | 5167 | mutex_lock(&dev_priv->drrs.mutex); |
9da7d693 DV |
5168 | if (!dev_priv->drrs.dp) { |
5169 | mutex_unlock(&dev_priv->drrs.mutex); | |
5170 | return; | |
5171 | } | |
5172 | ||
a93fad0f VK |
5173 | crtc = dp_to_dig_port(dev_priv->drrs.dp)->base.base.crtc; |
5174 | pipe = to_intel_crtc(crtc)->pipe; | |
5175 | ||
c1d038c6 DV |
5176 | frontbuffer_bits &= INTEL_FRONTBUFFER_ALL_MASK(pipe); |
5177 | dev_priv->drrs.busy_frontbuffer_bits |= frontbuffer_bits; | |
5178 | ||
0ddfd203 | 5179 | /* invalidate means busy screen hence upclock */ |
c1d038c6 | 5180 | if (frontbuffer_bits && dev_priv->drrs.refresh_rate_type == DRRS_LOW_RR) |
a93fad0f VK |
5181 | intel_dp_set_drrs_state(dev_priv->dev, |
5182 | dev_priv->drrs.dp->attached_connector->panel. | |
5183 | fixed_mode->vrefresh); | |
a93fad0f | 5184 | |
a93fad0f VK |
5185 | mutex_unlock(&dev_priv->drrs.mutex); |
5186 | } | |
5187 | ||
b33a2815 | 5188 | /** |
0ddfd203 | 5189 | * intel_edp_drrs_flush - Restart Idleness DRRS |
b33a2815 VK |
5190 | * @dev: DRM device |
5191 | * @frontbuffer_bits: frontbuffer plane tracking bits | |
5192 | * | |
0ddfd203 R |
5193 | * This function gets called every time rendering on the given planes has |
5194 | * completed or flip on a crtc is completed. So DRRS should be upclocked | |
5195 | * (LOW_RR -> HIGH_RR). And also Idleness detection should be started again, | |
5196 | * if no other planes are dirty. | |
b33a2815 VK |
5197 | * |
5198 | * Dirty frontbuffers relevant to DRRS are tracked in busy_frontbuffer_bits. | |
5199 | */ | |
a93fad0f VK |
5200 | void intel_edp_drrs_flush(struct drm_device *dev, |
5201 | unsigned frontbuffer_bits) | |
5202 | { | |
5203 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5204 | struct drm_crtc *crtc; | |
5205 | enum pipe pipe; | |
5206 | ||
9da7d693 | 5207 | if (dev_priv->drrs.type == DRRS_NOT_SUPPORTED) |
a93fad0f VK |
5208 | return; |
5209 | ||
88f933a8 | 5210 | cancel_delayed_work(&dev_priv->drrs.work); |
3954e733 | 5211 | |
a93fad0f | 5212 | mutex_lock(&dev_priv->drrs.mutex); |
9da7d693 DV |
5213 | if (!dev_priv->drrs.dp) { |
5214 | mutex_unlock(&dev_priv->drrs.mutex); | |
5215 | return; | |
5216 | } | |
5217 | ||
a93fad0f VK |
5218 | crtc = dp_to_dig_port(dev_priv->drrs.dp)->base.base.crtc; |
5219 | pipe = to_intel_crtc(crtc)->pipe; | |
c1d038c6 DV |
5220 | |
5221 | frontbuffer_bits &= INTEL_FRONTBUFFER_ALL_MASK(pipe); | |
a93fad0f VK |
5222 | dev_priv->drrs.busy_frontbuffer_bits &= ~frontbuffer_bits; |
5223 | ||
0ddfd203 | 5224 | /* flush means busy screen hence upclock */ |
c1d038c6 | 5225 | if (frontbuffer_bits && dev_priv->drrs.refresh_rate_type == DRRS_LOW_RR) |
0ddfd203 R |
5226 | intel_dp_set_drrs_state(dev_priv->dev, |
5227 | dev_priv->drrs.dp->attached_connector->panel. | |
5228 | fixed_mode->vrefresh); | |
5229 | ||
5230 | /* | |
5231 | * flush also means no more activity hence schedule downclock, if all | |
5232 | * other fbs are quiescent too | |
5233 | */ | |
5234 | if (!dev_priv->drrs.busy_frontbuffer_bits) | |
a93fad0f VK |
5235 | schedule_delayed_work(&dev_priv->drrs.work, |
5236 | msecs_to_jiffies(1000)); | |
5237 | mutex_unlock(&dev_priv->drrs.mutex); | |
5238 | } | |
5239 | ||
b33a2815 VK |
5240 | /** |
5241 | * DOC: Display Refresh Rate Switching (DRRS) | |
5242 | * | |
5243 | * Display Refresh Rate Switching (DRRS) is a power conservation feature | |
5244 | * which enables swtching between low and high refresh rates, | |
5245 | * dynamically, based on the usage scenario. This feature is applicable | |
5246 | * for internal panels. | |
5247 | * | |
5248 | * Indication that the panel supports DRRS is given by the panel EDID, which | |
5249 | * would list multiple refresh rates for one resolution. | |
5250 | * | |
5251 | * DRRS is of 2 types - static and seamless. | |
5252 | * Static DRRS involves changing refresh rate (RR) by doing a full modeset | |
5253 | * (may appear as a blink on screen) and is used in dock-undock scenario. | |
5254 | * Seamless DRRS involves changing RR without any visual effect to the user | |
5255 | * and can be used during normal system usage. This is done by programming | |
5256 | * certain registers. | |
5257 | * | |
5258 | * Support for static/seamless DRRS may be indicated in the VBT based on | |
5259 | * inputs from the panel spec. | |
5260 | * | |
5261 | * DRRS saves power by switching to low RR based on usage scenarios. | |
5262 | * | |
2e7a5701 DV |
5263 | * The implementation is based on frontbuffer tracking implementation. When |
5264 | * there is a disturbance on the screen triggered by user activity or a periodic | |
5265 | * system activity, DRRS is disabled (RR is changed to high RR). When there is | |
5266 | * no movement on screen, after a timeout of 1 second, a switch to low RR is | |
5267 | * made. | |
5268 | * | |
5269 | * For integration with frontbuffer tracking code, intel_edp_drrs_invalidate() | |
5270 | * and intel_edp_drrs_flush() are called. | |
b33a2815 VK |
5271 | * |
5272 | * DRRS can be further extended to support other internal panels and also | |
5273 | * the scenario of video playback wherein RR is set based on the rate | |
5274 | * requested by userspace. | |
5275 | */ | |
5276 | ||
5277 | /** | |
5278 | * intel_dp_drrs_init - Init basic DRRS work and mutex. | |
5279 | * @intel_connector: eDP connector | |
5280 | * @fixed_mode: preferred mode of panel | |
5281 | * | |
5282 | * This function is called only once at driver load to initialize basic | |
5283 | * DRRS stuff. | |
5284 | * | |
5285 | * Returns: | |
5286 | * Downclock mode if panel supports it, else return NULL. | |
5287 | * DRRS support is determined by the presence of downclock mode (apart | |
5288 | * from VBT setting). | |
5289 | */ | |
4f9db5b5 | 5290 | static struct drm_display_mode * |
96178eeb VK |
5291 | intel_dp_drrs_init(struct intel_connector *intel_connector, |
5292 | struct drm_display_mode *fixed_mode) | |
4f9db5b5 PB |
5293 | { |
5294 | struct drm_connector *connector = &intel_connector->base; | |
96178eeb | 5295 | struct drm_device *dev = connector->dev; |
4f9db5b5 PB |
5296 | struct drm_i915_private *dev_priv = dev->dev_private; |
5297 | struct drm_display_mode *downclock_mode = NULL; | |
5298 | ||
9da7d693 DV |
5299 | INIT_DELAYED_WORK(&dev_priv->drrs.work, intel_edp_drrs_downclock_work); |
5300 | mutex_init(&dev_priv->drrs.mutex); | |
5301 | ||
4f9db5b5 PB |
5302 | if (INTEL_INFO(dev)->gen <= 6) { |
5303 | DRM_DEBUG_KMS("DRRS supported for Gen7 and above\n"); | |
5304 | return NULL; | |
5305 | } | |
5306 | ||
5307 | if (dev_priv->vbt.drrs_type != SEAMLESS_DRRS_SUPPORT) { | |
4079b8d1 | 5308 | DRM_DEBUG_KMS("VBT doesn't support DRRS\n"); |
4f9db5b5 PB |
5309 | return NULL; |
5310 | } | |
5311 | ||
5312 | downclock_mode = intel_find_panel_downclock | |
5313 | (dev, fixed_mode, connector); | |
5314 | ||
5315 | if (!downclock_mode) { | |
a1d26342 | 5316 | DRM_DEBUG_KMS("Downclock mode is not found. DRRS not supported\n"); |
4f9db5b5 PB |
5317 | return NULL; |
5318 | } | |
5319 | ||
96178eeb | 5320 | dev_priv->drrs.type = dev_priv->vbt.drrs_type; |
4f9db5b5 | 5321 | |
96178eeb | 5322 | dev_priv->drrs.refresh_rate_type = DRRS_HIGH_RR; |
4079b8d1 | 5323 | DRM_DEBUG_KMS("seamless DRRS supported for eDP panel.\n"); |
4f9db5b5 PB |
5324 | return downclock_mode; |
5325 | } | |
5326 | ||
ed92f0b2 | 5327 | static bool intel_edp_init_connector(struct intel_dp *intel_dp, |
36b5f425 | 5328 | struct intel_connector *intel_connector) |
ed92f0b2 PZ |
5329 | { |
5330 | struct drm_connector *connector = &intel_connector->base; | |
5331 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
63635217 PZ |
5332 | struct intel_encoder *intel_encoder = &intel_dig_port->base; |
5333 | struct drm_device *dev = intel_encoder->base.dev; | |
ed92f0b2 PZ |
5334 | struct drm_i915_private *dev_priv = dev->dev_private; |
5335 | struct drm_display_mode *fixed_mode = NULL; | |
4f9db5b5 | 5336 | struct drm_display_mode *downclock_mode = NULL; |
ed92f0b2 PZ |
5337 | bool has_dpcd; |
5338 | struct drm_display_mode *scan; | |
5339 | struct edid *edid; | |
6517d273 | 5340 | enum pipe pipe = INVALID_PIPE; |
ed92f0b2 PZ |
5341 | |
5342 | if (!is_edp(intel_dp)) | |
5343 | return true; | |
5344 | ||
97a824e1 ID |
5345 | /* |
5346 | * On IBX/CPT we may get here with LVDS already registered. Since the | |
5347 | * driver uses the only internal power sequencer available for both | |
5348 | * eDP and LVDS bail out early in this case to prevent interfering | |
5349 | * with an already powered-on LVDS power sequencer. | |
5350 | */ | |
5351 | if (intel_get_lvds_encoder(dev)) { | |
5352 | WARN_ON(!(HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv))); | |
5353 | DRM_INFO("LVDS was detected, not registering eDP\n"); | |
5354 | ||
5355 | return false; | |
5356 | } | |
5357 | ||
49e6bc51 | 5358 | pps_lock(intel_dp); |
b4d06ede ID |
5359 | |
5360 | intel_dp_init_panel_power_timestamps(intel_dp); | |
5361 | ||
5362 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { | |
5363 | vlv_initial_power_sequencer_setup(intel_dp); | |
5364 | } else { | |
5365 | intel_dp_init_panel_power_sequencer(dev, intel_dp); | |
5366 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp); | |
5367 | } | |
5368 | ||
49e6bc51 | 5369 | intel_edp_panel_vdd_sanitize(intel_dp); |
b4d06ede | 5370 | |
49e6bc51 | 5371 | pps_unlock(intel_dp); |
63635217 | 5372 | |
ed92f0b2 | 5373 | /* Cache DPCD and EDID for edp. */ |
ed92f0b2 | 5374 | has_dpcd = intel_dp_get_dpcd(intel_dp); |
ed92f0b2 PZ |
5375 | |
5376 | if (has_dpcd) { | |
5377 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) | |
5378 | dev_priv->no_aux_handshake = | |
5379 | intel_dp->dpcd[DP_MAX_DOWNSPREAD] & | |
5380 | DP_NO_AUX_HANDSHAKE_LINK_TRAINING; | |
5381 | } else { | |
5382 | /* if this fails, presume the device is a ghost */ | |
5383 | DRM_INFO("failed to retrieve link info, disabling eDP\n"); | |
b4d06ede | 5384 | goto out_vdd_off; |
ed92f0b2 PZ |
5385 | } |
5386 | ||
060c8778 | 5387 | mutex_lock(&dev->mode_config.mutex); |
0b99836f | 5388 | edid = drm_get_edid(connector, &intel_dp->aux.ddc); |
ed92f0b2 PZ |
5389 | if (edid) { |
5390 | if (drm_add_edid_modes(connector, edid)) { | |
5391 | drm_mode_connector_update_edid_property(connector, | |
5392 | edid); | |
5393 | drm_edid_to_eld(connector, edid); | |
5394 | } else { | |
5395 | kfree(edid); | |
5396 | edid = ERR_PTR(-EINVAL); | |
5397 | } | |
5398 | } else { | |
5399 | edid = ERR_PTR(-ENOENT); | |
5400 | } | |
5401 | intel_connector->edid = edid; | |
5402 | ||
5403 | /* prefer fixed mode from EDID if available */ | |
5404 | list_for_each_entry(scan, &connector->probed_modes, head) { | |
5405 | if ((scan->type & DRM_MODE_TYPE_PREFERRED)) { | |
5406 | fixed_mode = drm_mode_duplicate(dev, scan); | |
4f9db5b5 | 5407 | downclock_mode = intel_dp_drrs_init( |
4f9db5b5 | 5408 | intel_connector, fixed_mode); |
ed92f0b2 PZ |
5409 | break; |
5410 | } | |
5411 | } | |
5412 | ||
5413 | /* fallback to VBT if available for eDP */ | |
5414 | if (!fixed_mode && dev_priv->vbt.lfp_lvds_vbt_mode) { | |
5415 | fixed_mode = drm_mode_duplicate(dev, | |
5416 | dev_priv->vbt.lfp_lvds_vbt_mode); | |
df457245 | 5417 | if (fixed_mode) { |
ed92f0b2 | 5418 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; |
df457245 VS |
5419 | connector->display_info.width_mm = fixed_mode->width_mm; |
5420 | connector->display_info.height_mm = fixed_mode->height_mm; | |
5421 | } | |
ed92f0b2 | 5422 | } |
060c8778 | 5423 | mutex_unlock(&dev->mode_config.mutex); |
ed92f0b2 | 5424 | |
666a4537 | 5425 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
01527b31 CT |
5426 | intel_dp->edp_notifier.notifier_call = edp_notify_handler; |
5427 | register_reboot_notifier(&intel_dp->edp_notifier); | |
6517d273 VS |
5428 | |
5429 | /* | |
5430 | * Figure out the current pipe for the initial backlight setup. | |
5431 | * If the current pipe isn't valid, try the PPS pipe, and if that | |
5432 | * fails just assume pipe A. | |
5433 | */ | |
5434 | if (IS_CHERRYVIEW(dev)) | |
5435 | pipe = DP_PORT_TO_PIPE_CHV(intel_dp->DP); | |
5436 | else | |
5437 | pipe = PORT_TO_PIPE(intel_dp->DP); | |
5438 | ||
5439 | if (pipe != PIPE_A && pipe != PIPE_B) | |
5440 | pipe = intel_dp->pps_pipe; | |
5441 | ||
5442 | if (pipe != PIPE_A && pipe != PIPE_B) | |
5443 | pipe = PIPE_A; | |
5444 | ||
5445 | DRM_DEBUG_KMS("using pipe %c for initial backlight setup\n", | |
5446 | pipe_name(pipe)); | |
01527b31 CT |
5447 | } |
5448 | ||
4f9db5b5 | 5449 | intel_panel_init(&intel_connector->panel, fixed_mode, downclock_mode); |
5507faeb | 5450 | intel_connector->panel.backlight.power = intel_edp_backlight_power; |
6517d273 | 5451 | intel_panel_setup_backlight(connector, pipe); |
ed92f0b2 PZ |
5452 | |
5453 | return true; | |
b4d06ede ID |
5454 | |
5455 | out_vdd_off: | |
5456 | cancel_delayed_work_sync(&intel_dp->panel_vdd_work); | |
5457 | /* | |
5458 | * vdd might still be enabled do to the delayed vdd off. | |
5459 | * Make sure vdd is actually turned off here. | |
5460 | */ | |
5461 | pps_lock(intel_dp); | |
5462 | edp_panel_vdd_off_sync(intel_dp); | |
5463 | pps_unlock(intel_dp); | |
5464 | ||
5465 | return false; | |
ed92f0b2 PZ |
5466 | } |
5467 | ||
16c25533 | 5468 | bool |
f0fec3f2 PZ |
5469 | intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
5470 | struct intel_connector *intel_connector) | |
a4fc5ed6 | 5471 | { |
f0fec3f2 PZ |
5472 | struct drm_connector *connector = &intel_connector->base; |
5473 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
5474 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
5475 | struct drm_device *dev = intel_encoder->base.dev; | |
a4fc5ed6 | 5476 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 5477 | enum port port = intel_dig_port->port; |
a121f4e5 | 5478 | int type, ret; |
a4fc5ed6 | 5479 | |
ccb1a831 VS |
5480 | if (WARN(intel_dig_port->max_lanes < 1, |
5481 | "Not enough lanes (%d) for DP on port %c\n", | |
5482 | intel_dig_port->max_lanes, port_name(port))) | |
5483 | return false; | |
5484 | ||
a4a5d2f8 VS |
5485 | intel_dp->pps_pipe = INVALID_PIPE; |
5486 | ||
ec5b01dd | 5487 | /* intel_dp vfuncs */ |
b6b5e383 DL |
5488 | if (INTEL_INFO(dev)->gen >= 9) |
5489 | intel_dp->get_aux_clock_divider = skl_get_aux_clock_divider; | |
ec5b01dd DL |
5490 | else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
5491 | intel_dp->get_aux_clock_divider = hsw_get_aux_clock_divider; | |
5492 | else if (HAS_PCH_SPLIT(dev)) | |
5493 | intel_dp->get_aux_clock_divider = ilk_get_aux_clock_divider; | |
5494 | else | |
6ffb1be7 | 5495 | intel_dp->get_aux_clock_divider = g4x_get_aux_clock_divider; |
ec5b01dd | 5496 | |
b9ca5fad DL |
5497 | if (INTEL_INFO(dev)->gen >= 9) |
5498 | intel_dp->get_aux_send_ctl = skl_get_aux_send_ctl; | |
5499 | else | |
6ffb1be7 | 5500 | intel_dp->get_aux_send_ctl = g4x_get_aux_send_ctl; |
153b1100 | 5501 | |
ad64217b ACO |
5502 | if (HAS_DDI(dev)) |
5503 | intel_dp->prepare_link_retrain = intel_ddi_prepare_link_retrain; | |
5504 | ||
0767935e DV |
5505 | /* Preserve the current hw state. */ |
5506 | intel_dp->DP = I915_READ(intel_dp->output_reg); | |
dd06f90e | 5507 | intel_dp->attached_connector = intel_connector; |
3d3dc149 | 5508 | |
3b32a35b | 5509 | if (intel_dp_is_edp(dev, port)) |
b329530c | 5510 | type = DRM_MODE_CONNECTOR_eDP; |
3b32a35b VS |
5511 | else |
5512 | type = DRM_MODE_CONNECTOR_DisplayPort; | |
b329530c | 5513 | |
f7d24902 ID |
5514 | /* |
5515 | * For eDP we always set the encoder type to INTEL_OUTPUT_EDP, but | |
5516 | * for DP the encoder type can be set by the caller to | |
5517 | * INTEL_OUTPUT_UNKNOWN for DDI, so don't rewrite it. | |
5518 | */ | |
5519 | if (type == DRM_MODE_CONNECTOR_eDP) | |
5520 | intel_encoder->type = INTEL_OUTPUT_EDP; | |
5521 | ||
c17ed5b5 | 5522 | /* eDP only on port B and/or C on vlv/chv */ |
666a4537 WB |
5523 | if (WARN_ON((IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) && |
5524 | is_edp(intel_dp) && port != PORT_B && port != PORT_C)) | |
c17ed5b5 VS |
5525 | return false; |
5526 | ||
e7281eab ID |
5527 | DRM_DEBUG_KMS("Adding %s connector on port %c\n", |
5528 | type == DRM_MODE_CONNECTOR_eDP ? "eDP" : "DP", | |
5529 | port_name(port)); | |
5530 | ||
b329530c | 5531 | drm_connector_init(dev, connector, &intel_dp_connector_funcs, type); |
a4fc5ed6 KP |
5532 | drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs); |
5533 | ||
a4fc5ed6 KP |
5534 | connector->interlace_allowed = true; |
5535 | connector->doublescan_allowed = 0; | |
5536 | ||
f0fec3f2 | 5537 | INIT_DELAYED_WORK(&intel_dp->panel_vdd_work, |
4be73780 | 5538 | edp_panel_vdd_work); |
a4fc5ed6 | 5539 | |
df0e9248 | 5540 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
34ea3d38 | 5541 | drm_connector_register(connector); |
a4fc5ed6 | 5542 | |
affa9354 | 5543 | if (HAS_DDI(dev)) |
bcbc889b PZ |
5544 | intel_connector->get_hw_state = intel_ddi_connector_get_hw_state; |
5545 | else | |
5546 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
80f65de3 | 5547 | intel_connector->unregister = intel_dp_connector_unregister; |
bcbc889b | 5548 | |
0b99836f | 5549 | /* Set up the hotplug pin. */ |
ab9d7c30 PZ |
5550 | switch (port) { |
5551 | case PORT_A: | |
1d843f9d | 5552 | intel_encoder->hpd_pin = HPD_PORT_A; |
ab9d7c30 PZ |
5553 | break; |
5554 | case PORT_B: | |
1d843f9d | 5555 | intel_encoder->hpd_pin = HPD_PORT_B; |
e87a005d | 5556 | if (IS_BXT_REVID(dev, 0, BXT_REVID_A1)) |
cf1d5883 | 5557 | intel_encoder->hpd_pin = HPD_PORT_A; |
ab9d7c30 PZ |
5558 | break; |
5559 | case PORT_C: | |
1d843f9d | 5560 | intel_encoder->hpd_pin = HPD_PORT_C; |
ab9d7c30 PZ |
5561 | break; |
5562 | case PORT_D: | |
1d843f9d | 5563 | intel_encoder->hpd_pin = HPD_PORT_D; |
ab9d7c30 | 5564 | break; |
26951caf XZ |
5565 | case PORT_E: |
5566 | intel_encoder->hpd_pin = HPD_PORT_E; | |
5567 | break; | |
ab9d7c30 | 5568 | default: |
ad1c0b19 | 5569 | BUG(); |
5eb08b69 ZW |
5570 | } |
5571 | ||
a121f4e5 VS |
5572 | ret = intel_dp_aux_init(intel_dp, intel_connector); |
5573 | if (ret) | |
5574 | goto fail; | |
c1f05264 | 5575 | |
0e32b39c | 5576 | /* init MST on ports that can support it */ |
0c9b3715 JN |
5577 | if (HAS_DP_MST(dev) && |
5578 | (port == PORT_B || port == PORT_C || port == PORT_D)) | |
5579 | intel_dp_mst_encoder_init(intel_dig_port, | |
5580 | intel_connector->base.base.id); | |
0e32b39c | 5581 | |
36b5f425 | 5582 | if (!intel_edp_init_connector(intel_dp, intel_connector)) { |
a121f4e5 VS |
5583 | intel_dp_aux_fini(intel_dp); |
5584 | intel_dp_mst_encoder_cleanup(intel_dig_port); | |
5585 | goto fail; | |
b2f246a8 | 5586 | } |
32f9d658 | 5587 | |
f684960e CW |
5588 | intel_dp_add_properties(intel_dp, connector); |
5589 | ||
a4fc5ed6 KP |
5590 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written |
5591 | * 0xd. Failure to do so will result in spurious interrupts being | |
5592 | * generated on the port when a cable is not attached. | |
5593 | */ | |
5594 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
5595 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
5596 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
5597 | } | |
16c25533 | 5598 | |
aa7471d2 JN |
5599 | i915_debugfs_connector_add(connector); |
5600 | ||
16c25533 | 5601 | return true; |
a121f4e5 VS |
5602 | |
5603 | fail: | |
a121f4e5 VS |
5604 | drm_connector_unregister(connector); |
5605 | drm_connector_cleanup(connector); | |
5606 | ||
5607 | return false; | |
a4fc5ed6 | 5608 | } |
f0fec3f2 | 5609 | |
457c52d8 CW |
5610 | bool intel_dp_init(struct drm_device *dev, |
5611 | i915_reg_t output_reg, | |
5612 | enum port port) | |
f0fec3f2 | 5613 | { |
13cf5504 | 5614 | struct drm_i915_private *dev_priv = dev->dev_private; |
f0fec3f2 PZ |
5615 | struct intel_digital_port *intel_dig_port; |
5616 | struct intel_encoder *intel_encoder; | |
5617 | struct drm_encoder *encoder; | |
5618 | struct intel_connector *intel_connector; | |
5619 | ||
b14c5679 | 5620 | intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL); |
f0fec3f2 | 5621 | if (!intel_dig_port) |
457c52d8 | 5622 | return false; |
f0fec3f2 | 5623 | |
08d9bc92 | 5624 | intel_connector = intel_connector_alloc(); |
11aee0f6 SM |
5625 | if (!intel_connector) |
5626 | goto err_connector_alloc; | |
f0fec3f2 PZ |
5627 | |
5628 | intel_encoder = &intel_dig_port->base; | |
5629 | encoder = &intel_encoder->base; | |
5630 | ||
893da0c9 | 5631 | if (drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs, |
580d8ed5 | 5632 | DRM_MODE_ENCODER_TMDS, "DP %c", port_name(port))) |
893da0c9 | 5633 | goto err_encoder_init; |
f0fec3f2 | 5634 | |
5bfe2ac0 | 5635 | intel_encoder->compute_config = intel_dp_compute_config; |
00c09d70 | 5636 | intel_encoder->disable = intel_disable_dp; |
00c09d70 | 5637 | intel_encoder->get_hw_state = intel_dp_get_hw_state; |
045ac3b5 | 5638 | intel_encoder->get_config = intel_dp_get_config; |
07f9cd0b | 5639 | intel_encoder->suspend = intel_dp_encoder_suspend; |
e4a1d846 | 5640 | if (IS_CHERRYVIEW(dev)) { |
9197c88b | 5641 | intel_encoder->pre_pll_enable = chv_dp_pre_pll_enable; |
e4a1d846 CML |
5642 | intel_encoder->pre_enable = chv_pre_enable_dp; |
5643 | intel_encoder->enable = vlv_enable_dp; | |
580d3811 | 5644 | intel_encoder->post_disable = chv_post_disable_dp; |
d6db995f | 5645 | intel_encoder->post_pll_disable = chv_dp_post_pll_disable; |
e4a1d846 | 5646 | } else if (IS_VALLEYVIEW(dev)) { |
ecff4f3b | 5647 | intel_encoder->pre_pll_enable = vlv_dp_pre_pll_enable; |
ab1f90f9 JN |
5648 | intel_encoder->pre_enable = vlv_pre_enable_dp; |
5649 | intel_encoder->enable = vlv_enable_dp; | |
49277c31 | 5650 | intel_encoder->post_disable = vlv_post_disable_dp; |
ab1f90f9 | 5651 | } else { |
ecff4f3b JN |
5652 | intel_encoder->pre_enable = g4x_pre_enable_dp; |
5653 | intel_encoder->enable = g4x_enable_dp; | |
08aff3fe VS |
5654 | if (INTEL_INFO(dev)->gen >= 5) |
5655 | intel_encoder->post_disable = ilk_post_disable_dp; | |
ab1f90f9 | 5656 | } |
f0fec3f2 | 5657 | |
174edf1f | 5658 | intel_dig_port->port = port; |
f0fec3f2 | 5659 | intel_dig_port->dp.output_reg = output_reg; |
ccb1a831 | 5660 | intel_dig_port->max_lanes = 4; |
f0fec3f2 | 5661 | |
00c09d70 | 5662 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; |
882ec384 VS |
5663 | if (IS_CHERRYVIEW(dev)) { |
5664 | if (port == PORT_D) | |
5665 | intel_encoder->crtc_mask = 1 << 2; | |
5666 | else | |
5667 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
5668 | } else { | |
5669 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
5670 | } | |
bc079e8b | 5671 | intel_encoder->cloneable = 0; |
f0fec3f2 | 5672 | |
13cf5504 | 5673 | intel_dig_port->hpd_pulse = intel_dp_hpd_pulse; |
5fcece80 | 5674 | dev_priv->hotplug.irq_port[port] = intel_dig_port; |
13cf5504 | 5675 | |
11aee0f6 SM |
5676 | if (!intel_dp_init_connector(intel_dig_port, intel_connector)) |
5677 | goto err_init_connector; | |
5678 | ||
457c52d8 | 5679 | return true; |
11aee0f6 SM |
5680 | |
5681 | err_init_connector: | |
5682 | drm_encoder_cleanup(encoder); | |
893da0c9 | 5683 | err_encoder_init: |
11aee0f6 SM |
5684 | kfree(intel_connector); |
5685 | err_connector_alloc: | |
5686 | kfree(intel_dig_port); | |
457c52d8 | 5687 | return false; |
f0fec3f2 | 5688 | } |
0e32b39c DA |
5689 | |
5690 | void intel_dp_mst_suspend(struct drm_device *dev) | |
5691 | { | |
5692 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5693 | int i; | |
5694 | ||
5695 | /* disable MST */ | |
5696 | for (i = 0; i < I915_MAX_PORTS; i++) { | |
5fcece80 | 5697 | struct intel_digital_port *intel_dig_port = dev_priv->hotplug.irq_port[i]; |
0e32b39c DA |
5698 | if (!intel_dig_port) |
5699 | continue; | |
5700 | ||
5701 | if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) { | |
5702 | if (!intel_dig_port->dp.can_mst) | |
5703 | continue; | |
5704 | if (intel_dig_port->dp.is_mst) | |
5705 | drm_dp_mst_topology_mgr_suspend(&intel_dig_port->dp.mst_mgr); | |
5706 | } | |
5707 | } | |
5708 | } | |
5709 | ||
5710 | void intel_dp_mst_resume(struct drm_device *dev) | |
5711 | { | |
5712 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5713 | int i; | |
5714 | ||
5715 | for (i = 0; i < I915_MAX_PORTS; i++) { | |
5fcece80 | 5716 | struct intel_digital_port *intel_dig_port = dev_priv->hotplug.irq_port[i]; |
0e32b39c DA |
5717 | if (!intel_dig_port) |
5718 | continue; | |
5719 | if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) { | |
5720 | int ret; | |
5721 | ||
5722 | if (!intel_dig_port->dp.can_mst) | |
5723 | continue; | |
5724 | ||
5725 | ret = drm_dp_mst_topology_mgr_resume(&intel_dig_port->dp.mst_mgr); | |
5726 | if (ret != 0) { | |
5727 | intel_dp_check_mst_status(&intel_dig_port->dp); | |
5728 | } | |
5729 | } | |
5730 | } | |
5731 | } |