Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
760285e7 | 31 | #include <drm/i915_drm.h> |
80824003 | 32 | #include "i915_drv.h" |
760285e7 DH |
33 | #include <drm/drm_crtc.h> |
34 | #include <drm/drm_crtc_helper.h> | |
35 | #include <drm/drm_fb_helper.h> | |
0e32b39c | 36 | #include <drm/drm_dp_mst_helper.h> |
eeca778a | 37 | #include <drm/drm_rect.h> |
10f81c19 | 38 | #include <drm/drm_atomic.h> |
913d8d11 | 39 | |
1d5bfac9 DV |
40 | /** |
41 | * _wait_for - magic (register) wait macro | |
42 | * | |
43 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
44 | * contexts. Note that it's important that we check the condition again after | |
45 | * having timed out, since the timeout could be due to preemption or similar and | |
46 | * we've never had a chance to check the condition before the timeout. | |
47 | */ | |
481b6af3 | 48 | #define _wait_for(COND, MS, W) ({ \ |
1d5bfac9 | 49 | unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1; \ |
913d8d11 | 50 | int ret__ = 0; \ |
0206e353 | 51 | while (!(COND)) { \ |
913d8d11 | 52 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
53 | if (!(COND)) \ |
54 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
55 | break; \ |
56 | } \ | |
9848de08 VS |
57 | if ((W) && drm_can_sleep()) { \ |
58 | usleep_range((W)*1000, (W)*2000); \ | |
0cc2764c BW |
59 | } else { \ |
60 | cpu_relax(); \ | |
61 | } \ | |
913d8d11 CW |
62 | } \ |
63 | ret__; \ | |
64 | }) | |
65 | ||
481b6af3 CW |
66 | #define wait_for(COND, MS) _wait_for(COND, MS, 1) |
67 | #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0) | |
6effa33b DV |
68 | #define wait_for_atomic_us(COND, US) _wait_for((COND), \ |
69 | DIV_ROUND_UP((US), 1000), 0) | |
481b6af3 | 70 | |
49938ac4 JN |
71 | #define KHz(x) (1000 * (x)) |
72 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 73 | |
79e53945 JB |
74 | /* |
75 | * Display related stuff | |
76 | */ | |
77 | ||
78 | /* store information about an Ixxx DVO */ | |
79 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
80 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
81 | #define MAX_OUTPUTS 6 | |
82 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 | 83 | |
4726e0b0 SK |
84 | /* Maximum cursor sizes */ |
85 | #define GEN2_CURSOR_WIDTH 64 | |
86 | #define GEN2_CURSOR_HEIGHT 64 | |
068be561 DL |
87 | #define MAX_CURSOR_WIDTH 256 |
88 | #define MAX_CURSOR_HEIGHT 256 | |
4726e0b0 | 89 | |
79e53945 JB |
90 | #define INTEL_I2C_BUS_DVO 1 |
91 | #define INTEL_I2C_BUS_SDVO 2 | |
92 | ||
93 | /* these are outputs from the chip - integrated only | |
94 | external chips are via DVO or SDVO output */ | |
6847d71b PZ |
95 | enum intel_output_type { |
96 | INTEL_OUTPUT_UNUSED = 0, | |
97 | INTEL_OUTPUT_ANALOG = 1, | |
98 | INTEL_OUTPUT_DVO = 2, | |
99 | INTEL_OUTPUT_SDVO = 3, | |
100 | INTEL_OUTPUT_LVDS = 4, | |
101 | INTEL_OUTPUT_TVOUT = 5, | |
102 | INTEL_OUTPUT_HDMI = 6, | |
103 | INTEL_OUTPUT_DISPLAYPORT = 7, | |
104 | INTEL_OUTPUT_EDP = 8, | |
105 | INTEL_OUTPUT_DSI = 9, | |
106 | INTEL_OUTPUT_UNKNOWN = 10, | |
107 | INTEL_OUTPUT_DP_MST = 11, | |
108 | }; | |
79e53945 JB |
109 | |
110 | #define INTEL_DVO_CHIP_NONE 0 | |
111 | #define INTEL_DVO_CHIP_LVDS 1 | |
112 | #define INTEL_DVO_CHIP_TMDS 2 | |
113 | #define INTEL_DVO_CHIP_TVOUT 4 | |
114 | ||
dfba2e2d SK |
115 | #define INTEL_DSI_VIDEO_MODE 0 |
116 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 117 | |
79e53945 JB |
118 | struct intel_framebuffer { |
119 | struct drm_framebuffer base; | |
05394f39 | 120 | struct drm_i915_gem_object *obj; |
79e53945 JB |
121 | }; |
122 | ||
37811fcc CW |
123 | struct intel_fbdev { |
124 | struct drm_fb_helper helper; | |
8bcd4553 | 125 | struct intel_framebuffer *fb; |
37811fcc CW |
126 | struct list_head fbdev_list; |
127 | struct drm_display_mode *our_mode; | |
d978ef14 | 128 | int preferred_bpp; |
37811fcc | 129 | }; |
79e53945 | 130 | |
21d40d37 | 131 | struct intel_encoder { |
4ef69c7a | 132 | struct drm_encoder base; |
9a935856 | 133 | |
6847d71b | 134 | enum intel_output_type type; |
bc079e8b | 135 | unsigned int cloneable; |
21d40d37 | 136 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 | 137 | bool (*compute_config)(struct intel_encoder *, |
5cec258b | 138 | struct intel_crtc_state *); |
dafd226c | 139 | void (*pre_pll_enable)(struct intel_encoder *); |
bf49ec8c | 140 | void (*pre_enable)(struct intel_encoder *); |
ef9c3aee | 141 | void (*enable)(struct intel_encoder *); |
6cc5f341 | 142 | void (*mode_set)(struct intel_encoder *intel_encoder); |
ef9c3aee | 143 | void (*disable)(struct intel_encoder *); |
bf49ec8c | 144 | void (*post_disable)(struct intel_encoder *); |
d6db995f | 145 | void (*post_pll_disable)(struct intel_encoder *); |
f0947c37 DV |
146 | /* Read out the current hw state of this connector, returning true if |
147 | * the encoder is active. If the encoder is enabled it also set the pipe | |
148 | * it is connected to in the pipe parameter. */ | |
149 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 150 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 151 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
152 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
153 | * be set correctly before calling this function. */ | |
045ac3b5 | 154 | void (*get_config)(struct intel_encoder *, |
5cec258b | 155 | struct intel_crtc_state *pipe_config); |
07f9cd0b ID |
156 | /* |
157 | * Called during system suspend after all pending requests for the | |
158 | * encoder are flushed (for example for DP AUX transactions) and | |
159 | * device interrupts are disabled. | |
160 | */ | |
161 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 162 | int crtc_mask; |
1d843f9d | 163 | enum hpd_pin hpd_pin; |
79e53945 JB |
164 | }; |
165 | ||
1d508706 | 166 | struct intel_panel { |
dd06f90e | 167 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 168 | struct drm_display_mode *downclock_mode; |
4d891523 | 169 | int fitting_mode; |
58c68779 JN |
170 | |
171 | /* backlight */ | |
172 | struct { | |
c91c9f32 | 173 | bool present; |
58c68779 | 174 | u32 level; |
6dda730e | 175 | u32 min; |
7bd688cd | 176 | u32 max; |
58c68779 | 177 | bool enabled; |
636baebf JN |
178 | bool combination_mode; /* gen 2/4 only */ |
179 | bool active_low_pwm; | |
b029e66f SK |
180 | |
181 | /* PWM chip */ | |
182 | struct pwm_device *pwm; | |
183 | ||
58c68779 JN |
184 | struct backlight_device *device; |
185 | } backlight; | |
ab656bb9 JN |
186 | |
187 | void (*backlight_power)(struct intel_connector *, bool enable); | |
1d508706 JN |
188 | }; |
189 | ||
5daa55eb ZW |
190 | struct intel_connector { |
191 | struct drm_connector base; | |
9a935856 DV |
192 | /* |
193 | * The fixed encoder this connector is connected to. | |
194 | */ | |
df0e9248 | 195 | struct intel_encoder *encoder; |
9a935856 | 196 | |
f0947c37 DV |
197 | /* Reads out the current hw, returning true if the connector is enabled |
198 | * and active (i.e. dpms ON state). */ | |
199 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 | 200 | |
4932e2c3 ID |
201 | /* |
202 | * Removes all interfaces through which the connector is accessible | |
203 | * - like sysfs, debugfs entries -, so that no new operations can be | |
204 | * started on the connector. Also makes sure all currently pending | |
205 | * operations finish before returing. | |
206 | */ | |
207 | void (*unregister)(struct intel_connector *); | |
208 | ||
1d508706 JN |
209 | /* Panel info for eDP and LVDS */ |
210 | struct intel_panel panel; | |
9cd300e0 JN |
211 | |
212 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
213 | struct edid *edid; | |
beb60608 | 214 | struct edid *detect_edid; |
821450c6 EE |
215 | |
216 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
217 | state of connector->polled in case hotplug storm detection changes it */ | |
218 | u8 polled; | |
0e32b39c DA |
219 | |
220 | void *port; /* store this opaque as its illegal to dereference it */ | |
221 | ||
222 | struct intel_dp *mst_port; | |
5daa55eb ZW |
223 | }; |
224 | ||
80ad9206 VS |
225 | typedef struct dpll { |
226 | /* given values */ | |
227 | int n; | |
228 | int m1, m2; | |
229 | int p1, p2; | |
230 | /* derived values */ | |
231 | int dot; | |
232 | int vco; | |
233 | int m; | |
234 | int p; | |
235 | } intel_clock_t; | |
236 | ||
de419ab6 ML |
237 | struct intel_atomic_state { |
238 | struct drm_atomic_state base; | |
239 | ||
27c329ed | 240 | unsigned int cdclk; |
de419ab6 ML |
241 | bool dpll_set; |
242 | struct intel_shared_dpll_config shared_dpll[I915_NUM_PLLS]; | |
243 | }; | |
244 | ||
eeca778a | 245 | struct intel_plane_state { |
2b875c22 | 246 | struct drm_plane_state base; |
eeca778a GP |
247 | struct drm_rect src; |
248 | struct drm_rect dst; | |
249 | struct drm_rect clip; | |
eeca778a | 250 | bool visible; |
32b7eeec | 251 | |
be41e336 CK |
252 | /* |
253 | * scaler_id | |
254 | * = -1 : not using a scaler | |
255 | * >= 0 : using a scalers | |
256 | * | |
257 | * plane requiring a scaler: | |
258 | * - During check_plane, its bit is set in | |
259 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 260 | * update_scaler_plane. |
be41e336 CK |
261 | * - scaler_id indicates the scaler it got assigned. |
262 | * | |
263 | * plane doesn't require a scaler: | |
264 | * - this can happen when scaling is no more required or plane simply | |
265 | * got disabled. | |
266 | * - During check_plane, corresponding bit is reset in | |
267 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 268 | * update_scaler_plane. |
be41e336 CK |
269 | */ |
270 | int scaler_id; | |
818ed961 ML |
271 | |
272 | struct drm_intel_sprite_colorkey ckey; | |
eeca778a GP |
273 | }; |
274 | ||
5724dbd1 | 275 | struct intel_initial_plane_config { |
2d14030b | 276 | struct intel_framebuffer *fb; |
49af449b | 277 | unsigned int tiling; |
46f297fb JB |
278 | int size; |
279 | u32 base; | |
280 | }; | |
281 | ||
be41e336 CK |
282 | #define SKL_MIN_SRC_W 8 |
283 | #define SKL_MAX_SRC_W 4096 | |
284 | #define SKL_MIN_SRC_H 8 | |
6156a456 | 285 | #define SKL_MAX_SRC_H 4096 |
be41e336 CK |
286 | #define SKL_MIN_DST_W 8 |
287 | #define SKL_MAX_DST_W 4096 | |
288 | #define SKL_MIN_DST_H 8 | |
6156a456 | 289 | #define SKL_MAX_DST_H 4096 |
be41e336 CK |
290 | |
291 | struct intel_scaler { | |
be41e336 CK |
292 | int in_use; |
293 | uint32_t mode; | |
294 | }; | |
295 | ||
296 | struct intel_crtc_scaler_state { | |
297 | #define SKL_NUM_SCALERS 2 | |
298 | struct intel_scaler scalers[SKL_NUM_SCALERS]; | |
299 | ||
300 | /* | |
301 | * scaler_users: keeps track of users requesting scalers on this crtc. | |
302 | * | |
303 | * If a bit is set, a user is using a scaler. | |
304 | * Here user can be a plane or crtc as defined below: | |
305 | * bits 0-30 - plane (bit position is index from drm_plane_index) | |
306 | * bit 31 - crtc | |
307 | * | |
308 | * Instead of creating a new index to cover planes and crtc, using | |
309 | * existing drm_plane_index for planes which is well less than 31 | |
310 | * planes and bit 31 for crtc. This should be fine to cover all | |
311 | * our platforms. | |
312 | * | |
313 | * intel_atomic_setup_scalers will setup available scalers to users | |
314 | * requesting scalers. It will gracefully fail if request exceeds | |
315 | * avilability. | |
316 | */ | |
317 | #define SKL_CRTC_INDEX 31 | |
318 | unsigned scaler_users; | |
319 | ||
320 | /* scaler used by crtc for panel fitting purpose */ | |
321 | int scaler_id; | |
322 | }; | |
323 | ||
1ed51de9 DV |
324 | /* drm_mode->private_flags */ |
325 | #define I915_MODE_FLAG_INHERITED 1 | |
326 | ||
5cec258b | 327 | struct intel_crtc_state { |
2d112de7 ACO |
328 | struct drm_crtc_state base; |
329 | ||
bb760063 DV |
330 | /** |
331 | * quirks - bitfield with hw state readout quirks | |
332 | * | |
333 | * For various reasons the hw state readout code might not be able to | |
334 | * completely faithfully read out the current state. These cases are | |
335 | * tracked with quirk flags so that fastboot and state checker can act | |
336 | * accordingly. | |
337 | */ | |
9953599b | 338 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
bb760063 DV |
339 | unsigned long quirks; |
340 | ||
37327abd VS |
341 | /* Pipe source size (ie. panel fitter input size) |
342 | * All planes will be positioned inside this space, | |
343 | * and get clipped at the edges. */ | |
344 | int pipe_src_w, pipe_src_h; | |
345 | ||
5bfe2ac0 DV |
346 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
347 | * between pch encoders and cpu encoders. */ | |
348 | bool has_pch_encoder; | |
50f3b016 | 349 | |
e43823ec JB |
350 | /* Are we sending infoframes on the attached port */ |
351 | bool has_infoframe; | |
352 | ||
3b117c8f DV |
353 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
354 | * pipe on Haswell (where we have a special eDP transcoder). */ | |
355 | enum transcoder cpu_transcoder; | |
356 | ||
50f3b016 DV |
357 | /* |
358 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
359 | * range fed into the crtcs. | |
360 | */ | |
361 | bool limited_color_range; | |
362 | ||
03afc4a2 DV |
363 | /* DP has a bunch of special case unfortunately, so mark the pipe |
364 | * accordingly. */ | |
365 | bool has_dp_encoder; | |
d8b32247 | 366 | |
6897b4b5 DV |
367 | /* Whether we should send NULL infoframes. Required for audio. */ |
368 | bool has_hdmi_sink; | |
369 | ||
9ed109a7 DV |
370 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
371 | * has_dp_encoder is set. */ | |
372 | bool has_audio; | |
373 | ||
d8b32247 DV |
374 | /* |
375 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
376 | * plane bpp. | |
377 | */ | |
965e0c48 | 378 | bool dither; |
f47709a9 DV |
379 | |
380 | /* Controls for the clock computation, to override various stages. */ | |
381 | bool clock_set; | |
382 | ||
09ede541 DV |
383 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
384 | * work correctly, we need to track this at runtime.*/ | |
385 | bool sdvo_tv_clock; | |
386 | ||
e29c22c0 DV |
387 | /* |
388 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
389 | * required. This is set in the 2nd loop of calling encoder's | |
390 | * ->compute_config if the first pick doesn't work out. | |
391 | */ | |
392 | bool bw_constrained; | |
393 | ||
f47709a9 DV |
394 | /* Settings for the intel dpll used on pretty much everything but |
395 | * haswell. */ | |
80ad9206 | 396 | struct dpll dpll; |
f47709a9 | 397 | |
a43f6e0f DV |
398 | /* Selected dpll when shared or DPLL_ID_PRIVATE. */ |
399 | enum intel_dpll_id shared_dpll; | |
400 | ||
96b7dfb7 S |
401 | /* |
402 | * - PORT_CLK_SEL for DDI ports on HSW/BDW. | |
403 | * - enum skl_dpll on SKL | |
404 | */ | |
de7cfc63 DV |
405 | uint32_t ddi_pll_sel; |
406 | ||
66e985c0 DV |
407 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
408 | struct intel_dpll_hw_state dpll_hw_state; | |
409 | ||
965e0c48 | 410 | int pipe_bpp; |
6cf86a5e | 411 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 412 | |
439d7ac0 PB |
413 | /* m2_n2 for eDP downclock */ |
414 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 415 | bool has_drrs; |
439d7ac0 | 416 | |
ff9a6750 DV |
417 | /* |
418 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
419 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
420 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 421 | */ |
ff9a6750 DV |
422 | int port_clock; |
423 | ||
6cc5f341 DV |
424 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
425 | unsigned pixel_multiplier; | |
2dd24552 | 426 | |
90a6b7b0 VS |
427 | uint8_t lane_count; |
428 | ||
2dd24552 | 429 | /* Panel fitter controls for gen2-gen4 + VLV */ |
b074cec8 JB |
430 | struct { |
431 | u32 control; | |
432 | u32 pgm_ratios; | |
68fc8742 | 433 | u32 lvds_border_bits; |
b074cec8 JB |
434 | } gmch_pfit; |
435 | ||
436 | /* Panel fitter placement and size for Ironlake+ */ | |
437 | struct { | |
438 | u32 pos; | |
439 | u32 size; | |
fd4daa9c | 440 | bool enabled; |
fabf6e51 | 441 | bool force_thru; |
b074cec8 | 442 | } pch_pfit; |
33d29b14 | 443 | |
ca3a0ff8 | 444 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 445 | int fdi_lanes; |
ca3a0ff8 | 446 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
447 | |
448 | bool ips_enabled; | |
cf532bb2 VS |
449 | |
450 | bool double_wide; | |
0e32b39c DA |
451 | |
452 | bool dp_encoder_is_mst; | |
453 | int pbn; | |
be41e336 CK |
454 | |
455 | struct intel_crtc_scaler_state scaler_state; | |
99d736a2 ML |
456 | |
457 | /* w/a for waiting 2 vblanks during crtc enable */ | |
458 | enum pipe hsw_workaround_pipe; | |
b8cecdf5 DV |
459 | }; |
460 | ||
262cd2e1 VS |
461 | struct vlv_wm_state { |
462 | struct vlv_pipe_wm wm[3]; | |
463 | struct vlv_sr_wm sr[3]; | |
464 | uint8_t num_active_planes; | |
465 | uint8_t num_levels; | |
466 | uint8_t level; | |
467 | bool cxsr; | |
468 | }; | |
469 | ||
0b2ae6d7 VS |
470 | struct intel_pipe_wm { |
471 | struct intel_wm_level wm[5]; | |
472 | uint32_t linetime; | |
473 | bool fbc_wm_enabled; | |
2a44b76b VS |
474 | bool pipe_enabled; |
475 | bool sprites_enabled; | |
476 | bool sprites_scaled; | |
0b2ae6d7 VS |
477 | }; |
478 | ||
84c33a64 | 479 | struct intel_mmio_flip { |
9362c7c5 | 480 | struct work_struct work; |
bcafc4e3 | 481 | struct drm_i915_private *i915; |
eed29a5b | 482 | struct drm_i915_gem_request *req; |
b2cfe0ab | 483 | struct intel_crtc *crtc; |
84c33a64 SG |
484 | }; |
485 | ||
2ac96d2a PB |
486 | struct skl_pipe_wm { |
487 | struct skl_wm_level wm[8]; | |
488 | struct skl_wm_level trans_wm; | |
489 | uint32_t linetime; | |
490 | }; | |
491 | ||
32b7eeec MR |
492 | /* |
493 | * Tracking of operations that need to be performed at the beginning/end of an | |
494 | * atomic commit, outside the atomic section where interrupts are disabled. | |
495 | * These are generally operations that grab mutexes or might otherwise sleep | |
496 | * and thus can't be run with interrupts disabled. | |
497 | */ | |
498 | struct intel_crtc_atomic_commit { | |
499 | /* Sleepable operations to perform before commit */ | |
500 | bool wait_for_flips; | |
501 | bool disable_fbc; | |
066cf55b | 502 | bool disable_ips; |
852eb00d | 503 | bool disable_cxsr; |
32b7eeec | 504 | bool pre_disable_primary; |
f015c551 | 505 | bool update_wm_pre, update_wm_post; |
ea2c67bb | 506 | unsigned disabled_planes; |
32b7eeec MR |
507 | |
508 | /* Sleepable operations to perform after commit */ | |
509 | unsigned fb_bits; | |
510 | bool wait_vblank; | |
511 | bool update_fbc; | |
512 | bool post_enable_primary; | |
513 | unsigned update_sprite_watermarks; | |
514 | }; | |
515 | ||
79e53945 JB |
516 | struct intel_crtc { |
517 | struct drm_crtc base; | |
80824003 JB |
518 | enum pipe pipe; |
519 | enum plane plane; | |
79e53945 | 520 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
521 | /* |
522 | * Whether the crtc and the connected output pipeline is active. Implies | |
523 | * that crtc->enabled is set, i.e. the current mode configuration has | |
524 | * some outputs connected to this crtc. | |
08a48469 DV |
525 | */ |
526 | bool active; | |
6efdf354 | 527 | unsigned long enabled_power_domains; |
652c393a | 528 | bool lowfreq_avail; |
02e792fb | 529 | struct intel_overlay *overlay; |
6b95a207 | 530 | struct intel_unpin_work *unpin_work; |
cda4b7d3 | 531 | |
b4a98e57 CW |
532 | atomic_t unpin_work_count; |
533 | ||
e506a0c6 DV |
534 | /* Display surface base address adjustement for pageflips. Note that on |
535 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
536 | * handled in the hw itself (with the TILEOFF register). */ | |
537 | unsigned long dspaddr_offset; | |
538 | ||
05394f39 | 539 | struct drm_i915_gem_object *cursor_bo; |
cda4b7d3 | 540 | uint32_t cursor_addr; |
4b0e333e | 541 | uint32_t cursor_cntl; |
dc41c154 | 542 | uint32_t cursor_size; |
4b0e333e | 543 | uint32_t cursor_base; |
4b645f14 | 544 | |
6e3c9717 | 545 | struct intel_crtc_state *config; |
b8cecdf5 | 546 | |
10d83730 VS |
547 | /* reset counter value when the last flip was submitted */ |
548 | unsigned int reset_counter; | |
8664281b PZ |
549 | |
550 | /* Access to these should be protected by dev_priv->irq_lock. */ | |
551 | bool cpu_fifo_underrun_disabled; | |
552 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
553 | |
554 | /* per-pipe watermark state */ | |
555 | struct { | |
556 | /* watermarks currently being used */ | |
557 | struct intel_pipe_wm active; | |
2ac96d2a PB |
558 | /* SKL wm values currently in use */ |
559 | struct skl_pipe_wm skl_active; | |
852eb00d VS |
560 | /* allow CxSR on this pipe */ |
561 | bool cxsr_allowed; | |
0b2ae6d7 | 562 | } wm; |
8d7849db | 563 | |
80715b2f | 564 | int scanline_offset; |
32b7eeec | 565 | |
8f539a83 | 566 | unsigned start_vbl_count; |
85a62bf9 ML |
567 | ktime_t start_vbl_time; |
568 | ||
32b7eeec | 569 | struct intel_crtc_atomic_commit atomic; |
be41e336 CK |
570 | |
571 | /* scalers available on this crtc */ | |
572 | int num_scalers; | |
262cd2e1 VS |
573 | |
574 | struct vlv_wm_state wm_state; | |
79e53945 JB |
575 | }; |
576 | ||
c35426d2 VS |
577 | struct intel_plane_wm_parameters { |
578 | uint32_t horiz_pixels; | |
ed57cb8a | 579 | uint32_t vert_pixels; |
2cd601c6 CK |
580 | /* |
581 | * For packed pixel formats: | |
582 | * bytes_per_pixel - holds bytes per pixel | |
583 | * For planar pixel formats: | |
584 | * bytes_per_pixel - holds bytes per pixel for uv-plane | |
585 | * y_bytes_per_pixel - holds bytes per pixel for y-plane | |
586 | */ | |
c35426d2 | 587 | uint8_t bytes_per_pixel; |
2cd601c6 | 588 | uint8_t y_bytes_per_pixel; |
c35426d2 VS |
589 | bool enabled; |
590 | bool scaled; | |
0fda6568 | 591 | u64 tiling; |
1fc0a8f7 | 592 | unsigned int rotation; |
6eb1a681 | 593 | uint16_t fifo_size; |
c35426d2 VS |
594 | }; |
595 | ||
b840d907 JB |
596 | struct intel_plane { |
597 | struct drm_plane base; | |
7f1f3851 | 598 | int plane; |
b840d907 | 599 | enum pipe pipe; |
2d354c34 | 600 | bool can_scale; |
b840d907 | 601 | int max_downscale; |
a9ff8714 | 602 | uint32_t frontbuffer_bit; |
526682e9 PZ |
603 | |
604 | /* Since we need to change the watermarks before/after | |
605 | * enabling/disabling the planes, we need to store the parameters here | |
606 | * as the other pieces of the struct may not reflect the values we want | |
607 | * for the watermark calculations. Currently only Haswell uses this. | |
608 | */ | |
c35426d2 | 609 | struct intel_plane_wm_parameters wm; |
526682e9 | 610 | |
8e7d688b MR |
611 | /* |
612 | * NOTE: Do not place new plane state fields here (e.g., when adding | |
613 | * new plane properties). New runtime state should now be placed in | |
614 | * the intel_plane_state structure and accessed via drm_plane->state. | |
615 | */ | |
616 | ||
b840d907 | 617 | void (*update_plane)(struct drm_plane *plane, |
b39d53f6 | 618 | struct drm_crtc *crtc, |
b840d907 | 619 | struct drm_framebuffer *fb, |
b840d907 JB |
620 | int crtc_x, int crtc_y, |
621 | unsigned int crtc_w, unsigned int crtc_h, | |
622 | uint32_t x, uint32_t y, | |
623 | uint32_t src_w, uint32_t src_h); | |
b39d53f6 | 624 | void (*disable_plane)(struct drm_plane *plane, |
7fabf5ef | 625 | struct drm_crtc *crtc); |
c59cb179 | 626 | int (*check_plane)(struct drm_plane *plane, |
061e4b8d | 627 | struct intel_crtc_state *crtc_state, |
c59cb179 MR |
628 | struct intel_plane_state *state); |
629 | void (*commit_plane)(struct drm_plane *plane, | |
630 | struct intel_plane_state *state); | |
b840d907 JB |
631 | }; |
632 | ||
b445e3b0 ED |
633 | struct intel_watermark_params { |
634 | unsigned long fifo_size; | |
635 | unsigned long max_wm; | |
636 | unsigned long default_wm; | |
637 | unsigned long guard_size; | |
638 | unsigned long cacheline_size; | |
639 | }; | |
640 | ||
641 | struct cxsr_latency { | |
642 | int is_desktop; | |
643 | int is_ddr3; | |
644 | unsigned long fsb_freq; | |
645 | unsigned long mem_freq; | |
646 | unsigned long display_sr; | |
647 | unsigned long display_hpll_disable; | |
648 | unsigned long cursor_sr; | |
649 | unsigned long cursor_hpll_disable; | |
650 | }; | |
651 | ||
de419ab6 | 652 | #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base) |
79e53945 | 653 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
10f81c19 | 654 | #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base) |
5daa55eb | 655 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 656 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 657 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 658 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
ea2c67bb | 659 | #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base) |
155e6369 | 660 | #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL) |
79e53945 | 661 | |
f5bbfca3 | 662 | struct intel_hdmi { |
b242b7f7 | 663 | u32 hdmi_reg; |
f5bbfca3 | 664 | int ddc_bus; |
0f2a2a75 | 665 | bool limited_color_range; |
55bc60db | 666 | bool color_range_auto; |
f5bbfca3 ED |
667 | bool has_hdmi_sink; |
668 | bool has_audio; | |
669 | enum hdmi_force_audio force_audio; | |
abedc077 | 670 | bool rgb_quant_range_selectable; |
94a11ddc | 671 | enum hdmi_picture_aspect aspect_ratio; |
d8b4c43a | 672 | struct intel_connector *attached_connector; |
f5bbfca3 | 673 | void (*write_infoframe)(struct drm_encoder *encoder, |
178f736a | 674 | enum hdmi_infoframe_type type, |
fff63867 | 675 | const void *frame, ssize_t len); |
687f4d06 | 676 | void (*set_infoframes)(struct drm_encoder *encoder, |
6897b4b5 | 677 | bool enable, |
687f4d06 | 678 | struct drm_display_mode *adjusted_mode); |
e43823ec | 679 | bool (*infoframe_enabled)(struct drm_encoder *encoder); |
f5bbfca3 ED |
680 | }; |
681 | ||
0e32b39c | 682 | struct intel_dp_mst_encoder; |
b091cd92 | 683 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 684 | |
fe3cd48d R |
685 | /* |
686 | * enum link_m_n_set: | |
687 | * When platform provides two set of M_N registers for dp, we can | |
688 | * program them and switch between them incase of DRRS. | |
689 | * But When only one such register is provided, we have to program the | |
690 | * required divider value on that registers itself based on the DRRS state. | |
691 | * | |
692 | * M1_N1 : Program dp_m_n on M1_N1 registers | |
693 | * dp_m2_n2 on M2_N2 registers (If supported) | |
694 | * | |
695 | * M2_N2 : Program dp_m2_n2 on M1_N1 registers | |
696 | * M2_N2 registers are not supported | |
697 | */ | |
698 | ||
699 | enum link_m_n_set { | |
700 | /* Sets the m1_n1 and m2_n2 */ | |
701 | M1_N1 = 0, | |
702 | M2_N2 | |
703 | }; | |
704 | ||
621d4c76 RV |
705 | struct sink_crc { |
706 | bool started; | |
707 | u8 last_crc[6]; | |
708 | int last_count; | |
709 | }; | |
710 | ||
54d63ca6 | 711 | struct intel_dp { |
54d63ca6 | 712 | uint32_t output_reg; |
9ed35ab1 | 713 | uint32_t aux_ch_ctl_reg; |
54d63ca6 | 714 | uint32_t DP; |
901c2daf VS |
715 | int link_rate; |
716 | uint8_t lane_count; | |
54d63ca6 SK |
717 | bool has_audio; |
718 | enum hdmi_force_audio force_audio; | |
0f2a2a75 | 719 | bool limited_color_range; |
55bc60db | 720 | bool color_range_auto; |
54d63ca6 | 721 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; |
2293bb5c | 722 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 723 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
94ca719e VS |
724 | /* sink rates as reported by DP_SUPPORTED_LINK_RATES */ |
725 | uint8_t num_sink_rates; | |
726 | int sink_rates[DP_MAX_SUPPORTED_RATES]; | |
621d4c76 | 727 | struct sink_crc sink_crc; |
9d1a1031 | 728 | struct drm_dp_aux aux; |
54d63ca6 SK |
729 | uint8_t train_set[4]; |
730 | int panel_power_up_delay; | |
731 | int panel_power_down_delay; | |
732 | int panel_power_cycle_delay; | |
733 | int backlight_on_delay; | |
734 | int backlight_off_delay; | |
54d63ca6 SK |
735 | struct delayed_work panel_vdd_work; |
736 | bool want_panel_vdd; | |
dce56b3c PZ |
737 | unsigned long last_power_cycle; |
738 | unsigned long last_power_on; | |
739 | unsigned long last_backlight_off; | |
5d42f82a | 740 | |
01527b31 CT |
741 | struct notifier_block edp_notifier; |
742 | ||
a4a5d2f8 VS |
743 | /* |
744 | * Pipe whose power sequencer is currently locked into | |
745 | * this port. Only relevant on VLV/CHV. | |
746 | */ | |
747 | enum pipe pps_pipe; | |
36b5f425 | 748 | struct edp_power_seq pps_delays; |
a4a5d2f8 | 749 | |
0e32b39c DA |
750 | bool can_mst; /* this port supports mst */ |
751 | bool is_mst; | |
752 | int active_mst_links; | |
753 | /* connector directly attached - won't be use for modeset in mst world */ | |
dd06f90e | 754 | struct intel_connector *attached_connector; |
ec5b01dd | 755 | |
0e32b39c DA |
756 | /* mst connector list */ |
757 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
758 | struct drm_dp_mst_topology_mgr mst_mgr; | |
759 | ||
ec5b01dd | 760 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
761 | /* |
762 | * This function returns the value we have to program the AUX_CTL | |
763 | * register with to kick off an AUX transaction. | |
764 | */ | |
765 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
766 | bool has_aux_irq, | |
767 | int send_bytes, | |
768 | uint32_t aux_clock_divider); | |
4e96c977 | 769 | bool train_set_valid; |
c5d5ab7a TP |
770 | |
771 | /* Displayport compliance testing */ | |
772 | unsigned long compliance_test_type; | |
559be30c TP |
773 | unsigned long compliance_test_data; |
774 | bool compliance_test_active; | |
54d63ca6 SK |
775 | }; |
776 | ||
da63a9f2 PZ |
777 | struct intel_digital_port { |
778 | struct intel_encoder base; | |
174edf1f | 779 | enum port port; |
bcf53de4 | 780 | u32 saved_port_bits; |
da63a9f2 PZ |
781 | struct intel_dp dp; |
782 | struct intel_hdmi hdmi; | |
b2c5c181 | 783 | enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool); |
b0b33846 | 784 | bool release_cl2_override; |
da63a9f2 PZ |
785 | }; |
786 | ||
0e32b39c DA |
787 | struct intel_dp_mst_encoder { |
788 | struct intel_encoder base; | |
789 | enum pipe pipe; | |
790 | struct intel_digital_port *primary; | |
791 | void *port; /* store this opaque as its illegal to dereference it */ | |
792 | }; | |
793 | ||
65d64cc5 | 794 | static inline enum dpio_channel |
89b667f8 JB |
795 | vlv_dport_to_channel(struct intel_digital_port *dport) |
796 | { | |
797 | switch (dport->port) { | |
798 | case PORT_B: | |
00fc31b7 | 799 | case PORT_D: |
e4607fcf | 800 | return DPIO_CH0; |
89b667f8 | 801 | case PORT_C: |
e4607fcf | 802 | return DPIO_CH1; |
89b667f8 JB |
803 | default: |
804 | BUG(); | |
805 | } | |
806 | } | |
807 | ||
65d64cc5 VS |
808 | static inline enum dpio_phy |
809 | vlv_dport_to_phy(struct intel_digital_port *dport) | |
810 | { | |
811 | switch (dport->port) { | |
812 | case PORT_B: | |
813 | case PORT_C: | |
814 | return DPIO_PHY0; | |
815 | case PORT_D: | |
816 | return DPIO_PHY1; | |
817 | default: | |
818 | BUG(); | |
819 | } | |
820 | } | |
821 | ||
822 | static inline enum dpio_channel | |
eb69b0e5 CML |
823 | vlv_pipe_to_channel(enum pipe pipe) |
824 | { | |
825 | switch (pipe) { | |
826 | case PIPE_A: | |
827 | case PIPE_C: | |
828 | return DPIO_CH0; | |
829 | case PIPE_B: | |
830 | return DPIO_CH1; | |
831 | default: | |
832 | BUG(); | |
833 | } | |
834 | } | |
835 | ||
f875c15a CW |
836 | static inline struct drm_crtc * |
837 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
838 | { | |
839 | struct drm_i915_private *dev_priv = dev->dev_private; | |
840 | return dev_priv->pipe_to_crtc_mapping[pipe]; | |
841 | } | |
842 | ||
417ae147 CW |
843 | static inline struct drm_crtc * |
844 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
845 | { | |
846 | struct drm_i915_private *dev_priv = dev->dev_private; | |
847 | return dev_priv->plane_to_crtc_mapping[plane]; | |
848 | } | |
849 | ||
4e5359cd SF |
850 | struct intel_unpin_work { |
851 | struct work_struct work; | |
b4a98e57 | 852 | struct drm_crtc *crtc; |
ab8d6675 | 853 | struct drm_framebuffer *old_fb; |
05394f39 | 854 | struct drm_i915_gem_object *pending_flip_obj; |
4e5359cd | 855 | struct drm_pending_vblank_event *event; |
e7d841ca CW |
856 | atomic_t pending; |
857 | #define INTEL_FLIP_INACTIVE 0 | |
858 | #define INTEL_FLIP_PENDING 1 | |
859 | #define INTEL_FLIP_COMPLETE 2 | |
75f7f3ec VS |
860 | u32 flip_count; |
861 | u32 gtt_offset; | |
f06cc1b9 | 862 | struct drm_i915_gem_request *flip_queued_req; |
d6bbafa1 CW |
863 | int flip_queued_vblank; |
864 | int flip_ready_vblank; | |
4e5359cd SF |
865 | bool enable_stall_check; |
866 | }; | |
867 | ||
5f1aae65 PZ |
868 | struct intel_load_detect_pipe { |
869 | struct drm_framebuffer *release_fb; | |
870 | bool load_detect_temp; | |
871 | int dpms_mode; | |
872 | }; | |
79e53945 | 873 | |
5f1aae65 PZ |
874 | static inline struct intel_encoder * |
875 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
876 | { |
877 | return to_intel_connector(connector)->encoder; | |
878 | } | |
879 | ||
da63a9f2 PZ |
880 | static inline struct intel_digital_port * |
881 | enc_to_dig_port(struct drm_encoder *encoder) | |
882 | { | |
883 | return container_of(encoder, struct intel_digital_port, base.base); | |
9ff8c9ba ID |
884 | } |
885 | ||
0e32b39c DA |
886 | static inline struct intel_dp_mst_encoder * |
887 | enc_to_mst(struct drm_encoder *encoder) | |
888 | { | |
889 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
890 | } | |
891 | ||
9ff8c9ba ID |
892 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
893 | { | |
894 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
895 | } |
896 | ||
897 | static inline struct intel_digital_port * | |
898 | dp_to_dig_port(struct intel_dp *intel_dp) | |
899 | { | |
900 | return container_of(intel_dp, struct intel_digital_port, dp); | |
901 | } | |
902 | ||
903 | static inline struct intel_digital_port * | |
904 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
905 | { | |
906 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
907 | } |
908 | ||
6af31a65 DL |
909 | /* |
910 | * Returns the number of planes for this pipe, ie the number of sprites + 1 | |
911 | * (primary plane). This doesn't count the cursor plane then. | |
912 | */ | |
913 | static inline unsigned int intel_num_planes(struct intel_crtc *crtc) | |
914 | { | |
915 | return INTEL_INFO(crtc->base.dev)->num_sprites[crtc->pipe] + 1; | |
916 | } | |
5f1aae65 | 917 | |
47339cd9 | 918 | /* intel_fifo_underrun.c */ |
a72e4c9f | 919 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 | 920 | enum pipe pipe, bool enable); |
a72e4c9f | 921 | bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 PZ |
922 | enum transcoder pch_transcoder, |
923 | bool enable); | |
1f7247c0 DV |
924 | void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, |
925 | enum pipe pipe); | |
926 | void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, | |
927 | enum transcoder pch_transcoder); | |
a72e4c9f | 928 | void i9xx_check_fifo_underruns(struct drm_i915_private *dev_priv); |
47339cd9 DV |
929 | |
930 | /* i915_irq.c */ | |
480c8033 DV |
931 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
932 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
933 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
934 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
3cc134e3 | 935 | void gen6_reset_rps_interrupts(struct drm_device *dev); |
b900b949 ID |
936 | void gen6_enable_rps_interrupts(struct drm_device *dev); |
937 | void gen6_disable_rps_interrupts(struct drm_device *dev); | |
59d02a1f | 938 | u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask); |
b963291c DV |
939 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv); |
940 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv); | |
9df7575f JB |
941 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
942 | { | |
943 | /* | |
944 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
945 | * this is the only thing we need to check. | |
946 | */ | |
2aeb7d3a | 947 | return dev_priv->pm.irqs_enabled; |
9df7575f JB |
948 | } |
949 | ||
a225f079 | 950 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
4c6c03be DL |
951 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
952 | unsigned int pipe_mask); | |
5f1aae65 | 953 | |
5f1aae65 | 954 | /* intel_crt.c */ |
87440425 | 955 | void intel_crt_init(struct drm_device *dev); |
5f1aae65 PZ |
956 | |
957 | ||
958 | /* intel_ddi.c */ | |
87440425 PZ |
959 | void intel_prepare_ddi(struct drm_device *dev); |
960 | void hsw_fdi_link_train(struct drm_crtc *crtc); | |
961 | void intel_ddi_init(struct drm_device *dev, enum port port); | |
962 | enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder); | |
963 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); | |
87440425 PZ |
964 | void intel_ddi_pll_init(struct drm_device *dev); |
965 | void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); | |
966 | void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, | |
967 | enum transcoder cpu_transcoder); | |
968 | void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); | |
969 | void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
190f68c5 ACO |
970 | bool intel_ddi_pll_select(struct intel_crtc *crtc, |
971 | struct intel_crtc_state *crtc_state); | |
87440425 PZ |
972 | void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
973 | void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder); | |
974 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); | |
975 | void intel_ddi_fdi_disable(struct drm_crtc *crtc); | |
976 | void intel_ddi_get_config(struct intel_encoder *encoder, | |
5cec258b | 977 | struct intel_crtc_state *pipe_config); |
bcddf610 S |
978 | struct intel_encoder * |
979 | intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state); | |
5f1aae65 | 980 | |
44905a27 | 981 | void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder); |
0e32b39c | 982 | void intel_ddi_clock_get(struct intel_encoder *encoder, |
5cec258b | 983 | struct intel_crtc_state *pipe_config); |
0e32b39c | 984 | void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state); |
f8896f5d | 985 | uint32_t ddi_signal_levels(struct intel_dp *intel_dp); |
5f1aae65 | 986 | |
b680c37a | 987 | /* intel_frontbuffer.c */ |
f99d7069 | 988 | void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj, |
a4001f1b | 989 | enum fb_op_origin origin); |
f99d7069 DV |
990 | void intel_frontbuffer_flip_prepare(struct drm_device *dev, |
991 | unsigned frontbuffer_bits); | |
992 | void intel_frontbuffer_flip_complete(struct drm_device *dev, | |
993 | unsigned frontbuffer_bits); | |
f99d7069 | 994 | void intel_frontbuffer_flip(struct drm_device *dev, |
fdbff928 | 995 | unsigned frontbuffer_bits); |
6761dd31 TU |
996 | unsigned int intel_fb_align_height(struct drm_device *dev, |
997 | unsigned int height, | |
998 | uint32_t pixel_format, | |
999 | uint64_t fb_format_modifier); | |
de152b62 RV |
1000 | void intel_fb_obj_flush(struct drm_i915_gem_object *obj, bool retire, |
1001 | enum fb_op_origin origin); | |
b321803d DL |
1002 | u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier, |
1003 | uint32_t pixel_format); | |
b680c37a | 1004 | |
7c10a2b5 JN |
1005 | /* intel_audio.c */ |
1006 | void intel_init_audio(struct drm_device *dev); | |
69bfe1a9 JN |
1007 | void intel_audio_codec_enable(struct intel_encoder *encoder); |
1008 | void intel_audio_codec_disable(struct intel_encoder *encoder); | |
58fddc28 ID |
1009 | void i915_audio_component_init(struct drm_i915_private *dev_priv); |
1010 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv); | |
7c10a2b5 | 1011 | |
b680c37a | 1012 | /* intel_display.c */ |
65a3fea0 | 1013 | extern const struct drm_plane_funcs intel_plane_funcs; |
b680c37a DV |
1014 | bool intel_has_pending_fb_unpin(struct drm_device *dev); |
1015 | int intel_pch_rawclk(struct drm_device *dev); | |
79e50a4f | 1016 | int intel_hrawclk(struct drm_device *dev); |
b680c37a | 1017 | void intel_mark_busy(struct drm_device *dev); |
87440425 PZ |
1018 | void intel_mark_idle(struct drm_device *dev); |
1019 | void intel_crtc_restore_mode(struct drm_crtc *crtc); | |
70e0bd74 | 1020 | int intel_display_suspend(struct drm_device *dev); |
87440425 | 1021 | void intel_encoder_destroy(struct drm_encoder *encoder); |
08d9bc92 ACO |
1022 | int intel_connector_init(struct intel_connector *); |
1023 | struct intel_connector *intel_connector_alloc(void); | |
87440425 | 1024 | bool intel_connector_get_hw_state(struct intel_connector *connector); |
87440425 PZ |
1025 | void intel_connector_attach_encoder(struct intel_connector *connector, |
1026 | struct intel_encoder *encoder); | |
1027 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector); | |
1028 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
1029 | struct drm_crtc *crtc); | |
752aa88a | 1030 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector); |
08d7b3d1 CW |
1031 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
1032 | struct drm_file *file_priv); | |
87440425 PZ |
1033 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1034 | enum pipe pipe); | |
4093561b | 1035 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type); |
4f905cf9 DV |
1036 | static inline void |
1037 | intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
1038 | { | |
1039 | drm_wait_one_vblank(dev, pipe); | |
1040 | } | |
87440425 | 1041 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf | 1042 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1043 | struct intel_digital_port *dport, |
1044 | unsigned int expected_mask); | |
87440425 PZ |
1045 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
1046 | struct drm_display_mode *mode, | |
51fd371b RC |
1047 | struct intel_load_detect_pipe *old, |
1048 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1049 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
1050 | struct intel_load_detect_pipe *old, |
1051 | struct drm_modeset_acquire_ctx *ctx); | |
850c4cdc TU |
1052 | int intel_pin_and_fence_fb_obj(struct drm_plane *plane, |
1053 | struct drm_framebuffer *fb, | |
82bc3b2d | 1054 | const struct drm_plane_state *plane_state, |
91af127f JH |
1055 | struct intel_engine_cs *pipelined, |
1056 | struct drm_i915_gem_request **pipelined_request); | |
a8bb6818 DV |
1057 | struct drm_framebuffer * |
1058 | __intel_framebuffer_create(struct drm_device *dev, | |
87440425 PZ |
1059 | struct drm_mode_fb_cmd2 *mode_cmd, |
1060 | struct drm_i915_gem_object *obj); | |
87440425 PZ |
1061 | void intel_prepare_page_flip(struct drm_device *dev, int plane); |
1062 | void intel_finish_page_flip(struct drm_device *dev, int pipe); | |
1063 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane); | |
d6bbafa1 | 1064 | void intel_check_page_flip(struct drm_device *dev, int pipe); |
6beb8c23 | 1065 | int intel_prepare_plane_fb(struct drm_plane *plane, |
d136dfee TU |
1066 | struct drm_framebuffer *fb, |
1067 | const struct drm_plane_state *new_state); | |
38f3ce3a | 1068 | void intel_cleanup_plane_fb(struct drm_plane *plane, |
d136dfee TU |
1069 | struct drm_framebuffer *fb, |
1070 | const struct drm_plane_state *old_state); | |
a98b3431 MR |
1071 | int intel_plane_atomic_get_property(struct drm_plane *plane, |
1072 | const struct drm_plane_state *state, | |
1073 | struct drm_property *property, | |
1074 | uint64_t *val); | |
1075 | int intel_plane_atomic_set_property(struct drm_plane *plane, | |
1076 | struct drm_plane_state *state, | |
1077 | struct drm_property *property, | |
1078 | uint64_t val); | |
da20eabd ML |
1079 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
1080 | struct drm_plane_state *plane_state); | |
716c2e55 | 1081 | |
50470bb0 TU |
1082 | unsigned int |
1083 | intel_tile_height(struct drm_device *dev, uint32_t pixel_format, | |
1084 | uint64_t fb_format_modifier); | |
1085 | ||
121920fa TU |
1086 | static inline bool |
1087 | intel_rotation_90_or_270(unsigned int rotation) | |
1088 | { | |
1089 | return rotation & (BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270)); | |
1090 | } | |
1091 | ||
3b7a5119 SJ |
1092 | void intel_create_rotation_property(struct drm_device *dev, |
1093 | struct intel_plane *plane); | |
1094 | ||
716c2e55 | 1095 | /* shared dpll functions */ |
5f1aae65 | 1096 | struct intel_shared_dpll *intel_crtc_to_shared_dpll(struct intel_crtc *crtc); |
55607e8a DV |
1097 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
1098 | struct intel_shared_dpll *pll, | |
1099 | bool state); | |
1100 | #define assert_shared_dpll_enabled(d, p) assert_shared_dpll(d, p, true) | |
1101 | #define assert_shared_dpll_disabled(d, p) assert_shared_dpll(d, p, false) | |
190f68c5 ACO |
1102 | struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc, |
1103 | struct intel_crtc_state *state); | |
716c2e55 | 1104 | |
d288f65f VS |
1105 | void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, |
1106 | const struct dpll *dpll); | |
1107 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe); | |
1108 | ||
716c2e55 | 1109 | /* modesetting asserts */ |
b680c37a DV |
1110 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1111 | enum pipe pipe); | |
55607e8a DV |
1112 | void assert_pll(struct drm_i915_private *dev_priv, |
1113 | enum pipe pipe, bool state); | |
1114 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
1115 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
1116 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, | |
1117 | enum pipe pipe, bool state); | |
1118 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
1119 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 1120 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
1121 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
1122 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
4e9a86b6 VS |
1123 | unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv, |
1124 | int *x, int *y, | |
87440425 PZ |
1125 | unsigned int tiling_mode, |
1126 | unsigned int bpp, | |
1127 | unsigned int pitch); | |
7514747d VS |
1128 | void intel_prepare_reset(struct drm_device *dev); |
1129 | void intel_finish_reset(struct drm_device *dev); | |
a14cb6fc PZ |
1130 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
1131 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
f8437dd1 VK |
1132 | void broxton_init_cdclk(struct drm_device *dev); |
1133 | void broxton_uninit_cdclk(struct drm_device *dev); | |
5c6706e5 VK |
1134 | void broxton_ddi_phy_init(struct drm_device *dev); |
1135 | void broxton_ddi_phy_uninit(struct drm_device *dev); | |
664326f8 SK |
1136 | void bxt_enable_dc9(struct drm_i915_private *dev_priv); |
1137 | void bxt_disable_dc9(struct drm_i915_private *dev_priv); | |
5d96d8af DL |
1138 | void skl_init_cdclk(struct drm_i915_private *dev_priv); |
1139 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
87440425 | 1140 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
5cec258b | 1141 | struct intel_crtc_state *pipe_config); |
fe3cd48d | 1142 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n); |
87440425 PZ |
1143 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
1144 | void | |
5cec258b | 1145 | ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config, |
5f1aae65 | 1146 | int dotclock); |
5ab7b0b7 ID |
1147 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
1148 | intel_clock_t *best_clock); | |
dccbea3b ID |
1149 | int chv_calc_dpll_params(int refclk, intel_clock_t *pll_clock); |
1150 | ||
87440425 | 1151 | bool intel_crtc_active(struct drm_crtc *crtc); |
20bc8673 VS |
1152 | void hsw_enable_ips(struct intel_crtc *crtc); |
1153 | void hsw_disable_ips(struct intel_crtc *crtc); | |
319be8ae ID |
1154 | enum intel_display_power_domain |
1155 | intel_display_port_power_domain(struct intel_encoder *intel_encoder); | |
f6a83288 | 1156 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 1157 | struct intel_crtc_state *pipe_config); |
46a55d30 | 1158 | void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc); |
e2fcdaa9 | 1159 | void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file); |
86adf9d7 | 1160 | |
e435d6e5 | 1161 | int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state); |
6156a456 | 1162 | int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state); |
8ea30864 | 1163 | |
121920fa TU |
1164 | unsigned long intel_plane_obj_offset(struct intel_plane *intel_plane, |
1165 | struct drm_i915_gem_object *obj); | |
6156a456 CK |
1166 | u32 skl_plane_ctl_format(uint32_t pixel_format); |
1167 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier); | |
1168 | u32 skl_plane_ctl_rotation(unsigned int rotation); | |
121920fa | 1169 | |
eb805623 DV |
1170 | /* intel_csr.c */ |
1171 | void intel_csr_ucode_init(struct drm_device *dev); | |
dc174300 SS |
1172 | enum csr_state intel_csr_load_status_get(struct drm_i915_private *dev_priv); |
1173 | void intel_csr_load_status_set(struct drm_i915_private *dev_priv, | |
1174 | enum csr_state state); | |
eb805623 DV |
1175 | void intel_csr_load_program(struct drm_device *dev); |
1176 | void intel_csr_ucode_fini(struct drm_device *dev); | |
5aefb239 | 1177 | void assert_csr_loaded(struct drm_i915_private *dev_priv); |
eb805623 | 1178 | |
5f1aae65 | 1179 | /* intel_dp.c */ |
87440425 PZ |
1180 | void intel_dp_init(struct drm_device *dev, int output_reg, enum port port); |
1181 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, | |
1182 | struct intel_connector *intel_connector); | |
901c2daf VS |
1183 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
1184 | const struct intel_crtc_state *pipe_config); | |
87440425 PZ |
1185 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
1186 | void intel_dp_complete_link_train(struct intel_dp *intel_dp); | |
1187 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); | |
1188 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
1189 | void intel_dp_encoder_destroy(struct drm_encoder *encoder); | |
d2e216d0 | 1190 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc); |
87440425 | 1191 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
5cec258b | 1192 | struct intel_crtc_state *pipe_config); |
5d8a7752 | 1193 | bool intel_dp_is_edp(struct drm_device *dev, enum port port); |
b2c5c181 DV |
1194 | enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
1195 | bool long_hpd); | |
4be73780 DV |
1196 | void intel_edp_backlight_on(struct intel_dp *intel_dp); |
1197 | void intel_edp_backlight_off(struct intel_dp *intel_dp); | |
24f3e092 | 1198 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 DV |
1199 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
1200 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
0e32b39c DA |
1201 | void intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector); |
1202 | void intel_dp_mst_suspend(struct drm_device *dev); | |
1203 | void intel_dp_mst_resume(struct drm_device *dev); | |
50fec21a | 1204 | int intel_dp_max_link_rate(struct intel_dp *intel_dp); |
ed4e9c1d | 1205 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate); |
0e32b39c | 1206 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); |
773538e8 | 1207 | void vlv_power_sequencer_reset(struct drm_i915_private *dev_priv); |
0bc12bcb | 1208 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes); |
4a3b8769 | 1209 | void intel_plane_destroy(struct drm_plane *plane); |
c395578e VK |
1210 | void intel_edp_drrs_enable(struct intel_dp *intel_dp); |
1211 | void intel_edp_drrs_disable(struct intel_dp *intel_dp); | |
a93fad0f VK |
1212 | void intel_edp_drrs_invalidate(struct drm_device *dev, |
1213 | unsigned frontbuffer_bits); | |
1214 | void intel_edp_drrs_flush(struct drm_device *dev, unsigned frontbuffer_bits); | |
6fa2d197 | 1215 | void hsw_dp_set_ddi_pll_sel(struct intel_crtc_state *pipe_config); |
0bc12bcb | 1216 | |
0e32b39c DA |
1217 | /* intel_dp_mst.c */ |
1218 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
1219 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
5f1aae65 | 1220 | /* intel_dsi.c */ |
4328633d | 1221 | void intel_dsi_init(struct drm_device *dev); |
5f1aae65 PZ |
1222 | |
1223 | ||
1224 | /* intel_dvo.c */ | |
87440425 | 1225 | void intel_dvo_init(struct drm_device *dev); |
5f1aae65 PZ |
1226 | |
1227 | ||
0632fef6 | 1228 | /* legacy fbdev emulation in intel_fbdev.c */ |
0695726e | 1229 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
4520f53a | 1230 | extern int intel_fbdev_init(struct drm_device *dev); |
d1d70677 | 1231 | extern void intel_fbdev_initial_config(void *data, async_cookie_t cookie); |
4520f53a | 1232 | extern void intel_fbdev_fini(struct drm_device *dev); |
82e3b8c1 | 1233 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
1234 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
1235 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
1236 | #else |
1237 | static inline int intel_fbdev_init(struct drm_device *dev) | |
1238 | { | |
1239 | return 0; | |
1240 | } | |
5f1aae65 | 1241 | |
d1d70677 | 1242 | static inline void intel_fbdev_initial_config(void *data, async_cookie_t cookie) |
4520f53a DV |
1243 | { |
1244 | } | |
1245 | ||
1246 | static inline void intel_fbdev_fini(struct drm_device *dev) | |
1247 | { | |
1248 | } | |
1249 | ||
82e3b8c1 | 1250 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
1251 | { |
1252 | } | |
1253 | ||
0632fef6 | 1254 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
1255 | { |
1256 | } | |
1257 | #endif | |
5f1aae65 | 1258 | |
7ff0ebcc | 1259 | /* intel_fbc.c */ |
7733b49b PZ |
1260 | bool intel_fbc_enabled(struct drm_i915_private *dev_priv); |
1261 | void intel_fbc_update(struct drm_i915_private *dev_priv); | |
7ff0ebcc | 1262 | void intel_fbc_init(struct drm_i915_private *dev_priv); |
7733b49b | 1263 | void intel_fbc_disable(struct drm_i915_private *dev_priv); |
25ad93fd | 1264 | void intel_fbc_disable_crtc(struct intel_crtc *crtc); |
dbef0f15 PZ |
1265 | void intel_fbc_invalidate(struct drm_i915_private *dev_priv, |
1266 | unsigned int frontbuffer_bits, | |
1267 | enum fb_op_origin origin); | |
1268 | void intel_fbc_flush(struct drm_i915_private *dev_priv, | |
6f4551fe | 1269 | unsigned int frontbuffer_bits, enum fb_op_origin origin); |
2e8144a5 | 1270 | const char *intel_no_fbc_reason_str(enum no_fbc_reason reason); |
7733b49b | 1271 | void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv); |
7ff0ebcc | 1272 | |
5f1aae65 | 1273 | /* intel_hdmi.c */ |
87440425 PZ |
1274 | void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port); |
1275 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, | |
1276 | struct intel_connector *intel_connector); | |
1277 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
1278 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
5cec258b | 1279 | struct intel_crtc_state *pipe_config); |
5f1aae65 PZ |
1280 | |
1281 | ||
1282 | /* intel_lvds.c */ | |
87440425 PZ |
1283 | void intel_lvds_init(struct drm_device *dev); |
1284 | bool intel_is_dual_link_lvds(struct drm_device *dev); | |
5f1aae65 PZ |
1285 | |
1286 | ||
1287 | /* intel_modes.c */ | |
1288 | int intel_connector_update_modes(struct drm_connector *connector, | |
87440425 | 1289 | struct edid *edid); |
5f1aae65 | 1290 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
87440425 PZ |
1291 | void intel_attach_force_audio_property(struct drm_connector *connector); |
1292 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
5f1aae65 PZ |
1293 | |
1294 | ||
1295 | /* intel_overlay.c */ | |
87440425 PZ |
1296 | void intel_setup_overlay(struct drm_device *dev); |
1297 | void intel_cleanup_overlay(struct drm_device *dev); | |
1298 | int intel_overlay_switch_off(struct intel_overlay *overlay); | |
1299 | int intel_overlay_put_image(struct drm_device *dev, void *data, | |
1300 | struct drm_file *file_priv); | |
1301 | int intel_overlay_attrs(struct drm_device *dev, void *data, | |
1302 | struct drm_file *file_priv); | |
1362b776 | 1303 | void intel_overlay_reset(struct drm_i915_private *dev_priv); |
5f1aae65 PZ |
1304 | |
1305 | ||
1306 | /* intel_panel.c */ | |
87440425 | 1307 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
1308 | struct drm_display_mode *fixed_mode, |
1309 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
1310 | void intel_panel_fini(struct intel_panel *panel); |
1311 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
1312 | struct drm_display_mode *adjusted_mode); | |
1313 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1314 | struct intel_crtc_state *pipe_config, |
87440425 PZ |
1315 | int fitting_mode); |
1316 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1317 | struct intel_crtc_state *pipe_config, |
87440425 | 1318 | int fitting_mode); |
6dda730e JN |
1319 | void intel_panel_set_backlight_acpi(struct intel_connector *connector, |
1320 | u32 level, u32 max); | |
6517d273 | 1321 | int intel_panel_setup_backlight(struct drm_connector *connector, enum pipe pipe); |
752aa88a JB |
1322 | void intel_panel_enable_backlight(struct intel_connector *connector); |
1323 | void intel_panel_disable_backlight(struct intel_connector *connector); | |
db31af1d | 1324 | void intel_panel_destroy_backlight(struct drm_connector *connector); |
7bd688cd | 1325 | void intel_panel_init_backlight_funcs(struct drm_device *dev); |
87440425 | 1326 | enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
ec9ed197 VK |
1327 | extern struct drm_display_mode *intel_find_panel_downclock( |
1328 | struct drm_device *dev, | |
1329 | struct drm_display_mode *fixed_mode, | |
1330 | struct drm_connector *connector); | |
0962c3c9 VS |
1331 | void intel_backlight_register(struct drm_device *dev); |
1332 | void intel_backlight_unregister(struct drm_device *dev); | |
1333 | ||
5f1aae65 | 1334 | |
0bc12bcb | 1335 | /* intel_psr.c */ |
0bc12bcb RV |
1336 | void intel_psr_enable(struct intel_dp *intel_dp); |
1337 | void intel_psr_disable(struct intel_dp *intel_dp); | |
1338 | void intel_psr_invalidate(struct drm_device *dev, | |
20c8838b | 1339 | unsigned frontbuffer_bits); |
0bc12bcb | 1340 | void intel_psr_flush(struct drm_device *dev, |
169de131 RV |
1341 | unsigned frontbuffer_bits, |
1342 | enum fb_op_origin origin); | |
0bc12bcb | 1343 | void intel_psr_init(struct drm_device *dev); |
20c8838b DV |
1344 | void intel_psr_single_frame_update(struct drm_device *dev, |
1345 | unsigned frontbuffer_bits); | |
0bc12bcb | 1346 | |
9c065a7d DV |
1347 | /* intel_runtime_pm.c */ |
1348 | int intel_power_domains_init(struct drm_i915_private *); | |
f458ebbc | 1349 | void intel_power_domains_fini(struct drm_i915_private *); |
9c065a7d | 1350 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv); |
f458ebbc | 1351 | void intel_runtime_pm_enable(struct drm_i915_private *dev_priv); |
9c065a7d | 1352 | |
f458ebbc DV |
1353 | bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, |
1354 | enum intel_display_power_domain domain); | |
1355 | bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, | |
1356 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1357 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
1358 | enum intel_display_power_domain domain); | |
1359 | void intel_display_power_put(struct drm_i915_private *dev_priv, | |
1360 | enum intel_display_power_domain domain); | |
1361 | void intel_aux_display_runtime_get(struct drm_i915_private *dev_priv); | |
1362 | void intel_aux_display_runtime_put(struct drm_i915_private *dev_priv); | |
1363 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); | |
1364 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); | |
1365 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); | |
1366 | ||
d9bc89d9 DV |
1367 | void intel_display_set_init_power(struct drm_i915_private *dev, bool enable); |
1368 | ||
e0fce78f VS |
1369 | void chv_phy_powergate_lanes(struct intel_encoder *encoder, |
1370 | bool override, unsigned int mask); | |
b0b33846 VS |
1371 | bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy, |
1372 | enum dpio_channel ch, bool override); | |
e0fce78f VS |
1373 | |
1374 | ||
5f1aae65 | 1375 | /* intel_pm.c */ |
87440425 PZ |
1376 | void intel_init_clock_gating(struct drm_device *dev); |
1377 | void intel_suspend_hw(struct drm_device *dev); | |
546c81fd | 1378 | int ilk_wm_max_level(const struct drm_device *dev); |
87440425 PZ |
1379 | void intel_update_watermarks(struct drm_crtc *crtc); |
1380 | void intel_update_sprite_watermarks(struct drm_plane *plane, | |
1381 | struct drm_crtc *crtc, | |
ed57cb8a DL |
1382 | uint32_t sprite_width, |
1383 | uint32_t sprite_height, | |
1384 | int pixel_size, | |
87440425 PZ |
1385 | bool enabled, bool scaled); |
1386 | void intel_init_pm(struct drm_device *dev); | |
f742a552 | 1387 | void intel_pm_setup(struct drm_device *dev); |
87440425 PZ |
1388 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); |
1389 | void intel_gpu_ips_teardown(void); | |
ae48434c ID |
1390 | void intel_init_gt_powersave(struct drm_device *dev); |
1391 | void intel_cleanup_gt_powersave(struct drm_device *dev); | |
87440425 PZ |
1392 | void intel_enable_gt_powersave(struct drm_device *dev); |
1393 | void intel_disable_gt_powersave(struct drm_device *dev); | |
156c7ca0 | 1394 | void intel_suspend_gt_powersave(struct drm_device *dev); |
c6df39b5 | 1395 | void intel_reset_gt_powersave(struct drm_device *dev); |
c67a470b | 1396 | void gen6_update_ring_freq(struct drm_device *dev); |
43cf3bf0 CW |
1397 | void gen6_rps_busy(struct drm_i915_private *dev_priv); |
1398 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv); | |
076e29f2 | 1399 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
1854d5ca | 1400 | void gen6_rps_boost(struct drm_i915_private *dev_priv, |
e61b9958 CW |
1401 | struct intel_rps_client *rps, |
1402 | unsigned long submitted); | |
6ad790c0 | 1403 | void intel_queue_rps_boost_for_request(struct drm_device *dev, |
eed29a5b | 1404 | struct drm_i915_gem_request *req); |
6eb1a681 | 1405 | void vlv_wm_get_hw_state(struct drm_device *dev); |
243e6a44 | 1406 | void ilk_wm_get_hw_state(struct drm_device *dev); |
3078999f | 1407 | void skl_wm_get_hw_state(struct drm_device *dev); |
08db6652 DL |
1408 | void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv, |
1409 | struct skl_ddb_allocation *ddb /* out */); | |
8cfb3407 | 1410 | uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config); |
72662e10 | 1411 | |
5f1aae65 | 1412 | /* intel_sdvo.c */ |
87440425 | 1413 | bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob); |
96a02917 | 1414 | |
2b28bb1b | 1415 | |
5f1aae65 | 1416 | /* intel_sprite.c */ |
87440425 | 1417 | int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
87440425 PZ |
1418 | int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
1419 | struct drm_file *file_priv); | |
34e0adbb ML |
1420 | void intel_pipe_update_start(struct intel_crtc *crtc); |
1421 | void intel_pipe_update_end(struct intel_crtc *crtc); | |
5f1aae65 PZ |
1422 | |
1423 | /* intel_tv.c */ | |
87440425 | 1424 | void intel_tv_init(struct drm_device *dev); |
20ddf665 | 1425 | |
ea2c67bb | 1426 | /* intel_atomic.c */ |
2545e4a6 MR |
1427 | int intel_connector_atomic_get_property(struct drm_connector *connector, |
1428 | const struct drm_connector_state *state, | |
1429 | struct drm_property *property, | |
1430 | uint64_t *val); | |
1356837e MR |
1431 | struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc); |
1432 | void intel_crtc_destroy_state(struct drm_crtc *crtc, | |
1433 | struct drm_crtc_state *state); | |
de419ab6 ML |
1434 | struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev); |
1435 | void intel_atomic_state_clear(struct drm_atomic_state *); | |
1436 | struct intel_shared_dpll_config * | |
1437 | intel_atomic_get_shared_dpll_state(struct drm_atomic_state *s); | |
1438 | ||
10f81c19 ACO |
1439 | static inline struct intel_crtc_state * |
1440 | intel_atomic_get_crtc_state(struct drm_atomic_state *state, | |
1441 | struct intel_crtc *crtc) | |
1442 | { | |
1443 | struct drm_crtc_state *crtc_state; | |
1444 | crtc_state = drm_atomic_get_crtc_state(state, &crtc->base); | |
1445 | if (IS_ERR(crtc_state)) | |
0b6cc188 | 1446 | return ERR_CAST(crtc_state); |
10f81c19 ACO |
1447 | |
1448 | return to_intel_crtc_state(crtc_state); | |
1449 | } | |
d03c93d4 CK |
1450 | int intel_atomic_setup_scalers(struct drm_device *dev, |
1451 | struct intel_crtc *intel_crtc, | |
1452 | struct intel_crtc_state *crtc_state); | |
5ee67f1c MR |
1453 | |
1454 | /* intel_atomic_plane.c */ | |
8e7d688b | 1455 | struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane); |
ea2c67bb MR |
1456 | struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane); |
1457 | void intel_plane_destroy_state(struct drm_plane *plane, | |
1458 | struct drm_plane_state *state); | |
1459 | extern const struct drm_plane_helper_funcs intel_plane_helper_funcs; | |
1460 | ||
79e53945 | 1461 | #endif /* __INTEL_DRV_H__ */ |