Commit | Line | Data |
---|---|---|
7d57382e EA |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2009 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Jesse Barnes <jesse.barnes@intel.com> | |
27 | */ | |
28 | ||
29 | #include <linux/i2c.h> | |
5a0e3ad6 | 30 | #include <linux/slab.h> |
7d57382e | 31 | #include <linux/delay.h> |
178f736a | 32 | #include <linux/hdmi.h> |
760285e7 | 33 | #include <drm/drmP.h> |
c6f95f27 | 34 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
35 | #include <drm/drm_crtc.h> |
36 | #include <drm/drm_edid.h> | |
7d57382e | 37 | #include "intel_drv.h" |
760285e7 | 38 | #include <drm/i915_drm.h> |
7d57382e EA |
39 | #include "i915_drv.h" |
40 | ||
30add22d PZ |
41 | static struct drm_device *intel_hdmi_to_dev(struct intel_hdmi *intel_hdmi) |
42 | { | |
da63a9f2 | 43 | return hdmi_to_dig_port(intel_hdmi)->base.base.dev; |
30add22d PZ |
44 | } |
45 | ||
afba0188 DV |
46 | static void |
47 | assert_hdmi_port_disabled(struct intel_hdmi *intel_hdmi) | |
48 | { | |
30add22d | 49 | struct drm_device *dev = intel_hdmi_to_dev(intel_hdmi); |
afba0188 DV |
50 | struct drm_i915_private *dev_priv = dev->dev_private; |
51 | uint32_t enabled_bits; | |
52 | ||
affa9354 | 53 | enabled_bits = HAS_DDI(dev) ? DDI_BUF_CTL_ENABLE : SDVO_ENABLE; |
afba0188 | 54 | |
b242b7f7 | 55 | WARN(I915_READ(intel_hdmi->hdmi_reg) & enabled_bits, |
afba0188 DV |
56 | "HDMI port enabled, expecting disabled\n"); |
57 | } | |
58 | ||
f5bbfca3 | 59 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder) |
ea5b213a | 60 | { |
da63a9f2 PZ |
61 | struct intel_digital_port *intel_dig_port = |
62 | container_of(encoder, struct intel_digital_port, base.base); | |
63 | return &intel_dig_port->hdmi; | |
ea5b213a CW |
64 | } |
65 | ||
df0e9248 CW |
66 | static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector) |
67 | { | |
da63a9f2 | 68 | return enc_to_intel_hdmi(&intel_attached_encoder(connector)->base); |
df0e9248 CW |
69 | } |
70 | ||
178f736a | 71 | static u32 g4x_infoframe_index(enum hdmi_infoframe_type type) |
3c17fe4b | 72 | { |
178f736a DL |
73 | switch (type) { |
74 | case HDMI_INFOFRAME_TYPE_AVI: | |
ed517fbb | 75 | return VIDEO_DIP_SELECT_AVI; |
178f736a | 76 | case HDMI_INFOFRAME_TYPE_SPD: |
ed517fbb | 77 | return VIDEO_DIP_SELECT_SPD; |
c8bb75af LD |
78 | case HDMI_INFOFRAME_TYPE_VENDOR: |
79 | return VIDEO_DIP_SELECT_VENDOR; | |
45187ace | 80 | default: |
178f736a | 81 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
ed517fbb | 82 | return 0; |
45187ace | 83 | } |
45187ace JB |
84 | } |
85 | ||
178f736a | 86 | static u32 g4x_infoframe_enable(enum hdmi_infoframe_type type) |
45187ace | 87 | { |
178f736a DL |
88 | switch (type) { |
89 | case HDMI_INFOFRAME_TYPE_AVI: | |
ed517fbb | 90 | return VIDEO_DIP_ENABLE_AVI; |
178f736a | 91 | case HDMI_INFOFRAME_TYPE_SPD: |
ed517fbb | 92 | return VIDEO_DIP_ENABLE_SPD; |
c8bb75af LD |
93 | case HDMI_INFOFRAME_TYPE_VENDOR: |
94 | return VIDEO_DIP_ENABLE_VENDOR; | |
fa193ff7 | 95 | default: |
178f736a | 96 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
ed517fbb | 97 | return 0; |
fa193ff7 | 98 | } |
fa193ff7 PZ |
99 | } |
100 | ||
178f736a | 101 | static u32 hsw_infoframe_enable(enum hdmi_infoframe_type type) |
2da8af54 | 102 | { |
178f736a DL |
103 | switch (type) { |
104 | case HDMI_INFOFRAME_TYPE_AVI: | |
2da8af54 | 105 | return VIDEO_DIP_ENABLE_AVI_HSW; |
178f736a | 106 | case HDMI_INFOFRAME_TYPE_SPD: |
2da8af54 | 107 | return VIDEO_DIP_ENABLE_SPD_HSW; |
c8bb75af LD |
108 | case HDMI_INFOFRAME_TYPE_VENDOR: |
109 | return VIDEO_DIP_ENABLE_VS_HSW; | |
2da8af54 | 110 | default: |
178f736a | 111 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
2da8af54 PZ |
112 | return 0; |
113 | } | |
114 | } | |
115 | ||
178f736a | 116 | static u32 hsw_infoframe_data_reg(enum hdmi_infoframe_type type, |
a57c774a AK |
117 | enum transcoder cpu_transcoder, |
118 | struct drm_i915_private *dev_priv) | |
2da8af54 | 119 | { |
178f736a DL |
120 | switch (type) { |
121 | case HDMI_INFOFRAME_TYPE_AVI: | |
7d9bcebe | 122 | return HSW_TVIDEO_DIP_AVI_DATA(cpu_transcoder); |
178f736a | 123 | case HDMI_INFOFRAME_TYPE_SPD: |
7d9bcebe | 124 | return HSW_TVIDEO_DIP_SPD_DATA(cpu_transcoder); |
c8bb75af LD |
125 | case HDMI_INFOFRAME_TYPE_VENDOR: |
126 | return HSW_TVIDEO_DIP_VS_DATA(cpu_transcoder); | |
2da8af54 | 127 | default: |
178f736a | 128 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
2da8af54 PZ |
129 | return 0; |
130 | } | |
131 | } | |
132 | ||
a3da1df7 | 133 | static void g4x_write_infoframe(struct drm_encoder *encoder, |
178f736a | 134 | enum hdmi_infoframe_type type, |
fff63867 | 135 | const void *frame, ssize_t len) |
45187ace | 136 | { |
fff63867 | 137 | const uint32_t *data = frame; |
3c17fe4b DH |
138 | struct drm_device *dev = encoder->dev; |
139 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22509ec8 | 140 | u32 val = I915_READ(VIDEO_DIP_CTL); |
178f736a | 141 | int i; |
3c17fe4b | 142 | |
822974ae PZ |
143 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
144 | ||
1d4f85ac | 145 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 146 | val |= g4x_infoframe_index(type); |
22509ec8 | 147 | |
178f736a | 148 | val &= ~g4x_infoframe_enable(type); |
45187ace | 149 | |
22509ec8 | 150 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b | 151 | |
9d9740f0 | 152 | mmiowb(); |
45187ace | 153 | for (i = 0; i < len; i += 4) { |
3c17fe4b DH |
154 | I915_WRITE(VIDEO_DIP_DATA, *data); |
155 | data++; | |
156 | } | |
adf00b26 PZ |
157 | /* Write every possible data byte to force correct ECC calculation. */ |
158 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
159 | I915_WRITE(VIDEO_DIP_DATA, 0); | |
9d9740f0 | 160 | mmiowb(); |
3c17fe4b | 161 | |
178f736a | 162 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 163 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 164 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 165 | |
22509ec8 | 166 | I915_WRITE(VIDEO_DIP_CTL, val); |
9d9740f0 | 167 | POSTING_READ(VIDEO_DIP_CTL); |
3c17fe4b DH |
168 | } |
169 | ||
e43823ec JB |
170 | static bool g4x_infoframe_enabled(struct drm_encoder *encoder) |
171 | { | |
172 | struct drm_device *dev = encoder->dev; | |
173 | struct drm_i915_private *dev_priv = dev->dev_private; | |
89a35ecd | 174 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
e43823ec JB |
175 | u32 val = I915_READ(VIDEO_DIP_CTL); |
176 | ||
89a35ecd JB |
177 | if (VIDEO_DIP_PORT(intel_dig_port->port) == (val & VIDEO_DIP_PORT_MASK)) |
178 | return val & VIDEO_DIP_ENABLE; | |
179 | ||
180 | return false; | |
e43823ec JB |
181 | } |
182 | ||
fdf1250a | 183 | static void ibx_write_infoframe(struct drm_encoder *encoder, |
178f736a | 184 | enum hdmi_infoframe_type type, |
fff63867 | 185 | const void *frame, ssize_t len) |
fdf1250a | 186 | { |
fff63867 | 187 | const uint32_t *data = frame; |
fdf1250a PZ |
188 | struct drm_device *dev = encoder->dev; |
189 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 190 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 191 | int i, reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
fdf1250a PZ |
192 | u32 val = I915_READ(reg); |
193 | ||
822974ae PZ |
194 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
195 | ||
fdf1250a | 196 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 197 | val |= g4x_infoframe_index(type); |
fdf1250a | 198 | |
178f736a | 199 | val &= ~g4x_infoframe_enable(type); |
fdf1250a PZ |
200 | |
201 | I915_WRITE(reg, val); | |
202 | ||
9d9740f0 | 203 | mmiowb(); |
fdf1250a PZ |
204 | for (i = 0; i < len; i += 4) { |
205 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
206 | data++; | |
207 | } | |
adf00b26 PZ |
208 | /* Write every possible data byte to force correct ECC calculation. */ |
209 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
210 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 211 | mmiowb(); |
fdf1250a | 212 | |
178f736a | 213 | val |= g4x_infoframe_enable(type); |
fdf1250a | 214 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 215 | val |= VIDEO_DIP_FREQ_VSYNC; |
fdf1250a PZ |
216 | |
217 | I915_WRITE(reg, val); | |
9d9740f0 | 218 | POSTING_READ(reg); |
fdf1250a PZ |
219 | } |
220 | ||
e43823ec JB |
221 | static bool ibx_infoframe_enabled(struct drm_encoder *encoder) |
222 | { | |
223 | struct drm_device *dev = encoder->dev; | |
224 | struct drm_i915_private *dev_priv = dev->dev_private; | |
225 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
226 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
227 | u32 val = I915_READ(reg); | |
228 | ||
229 | return val & VIDEO_DIP_ENABLE; | |
230 | } | |
231 | ||
fdf1250a | 232 | static void cpt_write_infoframe(struct drm_encoder *encoder, |
178f736a | 233 | enum hdmi_infoframe_type type, |
fff63867 | 234 | const void *frame, ssize_t len) |
b055c8f3 | 235 | { |
fff63867 | 236 | const uint32_t *data = frame; |
b055c8f3 JB |
237 | struct drm_device *dev = encoder->dev; |
238 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 239 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 240 | int i, reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
22509ec8 | 241 | u32 val = I915_READ(reg); |
b055c8f3 | 242 | |
822974ae PZ |
243 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
244 | ||
64a8fc01 | 245 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 246 | val |= g4x_infoframe_index(type); |
45187ace | 247 | |
ecb97851 PZ |
248 | /* The DIP control register spec says that we need to update the AVI |
249 | * infoframe without clearing its enable bit */ | |
178f736a DL |
250 | if (type != HDMI_INFOFRAME_TYPE_AVI) |
251 | val &= ~g4x_infoframe_enable(type); | |
ecb97851 | 252 | |
22509ec8 | 253 | I915_WRITE(reg, val); |
45187ace | 254 | |
9d9740f0 | 255 | mmiowb(); |
45187ace | 256 | for (i = 0; i < len; i += 4) { |
b055c8f3 JB |
257 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); |
258 | data++; | |
259 | } | |
adf00b26 PZ |
260 | /* Write every possible data byte to force correct ECC calculation. */ |
261 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
262 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 263 | mmiowb(); |
b055c8f3 | 264 | |
178f736a | 265 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 266 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 267 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 268 | |
22509ec8 | 269 | I915_WRITE(reg, val); |
9d9740f0 | 270 | POSTING_READ(reg); |
45187ace | 271 | } |
90b107c8 | 272 | |
e43823ec JB |
273 | static bool cpt_infoframe_enabled(struct drm_encoder *encoder) |
274 | { | |
275 | struct drm_device *dev = encoder->dev; | |
276 | struct drm_i915_private *dev_priv = dev->dev_private; | |
277 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
278 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
279 | u32 val = I915_READ(reg); | |
280 | ||
281 | return val & VIDEO_DIP_ENABLE; | |
282 | } | |
283 | ||
90b107c8 | 284 | static void vlv_write_infoframe(struct drm_encoder *encoder, |
178f736a | 285 | enum hdmi_infoframe_type type, |
fff63867 | 286 | const void *frame, ssize_t len) |
90b107c8 | 287 | { |
fff63867 | 288 | const uint32_t *data = frame; |
90b107c8 SK |
289 | struct drm_device *dev = encoder->dev; |
290 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 291 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 292 | int i, reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
22509ec8 | 293 | u32 val = I915_READ(reg); |
90b107c8 | 294 | |
822974ae PZ |
295 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
296 | ||
90b107c8 | 297 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 298 | val |= g4x_infoframe_index(type); |
22509ec8 | 299 | |
178f736a | 300 | val &= ~g4x_infoframe_enable(type); |
90b107c8 | 301 | |
22509ec8 | 302 | I915_WRITE(reg, val); |
90b107c8 | 303 | |
9d9740f0 | 304 | mmiowb(); |
90b107c8 SK |
305 | for (i = 0; i < len; i += 4) { |
306 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
307 | data++; | |
308 | } | |
adf00b26 PZ |
309 | /* Write every possible data byte to force correct ECC calculation. */ |
310 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
311 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 312 | mmiowb(); |
90b107c8 | 313 | |
178f736a | 314 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 315 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 316 | val |= VIDEO_DIP_FREQ_VSYNC; |
90b107c8 | 317 | |
22509ec8 | 318 | I915_WRITE(reg, val); |
9d9740f0 | 319 | POSTING_READ(reg); |
90b107c8 SK |
320 | } |
321 | ||
e43823ec JB |
322 | static bool vlv_infoframe_enabled(struct drm_encoder *encoder) |
323 | { | |
324 | struct drm_device *dev = encoder->dev; | |
325 | struct drm_i915_private *dev_priv = dev->dev_private; | |
326 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
535afa2e | 327 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
e43823ec JB |
328 | int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
329 | u32 val = I915_READ(reg); | |
330 | ||
eeea3e67 | 331 | if (VIDEO_DIP_PORT(intel_dig_port->port) == (val & VIDEO_DIP_PORT_MASK)) |
535afa2e JB |
332 | return val & VIDEO_DIP_ENABLE; |
333 | ||
334 | return false; | |
e43823ec JB |
335 | } |
336 | ||
8c5f5f7c | 337 | static void hsw_write_infoframe(struct drm_encoder *encoder, |
178f736a | 338 | enum hdmi_infoframe_type type, |
fff63867 | 339 | const void *frame, ssize_t len) |
8c5f5f7c | 340 | { |
fff63867 | 341 | const uint32_t *data = frame; |
2da8af54 PZ |
342 | struct drm_device *dev = encoder->dev; |
343 | struct drm_i915_private *dev_priv = dev->dev_private; | |
344 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
6e3c9717 | 345 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
178f736a DL |
346 | u32 data_reg; |
347 | int i; | |
2da8af54 | 348 | u32 val = I915_READ(ctl_reg); |
8c5f5f7c | 349 | |
178f736a | 350 | data_reg = hsw_infoframe_data_reg(type, |
6e3c9717 | 351 | intel_crtc->config->cpu_transcoder, |
a57c774a | 352 | dev_priv); |
2da8af54 PZ |
353 | if (data_reg == 0) |
354 | return; | |
355 | ||
178f736a | 356 | val &= ~hsw_infoframe_enable(type); |
2da8af54 PZ |
357 | I915_WRITE(ctl_reg, val); |
358 | ||
9d9740f0 | 359 | mmiowb(); |
2da8af54 PZ |
360 | for (i = 0; i < len; i += 4) { |
361 | I915_WRITE(data_reg + i, *data); | |
362 | data++; | |
363 | } | |
adf00b26 PZ |
364 | /* Write every possible data byte to force correct ECC calculation. */ |
365 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
366 | I915_WRITE(data_reg + i, 0); | |
9d9740f0 | 367 | mmiowb(); |
8c5f5f7c | 368 | |
178f736a | 369 | val |= hsw_infoframe_enable(type); |
2da8af54 | 370 | I915_WRITE(ctl_reg, val); |
9d9740f0 | 371 | POSTING_READ(ctl_reg); |
8c5f5f7c ED |
372 | } |
373 | ||
e43823ec JB |
374 | static bool hsw_infoframe_enabled(struct drm_encoder *encoder) |
375 | { | |
376 | struct drm_device *dev = encoder->dev; | |
377 | struct drm_i915_private *dev_priv = dev->dev_private; | |
378 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
6e3c9717 | 379 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
e43823ec JB |
380 | u32 val = I915_READ(ctl_reg); |
381 | ||
382 | return val & (VIDEO_DIP_ENABLE_AVI_HSW | VIDEO_DIP_ENABLE_SPD_HSW | | |
383 | VIDEO_DIP_ENABLE_VS_HSW); | |
384 | } | |
385 | ||
5adaea79 DL |
386 | /* |
387 | * The data we write to the DIP data buffer registers is 1 byte bigger than the | |
388 | * HDMI infoframe size because of an ECC/reserved byte at position 3 (starting | |
389 | * at 0). It's also a byte used by DisplayPort so the same DIP registers can be | |
390 | * used for both technologies. | |
391 | * | |
392 | * DW0: Reserved/ECC/DP | HB2 | HB1 | HB0 | |
393 | * DW1: DB3 | DB2 | DB1 | DB0 | |
394 | * DW2: DB7 | DB6 | DB5 | DB4 | |
395 | * DW3: ... | |
396 | * | |
397 | * (HB is Header Byte, DB is Data Byte) | |
398 | * | |
399 | * The hdmi pack() functions don't know about that hardware specific hole so we | |
400 | * trick them by giving an offset into the buffer and moving back the header | |
401 | * bytes by one. | |
402 | */ | |
9198ee5b DL |
403 | static void intel_write_infoframe(struct drm_encoder *encoder, |
404 | union hdmi_infoframe *frame) | |
45187ace JB |
405 | { |
406 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
5adaea79 DL |
407 | uint8_t buffer[VIDEO_DIP_DATA_SIZE]; |
408 | ssize_t len; | |
45187ace | 409 | |
5adaea79 DL |
410 | /* see comment above for the reason for this offset */ |
411 | len = hdmi_infoframe_pack(frame, buffer + 1, sizeof(buffer) - 1); | |
412 | if (len < 0) | |
413 | return; | |
414 | ||
415 | /* Insert the 'hole' (see big comment above) at position 3 */ | |
416 | buffer[0] = buffer[1]; | |
417 | buffer[1] = buffer[2]; | |
418 | buffer[2] = buffer[3]; | |
419 | buffer[3] = 0; | |
420 | len++; | |
45187ace | 421 | |
5adaea79 | 422 | intel_hdmi->write_infoframe(encoder, frame->any.type, buffer, len); |
45187ace JB |
423 | } |
424 | ||
687f4d06 | 425 | static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder, |
c846b619 | 426 | struct drm_display_mode *adjusted_mode) |
45187ace | 427 | { |
abedc077 | 428 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
50f3b016 | 429 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
5adaea79 DL |
430 | union hdmi_infoframe frame; |
431 | int ret; | |
45187ace | 432 | |
94a11ddc VK |
433 | /* Set user selected PAR to incoming mode's member */ |
434 | adjusted_mode->picture_aspect_ratio = intel_hdmi->aspect_ratio; | |
435 | ||
5adaea79 DL |
436 | ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi, |
437 | adjusted_mode); | |
438 | if (ret < 0) { | |
439 | DRM_ERROR("couldn't fill AVI infoframe\n"); | |
440 | return; | |
441 | } | |
c846b619 | 442 | |
abedc077 | 443 | if (intel_hdmi->rgb_quant_range_selectable) { |
6e3c9717 | 444 | if (intel_crtc->config->limited_color_range) |
5adaea79 DL |
445 | frame.avi.quantization_range = |
446 | HDMI_QUANTIZATION_RANGE_LIMITED; | |
abedc077 | 447 | else |
5adaea79 DL |
448 | frame.avi.quantization_range = |
449 | HDMI_QUANTIZATION_RANGE_FULL; | |
abedc077 VS |
450 | } |
451 | ||
9198ee5b | 452 | intel_write_infoframe(encoder, &frame); |
b055c8f3 JB |
453 | } |
454 | ||
687f4d06 | 455 | static void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder) |
c0864cb3 | 456 | { |
5adaea79 DL |
457 | union hdmi_infoframe frame; |
458 | int ret; | |
459 | ||
460 | ret = hdmi_spd_infoframe_init(&frame.spd, "Intel", "Integrated gfx"); | |
461 | if (ret < 0) { | |
462 | DRM_ERROR("couldn't fill SPD infoframe\n"); | |
463 | return; | |
464 | } | |
c0864cb3 | 465 | |
5adaea79 | 466 | frame.spd.sdi = HDMI_SPD_SDI_PC; |
c0864cb3 | 467 | |
9198ee5b | 468 | intel_write_infoframe(encoder, &frame); |
c0864cb3 JB |
469 | } |
470 | ||
c8bb75af LD |
471 | static void |
472 | intel_hdmi_set_hdmi_infoframe(struct drm_encoder *encoder, | |
473 | struct drm_display_mode *adjusted_mode) | |
474 | { | |
475 | union hdmi_infoframe frame; | |
476 | int ret; | |
477 | ||
478 | ret = drm_hdmi_vendor_infoframe_from_display_mode(&frame.vendor.hdmi, | |
479 | adjusted_mode); | |
480 | if (ret < 0) | |
481 | return; | |
482 | ||
483 | intel_write_infoframe(encoder, &frame); | |
484 | } | |
485 | ||
687f4d06 | 486 | static void g4x_set_infoframes(struct drm_encoder *encoder, |
6897b4b5 | 487 | bool enable, |
687f4d06 PZ |
488 | struct drm_display_mode *adjusted_mode) |
489 | { | |
0c14c7f9 | 490 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
69fde0a6 VS |
491 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
492 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
493 | u32 reg = VIDEO_DIP_CTL; |
494 | u32 val = I915_READ(reg); | |
822cdc52 | 495 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 496 | |
afba0188 DV |
497 | assert_hdmi_port_disabled(intel_hdmi); |
498 | ||
0c14c7f9 PZ |
499 | /* If the registers were not initialized yet, they might be zeroes, |
500 | * which means we're selecting the AVI DIP and we're setting its | |
501 | * frequency to once. This seems to really confuse the HW and make | |
502 | * things stop working (the register spec says the AVI always needs to | |
503 | * be sent every VSync). So here we avoid writing to the register more | |
504 | * than we need and also explicitly select the AVI DIP and explicitly | |
505 | * set its frequency to every VSync. Avoiding to write it twice seems to | |
506 | * be enough to solve the problem, but being defensive shouldn't hurt us | |
507 | * either. */ | |
508 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
509 | ||
6897b4b5 | 510 | if (!enable) { |
0c14c7f9 PZ |
511 | if (!(val & VIDEO_DIP_ENABLE)) |
512 | return; | |
513 | val &= ~VIDEO_DIP_ENABLE; | |
514 | I915_WRITE(reg, val); | |
9d9740f0 | 515 | POSTING_READ(reg); |
0c14c7f9 PZ |
516 | return; |
517 | } | |
518 | ||
72b78c9d PZ |
519 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
520 | if (val & VIDEO_DIP_ENABLE) { | |
521 | val &= ~VIDEO_DIP_ENABLE; | |
522 | I915_WRITE(reg, val); | |
9d9740f0 | 523 | POSTING_READ(reg); |
72b78c9d PZ |
524 | } |
525 | val &= ~VIDEO_DIP_PORT_MASK; | |
526 | val |= port; | |
527 | } | |
528 | ||
822974ae | 529 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 | 530 | val &= ~VIDEO_DIP_ENABLE_VENDOR; |
822974ae | 531 | |
f278d972 | 532 | I915_WRITE(reg, val); |
9d9740f0 | 533 | POSTING_READ(reg); |
f278d972 | 534 | |
687f4d06 PZ |
535 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
536 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 537 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
538 | } |
539 | ||
540 | static void ibx_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 541 | bool enable, |
687f4d06 PZ |
542 | struct drm_display_mode *adjusted_mode) |
543 | { | |
0c14c7f9 PZ |
544 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
545 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
69fde0a6 VS |
546 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
547 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
548 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
549 | u32 val = I915_READ(reg); | |
822cdc52 | 550 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 551 | |
afba0188 DV |
552 | assert_hdmi_port_disabled(intel_hdmi); |
553 | ||
0c14c7f9 PZ |
554 | /* See the big comment in g4x_set_infoframes() */ |
555 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
556 | ||
6897b4b5 | 557 | if (!enable) { |
0c14c7f9 PZ |
558 | if (!(val & VIDEO_DIP_ENABLE)) |
559 | return; | |
560 | val &= ~VIDEO_DIP_ENABLE; | |
561 | I915_WRITE(reg, val); | |
9d9740f0 | 562 | POSTING_READ(reg); |
0c14c7f9 PZ |
563 | return; |
564 | } | |
565 | ||
72b78c9d PZ |
566 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
567 | if (val & VIDEO_DIP_ENABLE) { | |
568 | val &= ~VIDEO_DIP_ENABLE; | |
569 | I915_WRITE(reg, val); | |
9d9740f0 | 570 | POSTING_READ(reg); |
72b78c9d PZ |
571 | } |
572 | val &= ~VIDEO_DIP_PORT_MASK; | |
573 | val |= port; | |
574 | } | |
575 | ||
822974ae | 576 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 PZ |
577 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
578 | VIDEO_DIP_ENABLE_GCP); | |
822974ae | 579 | |
f278d972 | 580 | I915_WRITE(reg, val); |
9d9740f0 | 581 | POSTING_READ(reg); |
f278d972 | 582 | |
687f4d06 PZ |
583 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
584 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 585 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
586 | } |
587 | ||
588 | static void cpt_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 589 | bool enable, |
687f4d06 PZ |
590 | struct drm_display_mode *adjusted_mode) |
591 | { | |
0c14c7f9 PZ |
592 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
593 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
594 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
595 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
596 | u32 val = I915_READ(reg); | |
597 | ||
afba0188 DV |
598 | assert_hdmi_port_disabled(intel_hdmi); |
599 | ||
0c14c7f9 PZ |
600 | /* See the big comment in g4x_set_infoframes() */ |
601 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
602 | ||
6897b4b5 | 603 | if (!enable) { |
0c14c7f9 PZ |
604 | if (!(val & VIDEO_DIP_ENABLE)) |
605 | return; | |
606 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI); | |
607 | I915_WRITE(reg, val); | |
9d9740f0 | 608 | POSTING_READ(reg); |
0c14c7f9 PZ |
609 | return; |
610 | } | |
611 | ||
822974ae PZ |
612 | /* Set both together, unset both together: see the spec. */ |
613 | val |= VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI; | |
0dd87d20 PZ |
614 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
615 | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
616 | |
617 | I915_WRITE(reg, val); | |
9d9740f0 | 618 | POSTING_READ(reg); |
822974ae | 619 | |
687f4d06 PZ |
620 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
621 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 622 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
623 | } |
624 | ||
625 | static void vlv_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 626 | bool enable, |
687f4d06 PZ |
627 | struct drm_display_mode *adjusted_mode) |
628 | { | |
0c14c7f9 | 629 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
6a2b8021 | 630 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
0c14c7f9 PZ |
631 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
632 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
633 | u32 reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
634 | u32 val = I915_READ(reg); | |
6a2b8021 | 635 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 636 | |
afba0188 DV |
637 | assert_hdmi_port_disabled(intel_hdmi); |
638 | ||
0c14c7f9 PZ |
639 | /* See the big comment in g4x_set_infoframes() */ |
640 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
641 | ||
6897b4b5 | 642 | if (!enable) { |
0c14c7f9 PZ |
643 | if (!(val & VIDEO_DIP_ENABLE)) |
644 | return; | |
645 | val &= ~VIDEO_DIP_ENABLE; | |
646 | I915_WRITE(reg, val); | |
9d9740f0 | 647 | POSTING_READ(reg); |
0c14c7f9 PZ |
648 | return; |
649 | } | |
650 | ||
6a2b8021 JB |
651 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
652 | if (val & VIDEO_DIP_ENABLE) { | |
653 | val &= ~VIDEO_DIP_ENABLE; | |
654 | I915_WRITE(reg, val); | |
655 | POSTING_READ(reg); | |
656 | } | |
657 | val &= ~VIDEO_DIP_PORT_MASK; | |
658 | val |= port; | |
659 | } | |
660 | ||
822974ae | 661 | val |= VIDEO_DIP_ENABLE; |
4d47dfb8 JB |
662 | val &= ~(VIDEO_DIP_ENABLE_AVI | VIDEO_DIP_ENABLE_VENDOR | |
663 | VIDEO_DIP_ENABLE_GAMUT | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
664 | |
665 | I915_WRITE(reg, val); | |
9d9740f0 | 666 | POSTING_READ(reg); |
822974ae | 667 | |
687f4d06 PZ |
668 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
669 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 670 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
671 | } |
672 | ||
673 | static void hsw_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 674 | bool enable, |
687f4d06 PZ |
675 | struct drm_display_mode *adjusted_mode) |
676 | { | |
0c14c7f9 PZ |
677 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
678 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
679 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
6e3c9717 | 680 | u32 reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
0dd87d20 | 681 | u32 val = I915_READ(reg); |
0c14c7f9 | 682 | |
afba0188 DV |
683 | assert_hdmi_port_disabled(intel_hdmi); |
684 | ||
6897b4b5 | 685 | if (!enable) { |
0c14c7f9 | 686 | I915_WRITE(reg, 0); |
9d9740f0 | 687 | POSTING_READ(reg); |
0c14c7f9 PZ |
688 | return; |
689 | } | |
690 | ||
0dd87d20 PZ |
691 | val &= ~(VIDEO_DIP_ENABLE_VSC_HSW | VIDEO_DIP_ENABLE_GCP_HSW | |
692 | VIDEO_DIP_ENABLE_VS_HSW | VIDEO_DIP_ENABLE_GMP_HSW); | |
693 | ||
694 | I915_WRITE(reg, val); | |
9d9740f0 | 695 | POSTING_READ(reg); |
0dd87d20 | 696 | |
687f4d06 PZ |
697 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
698 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 699 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
700 | } |
701 | ||
4cde8a21 | 702 | static void intel_hdmi_prepare(struct intel_encoder *encoder) |
7d57382e | 703 | { |
c59423a3 | 704 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 705 | struct drm_i915_private *dev_priv = dev->dev_private; |
c59423a3 DV |
706 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
707 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
6e3c9717 | 708 | struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
b242b7f7 | 709 | u32 hdmi_val; |
7d57382e | 710 | |
b242b7f7 | 711 | hdmi_val = SDVO_ENCODING_HDMI; |
2af2c490 | 712 | if (!HAS_PCH_SPLIT(dev)) |
b242b7f7 | 713 | hdmi_val |= intel_hdmi->color_range; |
b599c0bc | 714 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
b242b7f7 | 715 | hdmi_val |= SDVO_VSYNC_ACTIVE_HIGH; |
b599c0bc | 716 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
b242b7f7 | 717 | hdmi_val |= SDVO_HSYNC_ACTIVE_HIGH; |
7d57382e | 718 | |
6e3c9717 | 719 | if (crtc->config->pipe_bpp > 24) |
4f3a8bc7 | 720 | hdmi_val |= HDMI_COLOR_FORMAT_12bpc; |
020f6704 | 721 | else |
4f3a8bc7 | 722 | hdmi_val |= SDVO_COLOR_FORMAT_8bpc; |
020f6704 | 723 | |
6e3c9717 | 724 | if (crtc->config->has_hdmi_sink) |
dc0fa718 | 725 | hdmi_val |= HDMI_MODE_SELECT_HDMI; |
2e3d6006 | 726 | |
75770564 | 727 | if (HAS_PCH_CPT(dev)) |
c59423a3 | 728 | hdmi_val |= SDVO_PIPE_SEL_CPT(crtc->pipe); |
44f37d1f CML |
729 | else if (IS_CHERRYVIEW(dev)) |
730 | hdmi_val |= SDVO_PIPE_SEL_CHV(crtc->pipe); | |
dc0fa718 | 731 | else |
c59423a3 | 732 | hdmi_val |= SDVO_PIPE_SEL(crtc->pipe); |
7d57382e | 733 | |
b242b7f7 PZ |
734 | I915_WRITE(intel_hdmi->hdmi_reg, hdmi_val); |
735 | POSTING_READ(intel_hdmi->hdmi_reg); | |
7d57382e EA |
736 | } |
737 | ||
85234cdc DV |
738 | static bool intel_hdmi_get_hw_state(struct intel_encoder *encoder, |
739 | enum pipe *pipe) | |
7d57382e | 740 | { |
85234cdc | 741 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 742 | struct drm_i915_private *dev_priv = dev->dev_private; |
85234cdc | 743 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
6d129bea | 744 | enum intel_display_power_domain power_domain; |
85234cdc DV |
745 | u32 tmp; |
746 | ||
6d129bea | 747 | power_domain = intel_display_port_power_domain(encoder); |
f458ebbc | 748 | if (!intel_display_power_is_enabled(dev_priv, power_domain)) |
6d129bea ID |
749 | return false; |
750 | ||
b242b7f7 | 751 | tmp = I915_READ(intel_hdmi->hdmi_reg); |
85234cdc DV |
752 | |
753 | if (!(tmp & SDVO_ENABLE)) | |
754 | return false; | |
755 | ||
756 | if (HAS_PCH_CPT(dev)) | |
757 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
71485e0a VS |
758 | else if (IS_CHERRYVIEW(dev)) |
759 | *pipe = SDVO_PORT_TO_PIPE_CHV(tmp); | |
85234cdc DV |
760 | else |
761 | *pipe = PORT_TO_PIPE(tmp); | |
762 | ||
763 | return true; | |
764 | } | |
765 | ||
045ac3b5 | 766 | static void intel_hdmi_get_config(struct intel_encoder *encoder, |
5cec258b | 767 | struct intel_crtc_state *pipe_config) |
045ac3b5 JB |
768 | { |
769 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
8c875fca VS |
770 | struct drm_device *dev = encoder->base.dev; |
771 | struct drm_i915_private *dev_priv = dev->dev_private; | |
045ac3b5 | 772 | u32 tmp, flags = 0; |
18442d08 | 773 | int dotclock; |
045ac3b5 JB |
774 | |
775 | tmp = I915_READ(intel_hdmi->hdmi_reg); | |
776 | ||
777 | if (tmp & SDVO_HSYNC_ACTIVE_HIGH) | |
778 | flags |= DRM_MODE_FLAG_PHSYNC; | |
779 | else | |
780 | flags |= DRM_MODE_FLAG_NHSYNC; | |
781 | ||
782 | if (tmp & SDVO_VSYNC_ACTIVE_HIGH) | |
783 | flags |= DRM_MODE_FLAG_PVSYNC; | |
784 | else | |
785 | flags |= DRM_MODE_FLAG_NVSYNC; | |
786 | ||
6897b4b5 DV |
787 | if (tmp & HDMI_MODE_SELECT_HDMI) |
788 | pipe_config->has_hdmi_sink = true; | |
789 | ||
e43823ec JB |
790 | if (intel_hdmi->infoframe_enabled(&encoder->base)) |
791 | pipe_config->has_infoframe = true; | |
792 | ||
c84db770 | 793 | if (tmp & SDVO_AUDIO_ENABLE) |
9ed109a7 DV |
794 | pipe_config->has_audio = true; |
795 | ||
8c875fca VS |
796 | if (!HAS_PCH_SPLIT(dev) && |
797 | tmp & HDMI_COLOR_RANGE_16_235) | |
798 | pipe_config->limited_color_range = true; | |
799 | ||
2d112de7 | 800 | pipe_config->base.adjusted_mode.flags |= flags; |
18442d08 VS |
801 | |
802 | if ((tmp & SDVO_COLOR_FORMAT_MASK) == HDMI_COLOR_FORMAT_12bpc) | |
803 | dotclock = pipe_config->port_clock * 2 / 3; | |
804 | else | |
805 | dotclock = pipe_config->port_clock; | |
806 | ||
807 | if (HAS_PCH_SPLIT(dev_priv->dev)) | |
808 | ironlake_check_encoder_dotclock(pipe_config, dotclock); | |
809 | ||
2d112de7 | 810 | pipe_config->base.adjusted_mode.crtc_clock = dotclock; |
045ac3b5 JB |
811 | } |
812 | ||
5ab432ef | 813 | static void intel_enable_hdmi(struct intel_encoder *encoder) |
7d57382e | 814 | { |
5ab432ef | 815 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 816 | struct drm_i915_private *dev_priv = dev->dev_private; |
dc0fa718 | 817 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
5ab432ef | 818 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
7d57382e | 819 | u32 temp; |
2deed761 WF |
820 | u32 enable_bits = SDVO_ENABLE; |
821 | ||
6e3c9717 | 822 | if (intel_crtc->config->has_audio) |
2deed761 | 823 | enable_bits |= SDVO_AUDIO_ENABLE; |
7d57382e | 824 | |
b242b7f7 | 825 | temp = I915_READ(intel_hdmi->hdmi_reg); |
d8a2d0e0 | 826 | |
7a87c289 | 827 | /* HW workaround for IBX, we need to move the port to transcoder A |
dc0fa718 PZ |
828 | * before disabling it, so restore the transcoder select bit here. */ |
829 | if (HAS_PCH_IBX(dev)) | |
830 | enable_bits |= SDVO_PIPE_SEL(intel_crtc->pipe); | |
7a87c289 | 831 | |
d8a2d0e0 ZW |
832 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
833 | * we do this anyway which shows more stable in testing. | |
834 | */ | |
c619eed4 | 835 | if (HAS_PCH_SPLIT(dev)) { |
b242b7f7 PZ |
836 | I915_WRITE(intel_hdmi->hdmi_reg, temp & ~SDVO_ENABLE); |
837 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 ZW |
838 | } |
839 | ||
5ab432ef DV |
840 | temp |= enable_bits; |
841 | ||
b242b7f7 PZ |
842 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
843 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
844 | |
845 | /* HW workaround, need to write this twice for issue that may result | |
846 | * in first write getting masked. | |
847 | */ | |
848 | if (HAS_PCH_SPLIT(dev)) { | |
b242b7f7 PZ |
849 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
850 | POSTING_READ(intel_hdmi->hdmi_reg); | |
7d57382e | 851 | } |
c1dec79a | 852 | |
6e3c9717 ACO |
853 | if (intel_crtc->config->has_audio) { |
854 | WARN_ON(!intel_crtc->config->has_hdmi_sink); | |
c1dec79a JN |
855 | DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n", |
856 | pipe_name(intel_crtc->pipe)); | |
857 | intel_audio_codec_enable(encoder); | |
858 | } | |
b76cf76b | 859 | } |
89b667f8 | 860 | |
b76cf76b JN |
861 | static void vlv_enable_hdmi(struct intel_encoder *encoder) |
862 | { | |
5ab432ef DV |
863 | } |
864 | ||
865 | static void intel_disable_hdmi(struct intel_encoder *encoder) | |
866 | { | |
867 | struct drm_device *dev = encoder->base.dev; | |
868 | struct drm_i915_private *dev_priv = dev->dev_private; | |
869 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
495a5bb8 | 870 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
5ab432ef | 871 | u32 temp; |
3cce574f | 872 | u32 enable_bits = SDVO_ENABLE | SDVO_AUDIO_ENABLE; |
5ab432ef | 873 | |
6e3c9717 | 874 | if (crtc->config->has_audio) |
495a5bb8 JN |
875 | intel_audio_codec_disable(encoder); |
876 | ||
b242b7f7 | 877 | temp = I915_READ(intel_hdmi->hdmi_reg); |
5ab432ef DV |
878 | |
879 | /* HW workaround for IBX, we need to move the port to transcoder A | |
880 | * before disabling it. */ | |
881 | if (HAS_PCH_IBX(dev)) { | |
882 | struct drm_crtc *crtc = encoder->base.crtc; | |
883 | int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1; | |
884 | ||
885 | if (temp & SDVO_PIPE_B_SELECT) { | |
886 | temp &= ~SDVO_PIPE_B_SELECT; | |
b242b7f7 PZ |
887 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
888 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
889 | |
890 | /* Again we need to write this twice. */ | |
b242b7f7 PZ |
891 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
892 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
893 | |
894 | /* Transcoder selection bits only update | |
895 | * effectively on vblank. */ | |
896 | if (crtc) | |
897 | intel_wait_for_vblank(dev, pipe); | |
898 | else | |
899 | msleep(50); | |
900 | } | |
7d57382e | 901 | } |
d8a2d0e0 | 902 | |
5ab432ef DV |
903 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
904 | * we do this anyway which shows more stable in testing. | |
905 | */ | |
906 | if (HAS_PCH_SPLIT(dev)) { | |
b242b7f7 PZ |
907 | I915_WRITE(intel_hdmi->hdmi_reg, temp & ~SDVO_ENABLE); |
908 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
909 | } |
910 | ||
911 | temp &= ~enable_bits; | |
d8a2d0e0 | 912 | |
b242b7f7 PZ |
913 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
914 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 ZW |
915 | |
916 | /* HW workaround, need to write this twice for issue that may result | |
917 | * in first write getting masked. | |
918 | */ | |
c619eed4 | 919 | if (HAS_PCH_SPLIT(dev)) { |
b242b7f7 PZ |
920 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
921 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 | 922 | } |
7d57382e EA |
923 | } |
924 | ||
40478455 | 925 | static int hdmi_portclock_limit(struct intel_hdmi *hdmi, bool respect_dvi_limit) |
7d148ef5 DV |
926 | { |
927 | struct drm_device *dev = intel_hdmi_to_dev(hdmi); | |
928 | ||
40478455 | 929 | if ((respect_dvi_limit && !hdmi->has_hdmi_sink) || IS_G4X(dev)) |
7d148ef5 | 930 | return 165000; |
e3c33578 | 931 | else if (IS_HASWELL(dev) || INTEL_INFO(dev)->gen >= 8) |
7d148ef5 DV |
932 | return 300000; |
933 | else | |
934 | return 225000; | |
935 | } | |
936 | ||
c19de8eb DL |
937 | static enum drm_mode_status |
938 | intel_hdmi_mode_valid(struct drm_connector *connector, | |
939 | struct drm_display_mode *mode) | |
7d57382e | 940 | { |
697c4078 CT |
941 | int clock = mode->clock; |
942 | ||
943 | if (mode->flags & DRM_MODE_FLAG_DBLCLK) | |
944 | clock *= 2; | |
945 | ||
946 | if (clock > hdmi_portclock_limit(intel_attached_hdmi(connector), | |
947 | true)) | |
7d57382e | 948 | return MODE_CLOCK_HIGH; |
697c4078 | 949 | if (clock < 20000) |
5cbba41d | 950 | return MODE_CLOCK_LOW; |
7d57382e EA |
951 | |
952 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
953 | return MODE_NO_DBLESCAN; | |
954 | ||
955 | return MODE_OK; | |
956 | } | |
957 | ||
77f06c86 | 958 | static bool hdmi_12bpc_possible(struct intel_crtc_state *crtc_state) |
71800632 | 959 | { |
77f06c86 ACO |
960 | struct drm_device *dev = crtc_state->base.crtc->dev; |
961 | struct drm_atomic_state *state; | |
71800632 | 962 | struct intel_encoder *encoder; |
77f06c86 | 963 | struct drm_connector_state *connector_state; |
71800632 | 964 | int count = 0, count_hdmi = 0; |
77f06c86 | 965 | int i; |
71800632 | 966 | |
f227ae9e | 967 | if (HAS_GMCH_DISPLAY(dev)) |
71800632 VS |
968 | return false; |
969 | ||
77f06c86 ACO |
970 | state = crtc_state->base.state; |
971 | ||
972 | for (i = 0; i < state->num_connector; i++) { | |
973 | if (!state->connectors[i]) | |
71800632 VS |
974 | continue; |
975 | ||
77f06c86 ACO |
976 | connector_state = state->connector_states[i]; |
977 | if (connector_state->crtc != crtc_state->base.crtc) | |
978 | continue; | |
979 | ||
980 | encoder = to_intel_encoder(connector_state->best_encoder); | |
981 | ||
71800632 VS |
982 | count_hdmi += encoder->type == INTEL_OUTPUT_HDMI; |
983 | count++; | |
984 | } | |
985 | ||
986 | /* | |
987 | * HDMI 12bpc affects the clocks, so it's only possible | |
988 | * when not cloning with other encoder types. | |
989 | */ | |
990 | return count_hdmi > 0 && count_hdmi == count; | |
991 | } | |
992 | ||
5bfe2ac0 | 993 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, |
5cec258b | 994 | struct intel_crtc_state *pipe_config) |
7d57382e | 995 | { |
5bfe2ac0 DV |
996 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
997 | struct drm_device *dev = encoder->base.dev; | |
2d112de7 ACO |
998 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
999 | int clock_12bpc = pipe_config->base.adjusted_mode.crtc_clock * 3 / 2; | |
40478455 | 1000 | int portclock_limit = hdmi_portclock_limit(intel_hdmi, false); |
e29c22c0 | 1001 | int desired_bpp; |
3685a8f3 | 1002 | |
6897b4b5 DV |
1003 | pipe_config->has_hdmi_sink = intel_hdmi->has_hdmi_sink; |
1004 | ||
e43823ec JB |
1005 | if (pipe_config->has_hdmi_sink) |
1006 | pipe_config->has_infoframe = true; | |
1007 | ||
55bc60db VS |
1008 | if (intel_hdmi->color_range_auto) { |
1009 | /* See CEA-861-E - 5.1 Default Encoding Parameters */ | |
6897b4b5 | 1010 | if (pipe_config->has_hdmi_sink && |
18316c8c | 1011 | drm_match_cea_mode(adjusted_mode) > 1) |
4f3a8bc7 | 1012 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
1013 | else |
1014 | intel_hdmi->color_range = 0; | |
1015 | } | |
1016 | ||
697c4078 CT |
1017 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) { |
1018 | pipe_config->pixel_multiplier = 2; | |
1019 | } | |
1020 | ||
3685a8f3 | 1021 | if (intel_hdmi->color_range) |
50f3b016 | 1022 | pipe_config->limited_color_range = true; |
3685a8f3 | 1023 | |
5bfe2ac0 DV |
1024 | if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev)) |
1025 | pipe_config->has_pch_encoder = true; | |
1026 | ||
9ed109a7 DV |
1027 | if (pipe_config->has_hdmi_sink && intel_hdmi->has_audio) |
1028 | pipe_config->has_audio = true; | |
1029 | ||
4e53c2e0 DV |
1030 | /* |
1031 | * HDMI is either 12 or 8, so if the display lets 10bpc sneak | |
1032 | * through, clamp it down. Note that g4x/vlv don't support 12bpc hdmi | |
325b9d04 DV |
1033 | * outputs. We also need to check that the higher clock still fits |
1034 | * within limits. | |
4e53c2e0 | 1035 | */ |
6897b4b5 | 1036 | if (pipe_config->pipe_bpp > 8*3 && pipe_config->has_hdmi_sink && |
71800632 | 1037 | clock_12bpc <= portclock_limit && |
77f06c86 | 1038 | hdmi_12bpc_possible(pipe_config)) { |
e29c22c0 DV |
1039 | DRM_DEBUG_KMS("picking bpc to 12 for HDMI output\n"); |
1040 | desired_bpp = 12*3; | |
325b9d04 DV |
1041 | |
1042 | /* Need to adjust the port link by 1.5x for 12bpc. */ | |
ff9a6750 | 1043 | pipe_config->port_clock = clock_12bpc; |
4e53c2e0 | 1044 | } else { |
e29c22c0 DV |
1045 | DRM_DEBUG_KMS("picking bpc to 8 for HDMI output\n"); |
1046 | desired_bpp = 8*3; | |
1047 | } | |
1048 | ||
1049 | if (!pipe_config->bw_constrained) { | |
1050 | DRM_DEBUG_KMS("forcing pipe bpc to %i for HDMI\n", desired_bpp); | |
1051 | pipe_config->pipe_bpp = desired_bpp; | |
4e53c2e0 DV |
1052 | } |
1053 | ||
241bfc38 | 1054 | if (adjusted_mode->crtc_clock > portclock_limit) { |
325b9d04 DV |
1055 | DRM_DEBUG_KMS("too high HDMI clock, rejecting mode\n"); |
1056 | return false; | |
1057 | } | |
1058 | ||
7d57382e EA |
1059 | return true; |
1060 | } | |
1061 | ||
953ece69 CW |
1062 | static void |
1063 | intel_hdmi_unset_edid(struct drm_connector *connector) | |
9dff6af8 | 1064 | { |
df0e9248 | 1065 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
9dff6af8 | 1066 | |
953ece69 CW |
1067 | intel_hdmi->has_hdmi_sink = false; |
1068 | intel_hdmi->has_audio = false; | |
1069 | intel_hdmi->rgb_quant_range_selectable = false; | |
1070 | ||
1071 | kfree(to_intel_connector(connector)->detect_edid); | |
1072 | to_intel_connector(connector)->detect_edid = NULL; | |
1073 | } | |
1074 | ||
1075 | static bool | |
1076 | intel_hdmi_set_edid(struct drm_connector *connector) | |
1077 | { | |
1078 | struct drm_i915_private *dev_priv = to_i915(connector->dev); | |
1079 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
1080 | struct intel_encoder *intel_encoder = | |
1081 | &hdmi_to_dig_port(intel_hdmi)->base; | |
1082 | enum intel_display_power_domain power_domain; | |
1083 | struct edid *edid; | |
1084 | bool connected = false; | |
164c8598 | 1085 | |
671dedd2 ID |
1086 | power_domain = intel_display_port_power_domain(intel_encoder); |
1087 | intel_display_power_get(dev_priv, power_domain); | |
1088 | ||
f899fc64 | 1089 | edid = drm_get_edid(connector, |
3bd7d909 DK |
1090 | intel_gmbus_get_adapter(dev_priv, |
1091 | intel_hdmi->ddc_bus)); | |
2ded9e27 | 1092 | |
953ece69 | 1093 | intel_display_power_put(dev_priv, power_domain); |
30ad48b7 | 1094 | |
953ece69 CW |
1095 | to_intel_connector(connector)->detect_edid = edid; |
1096 | if (edid && edid->input & DRM_EDID_INPUT_DIGITAL) { | |
1097 | intel_hdmi->rgb_quant_range_selectable = | |
1098 | drm_rgb_quant_range_selectable(edid); | |
1099 | ||
1100 | intel_hdmi->has_audio = drm_detect_monitor_audio(edid); | |
b1d7e4b4 WF |
1101 | if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO) |
1102 | intel_hdmi->has_audio = | |
953ece69 CW |
1103 | intel_hdmi->force_audio == HDMI_AUDIO_ON; |
1104 | ||
1105 | if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI) | |
1106 | intel_hdmi->has_hdmi_sink = | |
1107 | drm_detect_hdmi_monitor(edid); | |
1108 | ||
1109 | connected = true; | |
55b7d6e8 CW |
1110 | } |
1111 | ||
953ece69 CW |
1112 | return connected; |
1113 | } | |
1114 | ||
1115 | static enum drm_connector_status | |
1116 | intel_hdmi_detect(struct drm_connector *connector, bool force) | |
1117 | { | |
1118 | enum drm_connector_status status; | |
1119 | ||
1120 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
1121 | connector->base.id, connector->name); | |
1122 | ||
1123 | intel_hdmi_unset_edid(connector); | |
1124 | ||
1125 | if (intel_hdmi_set_edid(connector)) { | |
1126 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
1127 | ||
1128 | hdmi_to_dig_port(intel_hdmi)->base.type = INTEL_OUTPUT_HDMI; | |
1129 | status = connector_status_connected; | |
1130 | } else | |
1131 | status = connector_status_disconnected; | |
671dedd2 | 1132 | |
2ded9e27 | 1133 | return status; |
7d57382e EA |
1134 | } |
1135 | ||
953ece69 CW |
1136 | static void |
1137 | intel_hdmi_force(struct drm_connector *connector) | |
7d57382e | 1138 | { |
953ece69 | 1139 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
7d57382e | 1140 | |
953ece69 CW |
1141 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
1142 | connector->base.id, connector->name); | |
7d57382e | 1143 | |
953ece69 | 1144 | intel_hdmi_unset_edid(connector); |
671dedd2 | 1145 | |
953ece69 CW |
1146 | if (connector->status != connector_status_connected) |
1147 | return; | |
671dedd2 | 1148 | |
953ece69 CW |
1149 | intel_hdmi_set_edid(connector); |
1150 | hdmi_to_dig_port(intel_hdmi)->base.type = INTEL_OUTPUT_HDMI; | |
1151 | } | |
671dedd2 | 1152 | |
953ece69 CW |
1153 | static int intel_hdmi_get_modes(struct drm_connector *connector) |
1154 | { | |
1155 | struct edid *edid; | |
1156 | ||
1157 | edid = to_intel_connector(connector)->detect_edid; | |
1158 | if (edid == NULL) | |
1159 | return 0; | |
671dedd2 | 1160 | |
953ece69 | 1161 | return intel_connector_update_modes(connector, edid); |
7d57382e EA |
1162 | } |
1163 | ||
1aad7ac0 CW |
1164 | static bool |
1165 | intel_hdmi_detect_audio(struct drm_connector *connector) | |
1166 | { | |
1aad7ac0 | 1167 | bool has_audio = false; |
953ece69 | 1168 | struct edid *edid; |
1aad7ac0 | 1169 | |
953ece69 CW |
1170 | edid = to_intel_connector(connector)->detect_edid; |
1171 | if (edid && edid->input & DRM_EDID_INPUT_DIGITAL) | |
1172 | has_audio = drm_detect_monitor_audio(edid); | |
671dedd2 | 1173 | |
1aad7ac0 CW |
1174 | return has_audio; |
1175 | } | |
1176 | ||
55b7d6e8 CW |
1177 | static int |
1178 | intel_hdmi_set_property(struct drm_connector *connector, | |
ed517fbb PZ |
1179 | struct drm_property *property, |
1180 | uint64_t val) | |
55b7d6e8 CW |
1181 | { |
1182 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
da63a9f2 PZ |
1183 | struct intel_digital_port *intel_dig_port = |
1184 | hdmi_to_dig_port(intel_hdmi); | |
e953fd7b | 1185 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
55b7d6e8 CW |
1186 | int ret; |
1187 | ||
662595df | 1188 | ret = drm_object_property_set_value(&connector->base, property, val); |
55b7d6e8 CW |
1189 | if (ret) |
1190 | return ret; | |
1191 | ||
3f43c48d | 1192 | if (property == dev_priv->force_audio_property) { |
b1d7e4b4 | 1193 | enum hdmi_force_audio i = val; |
1aad7ac0 CW |
1194 | bool has_audio; |
1195 | ||
1196 | if (i == intel_hdmi->force_audio) | |
55b7d6e8 CW |
1197 | return 0; |
1198 | ||
1aad7ac0 | 1199 | intel_hdmi->force_audio = i; |
55b7d6e8 | 1200 | |
b1d7e4b4 | 1201 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
1202 | has_audio = intel_hdmi_detect_audio(connector); |
1203 | else | |
b1d7e4b4 | 1204 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 | 1205 | |
b1d7e4b4 WF |
1206 | if (i == HDMI_AUDIO_OFF_DVI) |
1207 | intel_hdmi->has_hdmi_sink = 0; | |
55b7d6e8 | 1208 | |
1aad7ac0 | 1209 | intel_hdmi->has_audio = has_audio; |
55b7d6e8 CW |
1210 | goto done; |
1211 | } | |
1212 | ||
e953fd7b | 1213 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 DV |
1214 | bool old_auto = intel_hdmi->color_range_auto; |
1215 | uint32_t old_range = intel_hdmi->color_range; | |
1216 | ||
55bc60db VS |
1217 | switch (val) { |
1218 | case INTEL_BROADCAST_RGB_AUTO: | |
1219 | intel_hdmi->color_range_auto = true; | |
1220 | break; | |
1221 | case INTEL_BROADCAST_RGB_FULL: | |
1222 | intel_hdmi->color_range_auto = false; | |
1223 | intel_hdmi->color_range = 0; | |
1224 | break; | |
1225 | case INTEL_BROADCAST_RGB_LIMITED: | |
1226 | intel_hdmi->color_range_auto = false; | |
4f3a8bc7 | 1227 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
1228 | break; |
1229 | default: | |
1230 | return -EINVAL; | |
1231 | } | |
ae4edb80 DV |
1232 | |
1233 | if (old_auto == intel_hdmi->color_range_auto && | |
1234 | old_range == intel_hdmi->color_range) | |
1235 | return 0; | |
1236 | ||
e953fd7b CW |
1237 | goto done; |
1238 | } | |
1239 | ||
94a11ddc VK |
1240 | if (property == connector->dev->mode_config.aspect_ratio_property) { |
1241 | switch (val) { | |
1242 | case DRM_MODE_PICTURE_ASPECT_NONE: | |
1243 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_NONE; | |
1244 | break; | |
1245 | case DRM_MODE_PICTURE_ASPECT_4_3: | |
1246 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_4_3; | |
1247 | break; | |
1248 | case DRM_MODE_PICTURE_ASPECT_16_9: | |
1249 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_16_9; | |
1250 | break; | |
1251 | default: | |
1252 | return -EINVAL; | |
1253 | } | |
1254 | goto done; | |
1255 | } | |
1256 | ||
55b7d6e8 CW |
1257 | return -EINVAL; |
1258 | ||
1259 | done: | |
c0c36b94 CW |
1260 | if (intel_dig_port->base.base.crtc) |
1261 | intel_crtc_restore_mode(intel_dig_port->base.base.crtc); | |
55b7d6e8 CW |
1262 | |
1263 | return 0; | |
1264 | } | |
1265 | ||
13732ba7 JB |
1266 | static void intel_hdmi_pre_enable(struct intel_encoder *encoder) |
1267 | { | |
1268 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
1269 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
1270 | struct drm_display_mode *adjusted_mode = | |
6e3c9717 | 1271 | &intel_crtc->config->base.adjusted_mode; |
13732ba7 | 1272 | |
4cde8a21 DV |
1273 | intel_hdmi_prepare(encoder); |
1274 | ||
6897b4b5 | 1275 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1276 | intel_crtc->config->has_hdmi_sink, |
6897b4b5 | 1277 | adjusted_mode); |
13732ba7 JB |
1278 | } |
1279 | ||
9514ac6e | 1280 | static void vlv_hdmi_pre_enable(struct intel_encoder *encoder) |
89b667f8 JB |
1281 | { |
1282 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
13732ba7 | 1283 | struct intel_hdmi *intel_hdmi = &dport->hdmi; |
89b667f8 JB |
1284 | struct drm_device *dev = encoder->base.dev; |
1285 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1286 | struct intel_crtc *intel_crtc = | |
1287 | to_intel_crtc(encoder->base.crtc); | |
13732ba7 | 1288 | struct drm_display_mode *adjusted_mode = |
6e3c9717 | 1289 | &intel_crtc->config->base.adjusted_mode; |
e4607fcf | 1290 | enum dpio_channel port = vlv_dport_to_channel(dport); |
89b667f8 JB |
1291 | int pipe = intel_crtc->pipe; |
1292 | u32 val; | |
1293 | ||
89b667f8 | 1294 | /* Enable clock channels for this port */ |
0980a60f | 1295 | mutex_lock(&dev_priv->dpio_lock); |
ab3c759a | 1296 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port)); |
89b667f8 JB |
1297 | val = 0; |
1298 | if (pipe) | |
1299 | val |= (1<<21); | |
1300 | else | |
1301 | val &= ~(1<<21); | |
1302 | val |= 0x001000c4; | |
ab3c759a | 1303 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val); |
89b667f8 JB |
1304 | |
1305 | /* HDMI 1.0V-2dB */ | |
ab3c759a CML |
1306 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0); |
1307 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), 0x2b245f5f); | |
1308 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port), 0x5578b83a); | |
1309 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0c782040); | |
1310 | vlv_dpio_write(dev_priv, pipe, VLV_TX3_DW4(port), 0x2b247878); | |
1311 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000); | |
1312 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), 0x00002000); | |
1313 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), DPIO_TX_OCALINIT_EN); | |
89b667f8 JB |
1314 | |
1315 | /* Program lane clock */ | |
ab3c759a CML |
1316 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018); |
1317 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888); | |
0980a60f | 1318 | mutex_unlock(&dev_priv->dpio_lock); |
b76cf76b | 1319 | |
6897b4b5 | 1320 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1321 | intel_crtc->config->has_hdmi_sink, |
6897b4b5 | 1322 | adjusted_mode); |
13732ba7 | 1323 | |
b76cf76b JN |
1324 | intel_enable_hdmi(encoder); |
1325 | ||
e4607fcf | 1326 | vlv_wait_port_ready(dev_priv, dport); |
89b667f8 JB |
1327 | } |
1328 | ||
9514ac6e | 1329 | static void vlv_hdmi_pre_pll_enable(struct intel_encoder *encoder) |
89b667f8 JB |
1330 | { |
1331 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1332 | struct drm_device *dev = encoder->base.dev; | |
1333 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5e69f97f CML |
1334 | struct intel_crtc *intel_crtc = |
1335 | to_intel_crtc(encoder->base.crtc); | |
e4607fcf | 1336 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 1337 | int pipe = intel_crtc->pipe; |
89b667f8 | 1338 | |
4cde8a21 DV |
1339 | intel_hdmi_prepare(encoder); |
1340 | ||
89b667f8 | 1341 | /* Program Tx lane resets to default */ |
0980a60f | 1342 | mutex_lock(&dev_priv->dpio_lock); |
ab3c759a | 1343 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), |
89b667f8 JB |
1344 | DPIO_PCS_TX_LANE2_RESET | |
1345 | DPIO_PCS_TX_LANE1_RESET); | |
ab3c759a | 1346 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), |
89b667f8 JB |
1347 | DPIO_PCS_CLK_CRI_RXEB_EIOS_EN | |
1348 | DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN | | |
1349 | (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) | | |
1350 | DPIO_PCS_CLK_SOFT_RESET); | |
1351 | ||
1352 | /* Fix up inter-pair skew failure */ | |
ab3c759a CML |
1353 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00); |
1354 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500); | |
1355 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000); | |
1356 | ||
1357 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), 0x00002000); | |
1358 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), DPIO_TX_OCALINIT_EN); | |
0980a60f | 1359 | mutex_unlock(&dev_priv->dpio_lock); |
89b667f8 JB |
1360 | } |
1361 | ||
9197c88b VS |
1362 | static void chv_hdmi_pre_pll_enable(struct intel_encoder *encoder) |
1363 | { | |
1364 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1365 | struct drm_device *dev = encoder->base.dev; | |
1366 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1367 | struct intel_crtc *intel_crtc = | |
1368 | to_intel_crtc(encoder->base.crtc); | |
1369 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
1370 | enum pipe pipe = intel_crtc->pipe; | |
1371 | u32 val; | |
1372 | ||
625695f8 VS |
1373 | intel_hdmi_prepare(encoder); |
1374 | ||
9197c88b VS |
1375 | mutex_lock(&dev_priv->dpio_lock); |
1376 | ||
b9e5ac3c VS |
1377 | /* program left/right clock distribution */ |
1378 | if (pipe != PIPE_B) { | |
1379 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); | |
1380 | val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK); | |
1381 | if (ch == DPIO_CH0) | |
1382 | val |= CHV_BUFLEFTENA1_FORCE; | |
1383 | if (ch == DPIO_CH1) | |
1384 | val |= CHV_BUFRIGHTENA1_FORCE; | |
1385 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); | |
1386 | } else { | |
1387 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1); | |
1388 | val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK); | |
1389 | if (ch == DPIO_CH0) | |
1390 | val |= CHV_BUFLEFTENA2_FORCE; | |
1391 | if (ch == DPIO_CH1) | |
1392 | val |= CHV_BUFRIGHTENA2_FORCE; | |
1393 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val); | |
1394 | } | |
1395 | ||
9197c88b VS |
1396 | /* program clock channel usage */ |
1397 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch)); | |
1398 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
1399 | if (pipe != PIPE_B) | |
1400 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
1401 | else | |
1402 | val |= CHV_PCS_USEDCLKCHANNEL; | |
1403 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val); | |
1404 | ||
1405 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch)); | |
1406 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
1407 | if (pipe != PIPE_B) | |
1408 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
1409 | else | |
1410 | val |= CHV_PCS_USEDCLKCHANNEL; | |
1411 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val); | |
1412 | ||
1413 | /* | |
1414 | * This a a bit weird since generally CL | |
1415 | * matches the pipe, but here we need to | |
1416 | * pick the CL based on the port. | |
1417 | */ | |
1418 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch)); | |
1419 | if (pipe != PIPE_B) | |
1420 | val &= ~CHV_CMN_USEDCLKCHANNEL; | |
1421 | else | |
1422 | val |= CHV_CMN_USEDCLKCHANNEL; | |
1423 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val); | |
1424 | ||
1425 | mutex_unlock(&dev_priv->dpio_lock); | |
1426 | } | |
1427 | ||
9514ac6e | 1428 | static void vlv_hdmi_post_disable(struct intel_encoder *encoder) |
89b667f8 JB |
1429 | { |
1430 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1431 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
5e69f97f CML |
1432 | struct intel_crtc *intel_crtc = |
1433 | to_intel_crtc(encoder->base.crtc); | |
e4607fcf | 1434 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 1435 | int pipe = intel_crtc->pipe; |
89b667f8 JB |
1436 | |
1437 | /* Reset lanes to avoid HDMI flicker (VLV w/a) */ | |
1438 | mutex_lock(&dev_priv->dpio_lock); | |
ab3c759a CML |
1439 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), 0x00000000); |
1440 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), 0x00e00060); | |
89b667f8 JB |
1441 | mutex_unlock(&dev_priv->dpio_lock); |
1442 | } | |
1443 | ||
580d3811 VS |
1444 | static void chv_hdmi_post_disable(struct intel_encoder *encoder) |
1445 | { | |
1446 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1447 | struct drm_device *dev = encoder->base.dev; | |
1448 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1449 | struct intel_crtc *intel_crtc = | |
1450 | to_intel_crtc(encoder->base.crtc); | |
1451 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
1452 | enum pipe pipe = intel_crtc->pipe; | |
1453 | u32 val; | |
1454 | ||
1455 | mutex_lock(&dev_priv->dpio_lock); | |
1456 | ||
1457 | /* Propagate soft reset to data lane reset */ | |
97fd4d5c | 1458 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 1459 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c | 1460 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
d2152b25 | 1461 | |
97fd4d5c VS |
1462 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); |
1463 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
1464 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
1465 | ||
1466 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
1467 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
1468 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
1469 | ||
1470 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); | |
580d3811 | 1471 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 1472 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
580d3811 VS |
1473 | |
1474 | mutex_unlock(&dev_priv->dpio_lock); | |
1475 | } | |
1476 | ||
e4a1d846 CML |
1477 | static void chv_hdmi_pre_enable(struct intel_encoder *encoder) |
1478 | { | |
1479 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
b4eb1564 | 1480 | struct intel_hdmi *intel_hdmi = &dport->hdmi; |
e4a1d846 CML |
1481 | struct drm_device *dev = encoder->base.dev; |
1482 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1483 | struct intel_crtc *intel_crtc = | |
1484 | to_intel_crtc(encoder->base.crtc); | |
b4eb1564 | 1485 | struct drm_display_mode *adjusted_mode = |
6e3c9717 | 1486 | &intel_crtc->config->base.adjusted_mode; |
e4a1d846 CML |
1487 | enum dpio_channel ch = vlv_dport_to_channel(dport); |
1488 | int pipe = intel_crtc->pipe; | |
1489 | int data, i; | |
1490 | u32 val; | |
1491 | ||
e4a1d846 | 1492 | mutex_lock(&dev_priv->dpio_lock); |
949c1d43 | 1493 | |
570e2a74 VS |
1494 | /* allow hardware to manage TX FIFO reset source */ |
1495 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch)); | |
1496 | val &= ~DPIO_LANEDESKEW_STRAP_OVRD; | |
1497 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val); | |
1498 | ||
1499 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch)); | |
1500 | val &= ~DPIO_LANEDESKEW_STRAP_OVRD; | |
1501 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val); | |
1502 | ||
949c1d43 | 1503 | /* Deassert soft data lane reset*/ |
97fd4d5c | 1504 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 1505 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c VS |
1506 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
1507 | ||
1508 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); | |
1509 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
1510 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
1511 | ||
1512 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
1513 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
1514 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
d2152b25 | 1515 | |
97fd4d5c | 1516 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); |
949c1d43 | 1517 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 1518 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
949c1d43 VS |
1519 | |
1520 | /* Program Tx latency optimal setting */ | |
e4a1d846 CML |
1521 | for (i = 0; i < 4; i++) { |
1522 | /* Set the latency optimal bit */ | |
1523 | data = (i == 1) ? 0x0 : 0x6; | |
1524 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW11(ch, i), | |
1525 | data << DPIO_FRC_LATENCY_SHFIT); | |
1526 | ||
1527 | /* Set the upar bit */ | |
1528 | data = (i == 1) ? 0x0 : 0x1; | |
1529 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i), | |
1530 | data << DPIO_UPAR_SHIFT); | |
1531 | } | |
1532 | ||
1533 | /* Data lane stagger programming */ | |
1534 | /* FIXME: Fix up value only after power analysis */ | |
1535 | ||
1536 | /* Clear calc init */ | |
1966e59e VS |
1537 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
1538 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
a02ef3c7 VS |
1539 | val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK); |
1540 | val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5; | |
1966e59e VS |
1541 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); |
1542 | ||
1543 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
1544 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
a02ef3c7 VS |
1545 | val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK); |
1546 | val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5; | |
1966e59e | 1547 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); |
e4a1d846 | 1548 | |
a02ef3c7 VS |
1549 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW9(ch)); |
1550 | val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK); | |
1551 | val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000; | |
1552 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW9(ch), val); | |
1553 | ||
1554 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW9(ch)); | |
1555 | val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK); | |
1556 | val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000; | |
1557 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW9(ch), val); | |
1558 | ||
e4a1d846 CML |
1559 | /* FIXME: Program the support xxx V-dB */ |
1560 | /* Use 800mV-0dB */ | |
f72df8db VS |
1561 | for (i = 0; i < 4; i++) { |
1562 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i)); | |
1563 | val &= ~DPIO_SWING_DEEMPH9P5_MASK; | |
1564 | val |= 128 << DPIO_SWING_DEEMPH9P5_SHIFT; | |
1565 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val); | |
1566 | } | |
e4a1d846 | 1567 | |
f72df8db VS |
1568 | for (i = 0; i < 4; i++) { |
1569 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i)); | |
1fb44505 VS |
1570 | val &= ~DPIO_SWING_MARGIN000_MASK; |
1571 | val |= 102 << DPIO_SWING_MARGIN000_SHIFT; | |
f72df8db VS |
1572 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val); |
1573 | } | |
e4a1d846 CML |
1574 | |
1575 | /* Disable unique transition scale */ | |
f72df8db VS |
1576 | for (i = 0; i < 4; i++) { |
1577 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i)); | |
1578 | val &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN; | |
1579 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val); | |
1580 | } | |
e4a1d846 CML |
1581 | |
1582 | /* Additional steps for 1200mV-0dB */ | |
1583 | #if 0 | |
1584 | val = vlv_dpio_read(dev_priv, pipe, VLV_TX_DW3(ch)); | |
1585 | if (ch) | |
1586 | val |= DPIO_TX_UNIQ_TRANS_SCALE_CH1; | |
1587 | else | |
1588 | val |= DPIO_TX_UNIQ_TRANS_SCALE_CH0; | |
1589 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(ch), val); | |
1590 | ||
1591 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(ch), | |
1592 | vlv_dpio_read(dev_priv, pipe, VLV_TX_DW2(ch)) | | |
1593 | (0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT)); | |
1594 | #endif | |
1595 | /* Start swing calculation */ | |
1966e59e VS |
1596 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
1597 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
1598 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); | |
1599 | ||
1600 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
1601 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
1602 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); | |
e4a1d846 CML |
1603 | |
1604 | /* LRC Bypass */ | |
1605 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30); | |
1606 | val |= DPIO_LRC_BYPASS; | |
1607 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, val); | |
1608 | ||
1609 | mutex_unlock(&dev_priv->dpio_lock); | |
1610 | ||
b4eb1564 | 1611 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1612 | intel_crtc->config->has_hdmi_sink, |
b4eb1564 CT |
1613 | adjusted_mode); |
1614 | ||
e4a1d846 CML |
1615 | intel_enable_hdmi(encoder); |
1616 | ||
1617 | vlv_wait_port_ready(dev_priv, dport); | |
1618 | } | |
1619 | ||
7d57382e EA |
1620 | static void intel_hdmi_destroy(struct drm_connector *connector) |
1621 | { | |
10e972d3 | 1622 | kfree(to_intel_connector(connector)->detect_edid); |
7d57382e | 1623 | drm_connector_cleanup(connector); |
674e2d08 | 1624 | kfree(connector); |
7d57382e EA |
1625 | } |
1626 | ||
7d57382e | 1627 | static const struct drm_connector_funcs intel_hdmi_connector_funcs = { |
5ab432ef | 1628 | .dpms = intel_connector_dpms, |
7d57382e | 1629 | .detect = intel_hdmi_detect, |
953ece69 | 1630 | .force = intel_hdmi_force, |
7d57382e | 1631 | .fill_modes = drm_helper_probe_single_connector_modes, |
55b7d6e8 | 1632 | .set_property = intel_hdmi_set_property, |
2545e4a6 | 1633 | .atomic_get_property = intel_connector_atomic_get_property, |
7d57382e | 1634 | .destroy = intel_hdmi_destroy, |
c6f95f27 | 1635 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
98969725 | 1636 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, |
7d57382e EA |
1637 | }; |
1638 | ||
1639 | static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = { | |
1640 | .get_modes = intel_hdmi_get_modes, | |
1641 | .mode_valid = intel_hdmi_mode_valid, | |
df0e9248 | 1642 | .best_encoder = intel_best_encoder, |
7d57382e EA |
1643 | }; |
1644 | ||
7d57382e | 1645 | static const struct drm_encoder_funcs intel_hdmi_enc_funcs = { |
ea5b213a | 1646 | .destroy = intel_encoder_destroy, |
7d57382e EA |
1647 | }; |
1648 | ||
94a11ddc VK |
1649 | static void |
1650 | intel_attach_aspect_ratio_property(struct drm_connector *connector) | |
1651 | { | |
1652 | if (!drm_mode_create_aspect_ratio_property(connector->dev)) | |
1653 | drm_object_attach_property(&connector->base, | |
1654 | connector->dev->mode_config.aspect_ratio_property, | |
1655 | DRM_MODE_PICTURE_ASPECT_NONE); | |
1656 | } | |
1657 | ||
55b7d6e8 CW |
1658 | static void |
1659 | intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector) | |
1660 | { | |
3f43c48d | 1661 | intel_attach_force_audio_property(connector); |
e953fd7b | 1662 | intel_attach_broadcast_rgb_property(connector); |
55bc60db | 1663 | intel_hdmi->color_range_auto = true; |
94a11ddc VK |
1664 | intel_attach_aspect_ratio_property(connector); |
1665 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_NONE; | |
55b7d6e8 CW |
1666 | } |
1667 | ||
00c09d70 PZ |
1668 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1669 | struct intel_connector *intel_connector) | |
7d57382e | 1670 | { |
b9cb234c PZ |
1671 | struct drm_connector *connector = &intel_connector->base; |
1672 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
1673 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
1674 | struct drm_device *dev = intel_encoder->base.dev; | |
7d57382e | 1675 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 1676 | enum port port = intel_dig_port->port; |
373a3cf7 | 1677 | |
7d57382e | 1678 | drm_connector_init(dev, connector, &intel_hdmi_connector_funcs, |
8d91104a | 1679 | DRM_MODE_CONNECTOR_HDMIA); |
7d57382e EA |
1680 | drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs); |
1681 | ||
c3febcc4 | 1682 | connector->interlace_allowed = 1; |
7d57382e | 1683 | connector->doublescan_allowed = 0; |
573e74ad | 1684 | connector->stereo_allowed = 1; |
66a9278e | 1685 | |
08d644ad DV |
1686 | switch (port) { |
1687 | case PORT_B: | |
4c272834 JN |
1688 | if (IS_BROXTON(dev_priv)) |
1689 | intel_hdmi->ddc_bus = GMBUS_PIN_1_BXT; | |
1690 | else | |
1691 | intel_hdmi->ddc_bus = GMBUS_PIN_DPB; | |
1d843f9d | 1692 | intel_encoder->hpd_pin = HPD_PORT_B; |
08d644ad DV |
1693 | break; |
1694 | case PORT_C: | |
4c272834 JN |
1695 | if (IS_BROXTON(dev_priv)) |
1696 | intel_hdmi->ddc_bus = GMBUS_PIN_2_BXT; | |
1697 | else | |
1698 | intel_hdmi->ddc_bus = GMBUS_PIN_DPC; | |
1d843f9d | 1699 | intel_encoder->hpd_pin = HPD_PORT_C; |
08d644ad DV |
1700 | break; |
1701 | case PORT_D: | |
4c272834 JN |
1702 | if (WARN_ON(IS_BROXTON(dev_priv))) |
1703 | intel_hdmi->ddc_bus = GMBUS_PIN_DISABLED; | |
1704 | else if (IS_CHERRYVIEW(dev_priv)) | |
988c7015 | 1705 | intel_hdmi->ddc_bus = GMBUS_PIN_DPD_CHV; |
c0c35329 | 1706 | else |
988c7015 | 1707 | intel_hdmi->ddc_bus = GMBUS_PIN_DPD; |
1d843f9d | 1708 | intel_encoder->hpd_pin = HPD_PORT_D; |
08d644ad DV |
1709 | break; |
1710 | case PORT_A: | |
1d843f9d | 1711 | intel_encoder->hpd_pin = HPD_PORT_A; |
08d644ad DV |
1712 | /* Internal port only for eDP. */ |
1713 | default: | |
6e4c1677 | 1714 | BUG(); |
f8aed700 | 1715 | } |
7d57382e | 1716 | |
7637bfdb | 1717 | if (IS_VALLEYVIEW(dev)) { |
90b107c8 | 1718 | intel_hdmi->write_infoframe = vlv_write_infoframe; |
687f4d06 | 1719 | intel_hdmi->set_infoframes = vlv_set_infoframes; |
e43823ec | 1720 | intel_hdmi->infoframe_enabled = vlv_infoframe_enabled; |
b98856a8 | 1721 | } else if (IS_G4X(dev)) { |
7637bfdb JB |
1722 | intel_hdmi->write_infoframe = g4x_write_infoframe; |
1723 | intel_hdmi->set_infoframes = g4x_set_infoframes; | |
e43823ec | 1724 | intel_hdmi->infoframe_enabled = g4x_infoframe_enabled; |
22b8bf17 | 1725 | } else if (HAS_DDI(dev)) { |
8c5f5f7c | 1726 | intel_hdmi->write_infoframe = hsw_write_infoframe; |
687f4d06 | 1727 | intel_hdmi->set_infoframes = hsw_set_infoframes; |
e43823ec | 1728 | intel_hdmi->infoframe_enabled = hsw_infoframe_enabled; |
fdf1250a PZ |
1729 | } else if (HAS_PCH_IBX(dev)) { |
1730 | intel_hdmi->write_infoframe = ibx_write_infoframe; | |
687f4d06 | 1731 | intel_hdmi->set_infoframes = ibx_set_infoframes; |
e43823ec | 1732 | intel_hdmi->infoframe_enabled = ibx_infoframe_enabled; |
fdf1250a PZ |
1733 | } else { |
1734 | intel_hdmi->write_infoframe = cpt_write_infoframe; | |
687f4d06 | 1735 | intel_hdmi->set_infoframes = cpt_set_infoframes; |
e43823ec | 1736 | intel_hdmi->infoframe_enabled = cpt_infoframe_enabled; |
64a8fc01 | 1737 | } |
45187ace | 1738 | |
affa9354 | 1739 | if (HAS_DDI(dev)) |
bcbc889b PZ |
1740 | intel_connector->get_hw_state = intel_ddi_connector_get_hw_state; |
1741 | else | |
1742 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
4932e2c3 | 1743 | intel_connector->unregister = intel_connector_unregister; |
b9cb234c PZ |
1744 | |
1745 | intel_hdmi_add_properties(intel_hdmi, connector); | |
1746 | ||
1747 | intel_connector_attach_encoder(intel_connector, intel_encoder); | |
34ea3d38 | 1748 | drm_connector_register(connector); |
b9cb234c PZ |
1749 | |
1750 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written | |
1751 | * 0xd. Failure to do so will result in spurious interrupts being | |
1752 | * generated on the port when a cable is not attached. | |
1753 | */ | |
1754 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
1755 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
1756 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
1757 | } | |
1758 | } | |
1759 | ||
b242b7f7 | 1760 | void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port) |
b9cb234c PZ |
1761 | { |
1762 | struct intel_digital_port *intel_dig_port; | |
1763 | struct intel_encoder *intel_encoder; | |
b9cb234c PZ |
1764 | struct intel_connector *intel_connector; |
1765 | ||
b14c5679 | 1766 | intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL); |
b9cb234c PZ |
1767 | if (!intel_dig_port) |
1768 | return; | |
1769 | ||
9bdbd0b9 | 1770 | intel_connector = intel_connector_alloc(); |
b9cb234c PZ |
1771 | if (!intel_connector) { |
1772 | kfree(intel_dig_port); | |
1773 | return; | |
1774 | } | |
1775 | ||
1776 | intel_encoder = &intel_dig_port->base; | |
b9cb234c PZ |
1777 | |
1778 | drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs, | |
1779 | DRM_MODE_ENCODER_TMDS); | |
00c09d70 | 1780 | |
5bfe2ac0 | 1781 | intel_encoder->compute_config = intel_hdmi_compute_config; |
00c09d70 PZ |
1782 | intel_encoder->disable = intel_disable_hdmi; |
1783 | intel_encoder->get_hw_state = intel_hdmi_get_hw_state; | |
045ac3b5 | 1784 | intel_encoder->get_config = intel_hdmi_get_config; |
e4a1d846 | 1785 | if (IS_CHERRYVIEW(dev)) { |
9197c88b | 1786 | intel_encoder->pre_pll_enable = chv_hdmi_pre_pll_enable; |
e4a1d846 CML |
1787 | intel_encoder->pre_enable = chv_hdmi_pre_enable; |
1788 | intel_encoder->enable = vlv_enable_hdmi; | |
580d3811 | 1789 | intel_encoder->post_disable = chv_hdmi_post_disable; |
e4a1d846 | 1790 | } else if (IS_VALLEYVIEW(dev)) { |
9514ac6e CML |
1791 | intel_encoder->pre_pll_enable = vlv_hdmi_pre_pll_enable; |
1792 | intel_encoder->pre_enable = vlv_hdmi_pre_enable; | |
b76cf76b | 1793 | intel_encoder->enable = vlv_enable_hdmi; |
9514ac6e | 1794 | intel_encoder->post_disable = vlv_hdmi_post_disable; |
b76cf76b | 1795 | } else { |
13732ba7 | 1796 | intel_encoder->pre_enable = intel_hdmi_pre_enable; |
b76cf76b | 1797 | intel_encoder->enable = intel_enable_hdmi; |
89b667f8 | 1798 | } |
5ab432ef | 1799 | |
b9cb234c | 1800 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
882ec384 VS |
1801 | if (IS_CHERRYVIEW(dev)) { |
1802 | if (port == PORT_D) | |
1803 | intel_encoder->crtc_mask = 1 << 2; | |
1804 | else | |
1805 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
1806 | } else { | |
1807 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
1808 | } | |
301ea74a | 1809 | intel_encoder->cloneable = 1 << INTEL_OUTPUT_ANALOG; |
c6f1495d VS |
1810 | /* |
1811 | * BSpec is unclear about HDMI+HDMI cloning on g4x, but it seems | |
1812 | * to work on real hardware. And since g4x can send infoframes to | |
1813 | * only one port anyway, nothing is lost by allowing it. | |
1814 | */ | |
1815 | if (IS_G4X(dev)) | |
1816 | intel_encoder->cloneable |= 1 << INTEL_OUTPUT_HDMI; | |
7d57382e | 1817 | |
174edf1f | 1818 | intel_dig_port->port = port; |
b242b7f7 | 1819 | intel_dig_port->hdmi.hdmi_reg = hdmi_reg; |
b9cb234c | 1820 | intel_dig_port->dp.output_reg = 0; |
55b7d6e8 | 1821 | |
b9cb234c | 1822 | intel_hdmi_init_connector(intel_dig_port, intel_connector); |
7d57382e | 1823 | } |