Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Dave Airlie <airlied@linux.ie> | |
27 | * Jesse Barnes <jesse.barnes@intel.com> | |
28 | */ | |
29 | ||
c1c7af60 | 30 | #include <acpi/button.h> |
565dcd46 | 31 | #include <linux/dmi.h> |
79e53945 | 32 | #include <linux/i2c.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/drm_crtc.h> | |
36 | #include <drm/drm_edid.h> | |
79e53945 | 37 | #include "intel_drv.h" |
760285e7 | 38 | #include <drm/i915_drm.h> |
79e53945 | 39 | #include "i915_drv.h" |
e99da35f | 40 | #include <linux/acpi.h> |
79e53945 | 41 | |
3fbe18d6 | 42 | /* Private structure for the integrated LVDS support */ |
c7362c4d JN |
43 | struct intel_lvds_connector { |
44 | struct intel_connector base; | |
db1740a0 JN |
45 | |
46 | struct notifier_block lid_notifier; | |
62165e0d JN |
47 | struct drm_display_mode *fixed_mode; |
48 | struct edid *edid; | |
49 | int fitting_mode; | |
c7362c4d JN |
50 | }; |
51 | ||
29b99b48 | 52 | struct intel_lvds_encoder { |
ea5b213a | 53 | struct intel_encoder base; |
788319d4 | 54 | |
3fbe18d6 ZY |
55 | u32 pfit_control; |
56 | u32 pfit_pgm_ratios; | |
e9e331a8 | 57 | bool pfit_dirty; |
788319d4 | 58 | |
62165e0d | 59 | struct intel_lvds_connector *attached_connector; |
3fbe18d6 ZY |
60 | }; |
61 | ||
29b99b48 | 62 | static struct intel_lvds_encoder *to_lvds_encoder(struct drm_encoder *encoder) |
ea5b213a | 63 | { |
29b99b48 | 64 | return container_of(encoder, struct intel_lvds_encoder, base.base); |
ea5b213a CW |
65 | } |
66 | ||
c7362c4d JN |
67 | static struct intel_lvds_connector *to_lvds_connector(struct drm_connector *connector) |
68 | { | |
69 | return container_of(connector, struct intel_lvds_connector, base.base); | |
70 | } | |
71 | ||
b1dc332c DV |
72 | static bool intel_lvds_get_hw_state(struct intel_encoder *encoder, |
73 | enum pipe *pipe) | |
74 | { | |
75 | struct drm_device *dev = encoder->base.dev; | |
76 | struct drm_i915_private *dev_priv = dev->dev_private; | |
77 | u32 lvds_reg, tmp; | |
78 | ||
79 | if (HAS_PCH_SPLIT(dev)) { | |
80 | lvds_reg = PCH_LVDS; | |
81 | } else { | |
82 | lvds_reg = LVDS; | |
83 | } | |
84 | ||
85 | tmp = I915_READ(lvds_reg); | |
86 | ||
87 | if (!(tmp & LVDS_PORT_EN)) | |
88 | return false; | |
89 | ||
90 | if (HAS_PCH_CPT(dev)) | |
91 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
92 | else | |
93 | *pipe = PORT_TO_PIPE(tmp); | |
94 | ||
95 | return true; | |
96 | } | |
97 | ||
79e53945 JB |
98 | /** |
99 | * Sets the power state for the panel. | |
100 | */ | |
c22834ec | 101 | static void intel_enable_lvds(struct intel_encoder *encoder) |
79e53945 | 102 | { |
c22834ec | 103 | struct drm_device *dev = encoder->base.dev; |
29b99b48 | 104 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
c22834ec | 105 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
79e53945 | 106 | struct drm_i915_private *dev_priv = dev->dev_private; |
de842eff | 107 | u32 ctl_reg, lvds_reg, stat_reg; |
541998a1 | 108 | |
c619eed4 | 109 | if (HAS_PCH_SPLIT(dev)) { |
541998a1 | 110 | ctl_reg = PCH_PP_CONTROL; |
469d1296 | 111 | lvds_reg = PCH_LVDS; |
de842eff | 112 | stat_reg = PCH_PP_STATUS; |
541998a1 ZW |
113 | } else { |
114 | ctl_reg = PP_CONTROL; | |
469d1296 | 115 | lvds_reg = LVDS; |
de842eff | 116 | stat_reg = PP_STATUS; |
541998a1 | 117 | } |
79e53945 | 118 | |
2a1292fd | 119 | I915_WRITE(lvds_reg, I915_READ(lvds_reg) | LVDS_PORT_EN); |
e9e331a8 | 120 | |
29b99b48 | 121 | if (lvds_encoder->pfit_dirty) { |
2a1292fd CW |
122 | /* |
123 | * Enable automatic panel scaling so that non-native modes | |
124 | * fill the screen. The panel fitter should only be | |
125 | * adjusted whilst the pipe is disabled, according to | |
126 | * register description and PRM. | |
127 | */ | |
128 | DRM_DEBUG_KMS("applying panel-fitter: %x, %x\n", | |
29b99b48 JN |
129 | lvds_encoder->pfit_control, |
130 | lvds_encoder->pfit_pgm_ratios); | |
de842eff | 131 | |
29b99b48 JN |
132 | I915_WRITE(PFIT_PGM_RATIOS, lvds_encoder->pfit_pgm_ratios); |
133 | I915_WRITE(PFIT_CONTROL, lvds_encoder->pfit_control); | |
134 | lvds_encoder->pfit_dirty = false; | |
2a1292fd CW |
135 | } |
136 | ||
137 | I915_WRITE(ctl_reg, I915_READ(ctl_reg) | POWER_TARGET_ON); | |
138 | POSTING_READ(lvds_reg); | |
de842eff KP |
139 | if (wait_for((I915_READ(stat_reg) & PP_ON) != 0, 1000)) |
140 | DRM_ERROR("timed out waiting for panel to power on\n"); | |
2a1292fd | 141 | |
24ded204 | 142 | intel_panel_enable_backlight(dev, intel_crtc->pipe); |
2a1292fd CW |
143 | } |
144 | ||
c22834ec | 145 | static void intel_disable_lvds(struct intel_encoder *encoder) |
2a1292fd | 146 | { |
c22834ec | 147 | struct drm_device *dev = encoder->base.dev; |
29b99b48 | 148 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
2a1292fd | 149 | struct drm_i915_private *dev_priv = dev->dev_private; |
de842eff | 150 | u32 ctl_reg, lvds_reg, stat_reg; |
2a1292fd CW |
151 | |
152 | if (HAS_PCH_SPLIT(dev)) { | |
153 | ctl_reg = PCH_PP_CONTROL; | |
154 | lvds_reg = PCH_LVDS; | |
de842eff | 155 | stat_reg = PCH_PP_STATUS; |
2a1292fd CW |
156 | } else { |
157 | ctl_reg = PP_CONTROL; | |
158 | lvds_reg = LVDS; | |
de842eff | 159 | stat_reg = PP_STATUS; |
2a1292fd CW |
160 | } |
161 | ||
47356eb6 | 162 | intel_panel_disable_backlight(dev); |
2a1292fd CW |
163 | |
164 | I915_WRITE(ctl_reg, I915_READ(ctl_reg) & ~POWER_TARGET_ON); | |
de842eff KP |
165 | if (wait_for((I915_READ(stat_reg) & PP_ON) == 0, 1000)) |
166 | DRM_ERROR("timed out waiting for panel to power off\n"); | |
2a1292fd | 167 | |
29b99b48 | 168 | if (lvds_encoder->pfit_control) { |
2a1292fd | 169 | I915_WRITE(PFIT_CONTROL, 0); |
29b99b48 | 170 | lvds_encoder->pfit_dirty = true; |
79e53945 | 171 | } |
2a1292fd CW |
172 | |
173 | I915_WRITE(lvds_reg, I915_READ(lvds_reg) & ~LVDS_PORT_EN); | |
c9f9ccc1 | 174 | POSTING_READ(lvds_reg); |
79e53945 JB |
175 | } |
176 | ||
79e53945 JB |
177 | static int intel_lvds_mode_valid(struct drm_connector *connector, |
178 | struct drm_display_mode *mode) | |
179 | { | |
62165e0d JN |
180 | struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector); |
181 | struct drm_display_mode *fixed_mode = lvds_connector->fixed_mode; | |
79e53945 | 182 | |
788319d4 CW |
183 | if (mode->hdisplay > fixed_mode->hdisplay) |
184 | return MODE_PANEL; | |
185 | if (mode->vdisplay > fixed_mode->vdisplay) | |
186 | return MODE_PANEL; | |
79e53945 JB |
187 | |
188 | return MODE_OK; | |
189 | } | |
190 | ||
49be663f CW |
191 | static void |
192 | centre_horizontally(struct drm_display_mode *mode, | |
193 | int width) | |
194 | { | |
195 | u32 border, sync_pos, blank_width, sync_width; | |
196 | ||
197 | /* keep the hsync and hblank widths constant */ | |
198 | sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start; | |
199 | blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start; | |
200 | sync_pos = (blank_width - sync_width + 1) / 2; | |
201 | ||
202 | border = (mode->hdisplay - width + 1) / 2; | |
203 | border += border & 1; /* make the border even */ | |
204 | ||
205 | mode->crtc_hdisplay = width; | |
206 | mode->crtc_hblank_start = width + border; | |
207 | mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width; | |
208 | ||
209 | mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos; | |
210 | mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width; | |
f9bef081 DV |
211 | |
212 | mode->private_flags |= INTEL_MODE_CRTC_TIMINGS_SET; | |
49be663f CW |
213 | } |
214 | ||
215 | static void | |
216 | centre_vertically(struct drm_display_mode *mode, | |
217 | int height) | |
218 | { | |
219 | u32 border, sync_pos, blank_width, sync_width; | |
220 | ||
221 | /* keep the vsync and vblank widths constant */ | |
222 | sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start; | |
223 | blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start; | |
224 | sync_pos = (blank_width - sync_width + 1) / 2; | |
225 | ||
226 | border = (mode->vdisplay - height + 1) / 2; | |
227 | ||
228 | mode->crtc_vdisplay = height; | |
229 | mode->crtc_vblank_start = height + border; | |
230 | mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width; | |
231 | ||
232 | mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos; | |
233 | mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width; | |
f9bef081 DV |
234 | |
235 | mode->private_flags |= INTEL_MODE_CRTC_TIMINGS_SET; | |
49be663f CW |
236 | } |
237 | ||
238 | static inline u32 panel_fitter_scaling(u32 source, u32 target) | |
239 | { | |
240 | /* | |
241 | * Floating point operation is not supported. So the FACTOR | |
242 | * is defined, which can avoid the floating point computation | |
243 | * when calculating the panel ratio. | |
244 | */ | |
245 | #define ACCURACY 12 | |
246 | #define FACTOR (1 << ACCURACY) | |
247 | u32 ratio = source * FACTOR / target; | |
248 | return (FACTOR * ratio + FACTOR/2) / FACTOR; | |
249 | } | |
250 | ||
79e53945 | 251 | static bool intel_lvds_mode_fixup(struct drm_encoder *encoder, |
e811f5ae | 252 | const struct drm_display_mode *mode, |
79e53945 JB |
253 | struct drm_display_mode *adjusted_mode) |
254 | { | |
255 | struct drm_device *dev = encoder->dev; | |
256 | struct drm_i915_private *dev_priv = dev->dev_private; | |
29b99b48 | 257 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(encoder); |
62165e0d JN |
258 | struct intel_lvds_connector *lvds_connector = |
259 | lvds_encoder->attached_connector; | |
29b99b48 | 260 | struct intel_crtc *intel_crtc = lvds_encoder->base.new_crtc; |
49be663f | 261 | u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0; |
9db4a9c7 | 262 | int pipe; |
79e53945 JB |
263 | |
264 | /* Should never happen!! */ | |
a6c45cf0 | 265 | if (INTEL_INFO(dev)->gen < 4 && intel_crtc->pipe == 0) { |
1ae8c0a5 | 266 | DRM_ERROR("Can't support LVDS on pipe A\n"); |
79e53945 JB |
267 | return false; |
268 | } | |
269 | ||
29b99b48 | 270 | if (intel_encoder_check_is_cloned(&lvds_encoder->base)) |
e24c5c29 | 271 | return false; |
1d8e1c75 | 272 | |
79e53945 | 273 | /* |
71677043 | 274 | * We have timings from the BIOS for the panel, put them in |
79e53945 JB |
275 | * to the adjusted mode. The CRTC will be set up for this mode, |
276 | * with the panel scaling set up to source from the H/VDisplay | |
277 | * of the original mode. | |
278 | */ | |
62165e0d | 279 | intel_fixed_panel_mode(lvds_connector->fixed_mode, adjusted_mode); |
1d8e1c75 CW |
280 | |
281 | if (HAS_PCH_SPLIT(dev)) { | |
62165e0d | 282 | intel_pch_panel_fitting(dev, lvds_connector->fitting_mode, |
1d8e1c75 CW |
283 | mode, adjusted_mode); |
284 | return true; | |
285 | } | |
79e53945 | 286 | |
3fbe18d6 ZY |
287 | /* Native modes don't need fitting */ |
288 | if (adjusted_mode->hdisplay == mode->hdisplay && | |
49be663f | 289 | adjusted_mode->vdisplay == mode->vdisplay) |
3fbe18d6 | 290 | goto out; |
3fbe18d6 ZY |
291 | |
292 | /* 965+ wants fuzzy fitting */ | |
a6c45cf0 | 293 | if (INTEL_INFO(dev)->gen >= 4) |
49be663f CW |
294 | pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) | |
295 | PFIT_FILTER_FUZZY); | |
296 | ||
3fbe18d6 ZY |
297 | /* |
298 | * Enable automatic panel scaling for non-native modes so that they fill | |
299 | * the screen. Should be enabled before the pipe is enabled, according | |
300 | * to register description and PRM. | |
301 | * Change the value here to see the borders for debugging | |
302 | */ | |
9db4a9c7 JB |
303 | for_each_pipe(pipe) |
304 | I915_WRITE(BCLRPAT(pipe), 0); | |
3fbe18d6 | 305 | |
f9bef081 DV |
306 | drm_mode_set_crtcinfo(adjusted_mode, 0); |
307 | ||
62165e0d | 308 | switch (lvds_connector->fitting_mode) { |
53bd8389 | 309 | case DRM_MODE_SCALE_CENTER: |
3fbe18d6 ZY |
310 | /* |
311 | * For centered modes, we have to calculate border widths & | |
312 | * heights and modify the values programmed into the CRTC. | |
313 | */ | |
49be663f CW |
314 | centre_horizontally(adjusted_mode, mode->hdisplay); |
315 | centre_vertically(adjusted_mode, mode->vdisplay); | |
316 | border = LVDS_BORDER_ENABLE; | |
3fbe18d6 | 317 | break; |
49be663f | 318 | |
3fbe18d6 | 319 | case DRM_MODE_SCALE_ASPECT: |
49be663f | 320 | /* Scale but preserve the aspect ratio */ |
a6c45cf0 | 321 | if (INTEL_INFO(dev)->gen >= 4) { |
49be663f CW |
322 | u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay; |
323 | u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay; | |
324 | ||
3fbe18d6 | 325 | /* 965+ is easy, it does everything in hw */ |
49be663f | 326 | if (scaled_width > scaled_height) |
257e48f1 | 327 | pfit_control |= PFIT_ENABLE | PFIT_SCALING_PILLAR; |
49be663f | 328 | else if (scaled_width < scaled_height) |
257e48f1 CW |
329 | pfit_control |= PFIT_ENABLE | PFIT_SCALING_LETTER; |
330 | else if (adjusted_mode->hdisplay != mode->hdisplay) | |
331 | pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO; | |
3fbe18d6 | 332 | } else { |
49be663f CW |
333 | u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay; |
334 | u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay; | |
3fbe18d6 ZY |
335 | /* |
336 | * For earlier chips we have to calculate the scaling | |
337 | * ratio by hand and program it into the | |
338 | * PFIT_PGM_RATIO register | |
339 | */ | |
49be663f CW |
340 | if (scaled_width > scaled_height) { /* pillar */ |
341 | centre_horizontally(adjusted_mode, scaled_height / mode->vdisplay); | |
342 | ||
343 | border = LVDS_BORDER_ENABLE; | |
344 | if (mode->vdisplay != adjusted_mode->vdisplay) { | |
345 | u32 bits = panel_fitter_scaling(mode->vdisplay, adjusted_mode->vdisplay); | |
346 | pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT | | |
347 | bits << PFIT_VERT_SCALE_SHIFT); | |
348 | pfit_control |= (PFIT_ENABLE | | |
349 | VERT_INTERP_BILINEAR | | |
350 | HORIZ_INTERP_BILINEAR); | |
351 | } | |
352 | } else if (scaled_width < scaled_height) { /* letter */ | |
353 | centre_vertically(adjusted_mode, scaled_width / mode->hdisplay); | |
354 | ||
355 | border = LVDS_BORDER_ENABLE; | |
356 | if (mode->hdisplay != adjusted_mode->hdisplay) { | |
357 | u32 bits = panel_fitter_scaling(mode->hdisplay, adjusted_mode->hdisplay); | |
358 | pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT | | |
359 | bits << PFIT_VERT_SCALE_SHIFT); | |
360 | pfit_control |= (PFIT_ENABLE | | |
361 | VERT_INTERP_BILINEAR | | |
362 | HORIZ_INTERP_BILINEAR); | |
363 | } | |
364 | } else | |
365 | /* Aspects match, Let hw scale both directions */ | |
366 | pfit_control |= (PFIT_ENABLE | | |
367 | VERT_AUTO_SCALE | HORIZ_AUTO_SCALE | | |
3fbe18d6 ZY |
368 | VERT_INTERP_BILINEAR | |
369 | HORIZ_INTERP_BILINEAR); | |
3fbe18d6 ZY |
370 | } |
371 | break; | |
372 | ||
373 | case DRM_MODE_SCALE_FULLSCREEN: | |
374 | /* | |
375 | * Full scaling, even if it changes the aspect ratio. | |
376 | * Fortunately this is all done for us in hw. | |
377 | */ | |
257e48f1 CW |
378 | if (mode->vdisplay != adjusted_mode->vdisplay || |
379 | mode->hdisplay != adjusted_mode->hdisplay) { | |
380 | pfit_control |= PFIT_ENABLE; | |
381 | if (INTEL_INFO(dev)->gen >= 4) | |
382 | pfit_control |= PFIT_SCALING_AUTO; | |
383 | else | |
384 | pfit_control |= (VERT_AUTO_SCALE | | |
385 | VERT_INTERP_BILINEAR | | |
386 | HORIZ_AUTO_SCALE | | |
387 | HORIZ_INTERP_BILINEAR); | |
388 | } | |
3fbe18d6 | 389 | break; |
49be663f | 390 | |
3fbe18d6 ZY |
391 | default: |
392 | break; | |
393 | } | |
394 | ||
395 | out: | |
72389a33 | 396 | /* If not enabling scaling, be consistent and always use 0. */ |
bee17e5a CW |
397 | if ((pfit_control & PFIT_ENABLE) == 0) { |
398 | pfit_control = 0; | |
399 | pfit_pgm_ratios = 0; | |
400 | } | |
72389a33 CW |
401 | |
402 | /* Make sure pre-965 set dither correctly */ | |
403 | if (INTEL_INFO(dev)->gen < 4 && dev_priv->lvds_dither) | |
404 | pfit_control |= PANEL_8TO6_DITHER_ENABLE; | |
405 | ||
29b99b48 JN |
406 | if (pfit_control != lvds_encoder->pfit_control || |
407 | pfit_pgm_ratios != lvds_encoder->pfit_pgm_ratios) { | |
408 | lvds_encoder->pfit_control = pfit_control; | |
409 | lvds_encoder->pfit_pgm_ratios = pfit_pgm_ratios; | |
410 | lvds_encoder->pfit_dirty = true; | |
e9e331a8 | 411 | } |
49be663f CW |
412 | dev_priv->lvds_border_bits = border; |
413 | ||
79e53945 JB |
414 | /* |
415 | * XXX: It would be nice to support lower refresh rates on the | |
416 | * panels to reduce power consumption, and perhaps match the | |
417 | * user's requested refresh rate. | |
418 | */ | |
419 | ||
420 | return true; | |
421 | } | |
422 | ||
79e53945 JB |
423 | static void intel_lvds_mode_set(struct drm_encoder *encoder, |
424 | struct drm_display_mode *mode, | |
425 | struct drm_display_mode *adjusted_mode) | |
426 | { | |
79e53945 JB |
427 | /* |
428 | * The LVDS pin pair will already have been turned on in the | |
429 | * intel_crtc_mode_set since it has a large impact on the DPLL | |
430 | * settings. | |
431 | */ | |
79e53945 JB |
432 | } |
433 | ||
434 | /** | |
435 | * Detect the LVDS connection. | |
436 | * | |
b42d4c5c JB |
437 | * Since LVDS doesn't have hotlug, we use the lid as a proxy. Open means |
438 | * connected and closed means disconnected. We also send hotplug events as | |
439 | * needed, using lid status notification from the input layer. | |
79e53945 | 440 | */ |
7b334fcb | 441 | static enum drm_connector_status |
930a9e28 | 442 | intel_lvds_detect(struct drm_connector *connector, bool force) |
79e53945 | 443 | { |
7b9c5abe | 444 | struct drm_device *dev = connector->dev; |
6ee3b5a1 | 445 | enum drm_connector_status status; |
b42d4c5c | 446 | |
fe16d949 CW |
447 | status = intel_panel_detect(dev); |
448 | if (status != connector_status_unknown) | |
449 | return status; | |
01fe9dbd | 450 | |
6ee3b5a1 | 451 | return connector_status_connected; |
79e53945 JB |
452 | } |
453 | ||
454 | /** | |
455 | * Return the list of DDC modes if available, or the BIOS fixed mode otherwise. | |
456 | */ | |
457 | static int intel_lvds_get_modes(struct drm_connector *connector) | |
458 | { | |
62165e0d | 459 | struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector); |
79e53945 | 460 | struct drm_device *dev = connector->dev; |
788319d4 | 461 | struct drm_display_mode *mode; |
79e53945 | 462 | |
62165e0d JN |
463 | if (lvds_connector->edid) |
464 | return drm_add_edid_modes(connector, lvds_connector->edid); | |
79e53945 | 465 | |
62165e0d | 466 | mode = drm_mode_duplicate(dev, lvds_connector->fixed_mode); |
311bd68e | 467 | if (mode == NULL) |
788319d4 | 468 | return 0; |
79e53945 | 469 | |
788319d4 CW |
470 | drm_mode_probed_add(connector, mode); |
471 | return 1; | |
79e53945 JB |
472 | } |
473 | ||
0544edfd TB |
474 | static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id) |
475 | { | |
bc0daf48 | 476 | DRM_INFO("Skipping forced modeset for %s\n", id->ident); |
0544edfd TB |
477 | return 1; |
478 | } | |
479 | ||
480 | /* The GPU hangs up on these systems if modeset is performed on LID open */ | |
481 | static const struct dmi_system_id intel_no_modeset_on_lid[] = { | |
482 | { | |
483 | .callback = intel_no_modeset_on_lid_dmi_callback, | |
484 | .ident = "Toshiba Tecra A11", | |
485 | .matches = { | |
486 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
487 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"), | |
488 | }, | |
489 | }, | |
490 | ||
491 | { } /* terminating entry */ | |
492 | }; | |
493 | ||
c9354c85 LT |
494 | /* |
495 | * Lid events. Note the use of 'modeset_on_lid': | |
496 | * - we set it on lid close, and reset it on open | |
497 | * - we use it as a "only once" bit (ie we ignore | |
498 | * duplicate events where it was already properly | |
499 | * set/reset) | |
500 | * - the suspend/resume paths will also set it to | |
501 | * zero, since they restore the mode ("lid open"). | |
502 | */ | |
c1c7af60 JB |
503 | static int intel_lid_notify(struct notifier_block *nb, unsigned long val, |
504 | void *unused) | |
505 | { | |
db1740a0 JN |
506 | struct intel_lvds_connector *lvds_connector = |
507 | container_of(nb, struct intel_lvds_connector, lid_notifier); | |
508 | struct drm_connector *connector = &lvds_connector->base.base; | |
509 | struct drm_device *dev = connector->dev; | |
510 | struct drm_i915_private *dev_priv = dev->dev_private; | |
c1c7af60 | 511 | |
2fb4e61d AW |
512 | if (dev->switch_power_state != DRM_SWITCH_POWER_ON) |
513 | return NOTIFY_OK; | |
514 | ||
a2565377 ZY |
515 | /* |
516 | * check and update the status of LVDS connector after receiving | |
517 | * the LID nofication event. | |
518 | */ | |
db1740a0 | 519 | connector->status = connector->funcs->detect(connector, false); |
7b334fcb | 520 | |
0544edfd TB |
521 | /* Don't force modeset on machines where it causes a GPU lockup */ |
522 | if (dmi_check_system(intel_no_modeset_on_lid)) | |
523 | return NOTIFY_OK; | |
c9354c85 LT |
524 | if (!acpi_lid_open()) { |
525 | dev_priv->modeset_on_lid = 1; | |
526 | return NOTIFY_OK; | |
06891e27 | 527 | } |
c1c7af60 | 528 | |
c9354c85 LT |
529 | if (!dev_priv->modeset_on_lid) |
530 | return NOTIFY_OK; | |
531 | ||
532 | dev_priv->modeset_on_lid = 0; | |
533 | ||
534 | mutex_lock(&dev->mode_config.mutex); | |
3b7a89fc | 535 | intel_modeset_check_state(dev); |
c9354c85 | 536 | mutex_unlock(&dev->mode_config.mutex); |
06324194 | 537 | |
c1c7af60 JB |
538 | return NOTIFY_OK; |
539 | } | |
540 | ||
79e53945 JB |
541 | /** |
542 | * intel_lvds_destroy - unregister and free LVDS structures | |
543 | * @connector: connector to free | |
544 | * | |
545 | * Unregister the DDC bus for this connector then free the driver private | |
546 | * structure. | |
547 | */ | |
548 | static void intel_lvds_destroy(struct drm_connector *connector) | |
549 | { | |
db1740a0 JN |
550 | struct intel_lvds_connector *lvds_connector = |
551 | to_lvds_connector(connector); | |
552 | ||
553 | if (lvds_connector->lid_notifier.notifier_call) | |
554 | acpi_lid_notifier_unregister(&lvds_connector->lid_notifier); | |
79e53945 | 555 | |
db1740a0 | 556 | intel_panel_destroy_backlight(connector->dev); |
aaa6fd2a | 557 | |
79e53945 JB |
558 | drm_sysfs_connector_remove(connector); |
559 | drm_connector_cleanup(connector); | |
560 | kfree(connector); | |
561 | } | |
562 | ||
335041ed JB |
563 | static int intel_lvds_set_property(struct drm_connector *connector, |
564 | struct drm_property *property, | |
565 | uint64_t value) | |
566 | { | |
62165e0d | 567 | struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector); |
3fbe18d6 | 568 | struct drm_device *dev = connector->dev; |
3fbe18d6 | 569 | |
788319d4 | 570 | if (property == dev->mode_config.scaling_mode_property) { |
62165e0d | 571 | struct drm_crtc *crtc; |
bb8a3560 | 572 | |
53bd8389 JB |
573 | if (value == DRM_MODE_SCALE_NONE) { |
574 | DRM_DEBUG_KMS("no scaling not supported\n"); | |
788319d4 | 575 | return -EINVAL; |
3fbe18d6 | 576 | } |
788319d4 | 577 | |
62165e0d | 578 | if (lvds_connector->fitting_mode == value) { |
3fbe18d6 ZY |
579 | /* the LVDS scaling property is not changed */ |
580 | return 0; | |
581 | } | |
62165e0d JN |
582 | lvds_connector->fitting_mode = value; |
583 | ||
584 | crtc = intel_attached_encoder(connector)->base.crtc; | |
3fbe18d6 ZY |
585 | if (crtc && crtc->enabled) { |
586 | /* | |
587 | * If the CRTC is enabled, the display will be changed | |
588 | * according to the new panel fitting mode. | |
589 | */ | |
a6778b3c DV |
590 | intel_set_mode(crtc, &crtc->mode, |
591 | crtc->x, crtc->y, crtc->fb); | |
3fbe18d6 ZY |
592 | } |
593 | } | |
594 | ||
335041ed JB |
595 | return 0; |
596 | } | |
597 | ||
79e53945 | 598 | static const struct drm_encoder_helper_funcs intel_lvds_helper_funcs = { |
79e53945 | 599 | .mode_fixup = intel_lvds_mode_fixup, |
79e53945 | 600 | .mode_set = intel_lvds_mode_set, |
1f703855 | 601 | .disable = intel_encoder_noop, |
79e53945 JB |
602 | }; |
603 | ||
604 | static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = { | |
605 | .get_modes = intel_lvds_get_modes, | |
606 | .mode_valid = intel_lvds_mode_valid, | |
df0e9248 | 607 | .best_encoder = intel_best_encoder, |
79e53945 JB |
608 | }; |
609 | ||
610 | static const struct drm_connector_funcs intel_lvds_connector_funcs = { | |
c22834ec | 611 | .dpms = intel_connector_dpms, |
79e53945 JB |
612 | .detect = intel_lvds_detect, |
613 | .fill_modes = drm_helper_probe_single_connector_modes, | |
335041ed | 614 | .set_property = intel_lvds_set_property, |
79e53945 JB |
615 | .destroy = intel_lvds_destroy, |
616 | }; | |
617 | ||
79e53945 | 618 | static const struct drm_encoder_funcs intel_lvds_enc_funcs = { |
ea5b213a | 619 | .destroy = intel_encoder_destroy, |
79e53945 JB |
620 | }; |
621 | ||
425d244c JW |
622 | static int __init intel_no_lvds_dmi_callback(const struct dmi_system_id *id) |
623 | { | |
bc0daf48 | 624 | DRM_INFO("Skipping LVDS initialization for %s\n", id->ident); |
425d244c JW |
625 | return 1; |
626 | } | |
79e53945 | 627 | |
425d244c | 628 | /* These systems claim to have LVDS, but really don't */ |
93c05f22 | 629 | static const struct dmi_system_id intel_no_lvds[] = { |
425d244c JW |
630 | { |
631 | .callback = intel_no_lvds_dmi_callback, | |
632 | .ident = "Apple Mac Mini (Core series)", | |
633 | .matches = { | |
98acd46f | 634 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
635 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"), |
636 | }, | |
637 | }, | |
638 | { | |
639 | .callback = intel_no_lvds_dmi_callback, | |
640 | .ident = "Apple Mac Mini (Core 2 series)", | |
641 | .matches = { | |
98acd46f | 642 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
643 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"), |
644 | }, | |
645 | }, | |
646 | { | |
647 | .callback = intel_no_lvds_dmi_callback, | |
648 | .ident = "MSI IM-945GSE-A", | |
649 | .matches = { | |
650 | DMI_MATCH(DMI_SYS_VENDOR, "MSI"), | |
651 | DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"), | |
652 | }, | |
653 | }, | |
654 | { | |
655 | .callback = intel_no_lvds_dmi_callback, | |
656 | .ident = "Dell Studio Hybrid", | |
657 | .matches = { | |
658 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
659 | DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"), | |
660 | }, | |
661 | }, | |
70aa96ca JW |
662 | { |
663 | .callback = intel_no_lvds_dmi_callback, | |
b066254f PC |
664 | .ident = "Dell OptiPlex FX170", |
665 | .matches = { | |
666 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
667 | DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"), | |
668 | }, | |
669 | }, | |
670 | { | |
671 | .callback = intel_no_lvds_dmi_callback, | |
70aa96ca JW |
672 | .ident = "AOpen Mini PC", |
673 | .matches = { | |
674 | DMI_MATCH(DMI_SYS_VENDOR, "AOpen"), | |
675 | DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"), | |
676 | }, | |
677 | }, | |
ed8c754b TV |
678 | { |
679 | .callback = intel_no_lvds_dmi_callback, | |
680 | .ident = "AOpen Mini PC MP915", | |
681 | .matches = { | |
682 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
683 | DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"), | |
684 | }, | |
685 | }, | |
22ab70d3 KP |
686 | { |
687 | .callback = intel_no_lvds_dmi_callback, | |
688 | .ident = "AOpen i915GMm-HFS", | |
689 | .matches = { | |
690 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
691 | DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"), | |
692 | }, | |
693 | }, | |
e57b6886 DV |
694 | { |
695 | .callback = intel_no_lvds_dmi_callback, | |
696 | .ident = "AOpen i45GMx-I", | |
697 | .matches = { | |
698 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
699 | DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"), | |
700 | }, | |
701 | }, | |
fa0864b2 MC |
702 | { |
703 | .callback = intel_no_lvds_dmi_callback, | |
704 | .ident = "Aopen i945GTt-VFA", | |
705 | .matches = { | |
706 | DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"), | |
707 | }, | |
708 | }, | |
9875557e SB |
709 | { |
710 | .callback = intel_no_lvds_dmi_callback, | |
711 | .ident = "Clientron U800", | |
712 | .matches = { | |
713 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
714 | DMI_MATCH(DMI_PRODUCT_NAME, "U800"), | |
715 | }, | |
716 | }, | |
6a574b5b | 717 | { |
44306ab3 JS |
718 | .callback = intel_no_lvds_dmi_callback, |
719 | .ident = "Clientron E830", | |
720 | .matches = { | |
721 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
722 | DMI_MATCH(DMI_PRODUCT_NAME, "E830"), | |
723 | }, | |
724 | }, | |
725 | { | |
6a574b5b HG |
726 | .callback = intel_no_lvds_dmi_callback, |
727 | .ident = "Asus EeeBox PC EB1007", | |
728 | .matches = { | |
729 | DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."), | |
730 | DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"), | |
731 | }, | |
732 | }, | |
0999bbe0 AJ |
733 | { |
734 | .callback = intel_no_lvds_dmi_callback, | |
735 | .ident = "Asus AT5NM10T-I", | |
736 | .matches = { | |
737 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
738 | DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"), | |
739 | }, | |
740 | }, | |
33471119 JBG |
741 | { |
742 | .callback = intel_no_lvds_dmi_callback, | |
743 | .ident = "Hewlett-Packard HP t5740e Thin Client", | |
744 | .matches = { | |
745 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
746 | DMI_MATCH(DMI_PRODUCT_NAME, "HP t5740e Thin Client"), | |
747 | }, | |
748 | }, | |
f5b8a7ed MG |
749 | { |
750 | .callback = intel_no_lvds_dmi_callback, | |
751 | .ident = "Hewlett-Packard t5745", | |
752 | .matches = { | |
753 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 754 | DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"), |
f5b8a7ed MG |
755 | }, |
756 | }, | |
757 | { | |
758 | .callback = intel_no_lvds_dmi_callback, | |
759 | .ident = "Hewlett-Packard st5747", | |
760 | .matches = { | |
761 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 762 | DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"), |
f5b8a7ed MG |
763 | }, |
764 | }, | |
97effadb AA |
765 | { |
766 | .callback = intel_no_lvds_dmi_callback, | |
767 | .ident = "MSI Wind Box DC500", | |
768 | .matches = { | |
769 | DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"), | |
770 | DMI_MATCH(DMI_BOARD_NAME, "MS-7469"), | |
771 | }, | |
772 | }, | |
9756fe38 SS |
773 | { |
774 | .callback = intel_no_lvds_dmi_callback, | |
775 | .ident = "ZOTAC ZBOXSD-ID12/ID13", | |
776 | .matches = { | |
777 | DMI_MATCH(DMI_BOARD_VENDOR, "ZOTAC"), | |
778 | DMI_MATCH(DMI_BOARD_NAME, "ZBOXSD-ID12/ID13"), | |
779 | }, | |
780 | }, | |
a51d4ed0 CW |
781 | { |
782 | .callback = intel_no_lvds_dmi_callback, | |
783 | .ident = "Gigabyte GA-D525TUD", | |
784 | .matches = { | |
785 | DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."), | |
786 | DMI_MATCH(DMI_BOARD_NAME, "D525TUD"), | |
787 | }, | |
788 | }, | |
425d244c JW |
789 | |
790 | { } /* terminating entry */ | |
791 | }; | |
79e53945 | 792 | |
18f9ed12 ZY |
793 | /** |
794 | * intel_find_lvds_downclock - find the reduced downclock for LVDS in EDID | |
795 | * @dev: drm device | |
796 | * @connector: LVDS connector | |
797 | * | |
798 | * Find the reduced downclock for LVDS in EDID. | |
799 | */ | |
800 | static void intel_find_lvds_downclock(struct drm_device *dev, | |
788319d4 CW |
801 | struct drm_display_mode *fixed_mode, |
802 | struct drm_connector *connector) | |
18f9ed12 ZY |
803 | { |
804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
788319d4 | 805 | struct drm_display_mode *scan; |
18f9ed12 ZY |
806 | int temp_downclock; |
807 | ||
788319d4 | 808 | temp_downclock = fixed_mode->clock; |
18f9ed12 ZY |
809 | list_for_each_entry(scan, &connector->probed_modes, head) { |
810 | /* | |
811 | * If one mode has the same resolution with the fixed_panel | |
812 | * mode while they have the different refresh rate, it means | |
813 | * that the reduced downclock is found for the LVDS. In such | |
814 | * case we can set the different FPx0/1 to dynamically select | |
815 | * between low and high frequency. | |
816 | */ | |
788319d4 CW |
817 | if (scan->hdisplay == fixed_mode->hdisplay && |
818 | scan->hsync_start == fixed_mode->hsync_start && | |
819 | scan->hsync_end == fixed_mode->hsync_end && | |
820 | scan->htotal == fixed_mode->htotal && | |
821 | scan->vdisplay == fixed_mode->vdisplay && | |
822 | scan->vsync_start == fixed_mode->vsync_start && | |
823 | scan->vsync_end == fixed_mode->vsync_end && | |
824 | scan->vtotal == fixed_mode->vtotal) { | |
18f9ed12 ZY |
825 | if (scan->clock < temp_downclock) { |
826 | /* | |
827 | * The downclock is already found. But we | |
828 | * expect to find the lower downclock. | |
829 | */ | |
830 | temp_downclock = scan->clock; | |
831 | } | |
832 | } | |
833 | } | |
788319d4 | 834 | if (temp_downclock < fixed_mode->clock && i915_lvds_downclock) { |
18f9ed12 ZY |
835 | /* We found the downclock for LVDS. */ |
836 | dev_priv->lvds_downclock_avail = 1; | |
837 | dev_priv->lvds_downclock = temp_downclock; | |
838 | DRM_DEBUG_KMS("LVDS downclock is found in EDID. " | |
788319d4 CW |
839 | "Normal clock %dKhz, downclock %dKhz\n", |
840 | fixed_mode->clock, temp_downclock); | |
18f9ed12 | 841 | } |
18f9ed12 ZY |
842 | } |
843 | ||
7cf4f69d ZY |
844 | /* |
845 | * Enumerate the child dev array parsed from VBT to check whether | |
846 | * the LVDS is present. | |
847 | * If it is present, return 1. | |
848 | * If it is not present, return false. | |
849 | * If no child dev is parsed from VBT, it assumes that the LVDS is present. | |
7cf4f69d | 850 | */ |
270eea0f CW |
851 | static bool lvds_is_present_in_vbt(struct drm_device *dev, |
852 | u8 *i2c_pin) | |
7cf4f69d ZY |
853 | { |
854 | struct drm_i915_private *dev_priv = dev->dev_private; | |
425904dd | 855 | int i; |
7cf4f69d ZY |
856 | |
857 | if (!dev_priv->child_dev_num) | |
425904dd | 858 | return true; |
7cf4f69d | 859 | |
7cf4f69d | 860 | for (i = 0; i < dev_priv->child_dev_num; i++) { |
425904dd CW |
861 | struct child_device_config *child = dev_priv->child_dev + i; |
862 | ||
863 | /* If the device type is not LFP, continue. | |
864 | * We have to check both the new identifiers as well as the | |
865 | * old for compatibility with some BIOSes. | |
7cf4f69d | 866 | */ |
425904dd CW |
867 | if (child->device_type != DEVICE_TYPE_INT_LFP && |
868 | child->device_type != DEVICE_TYPE_LFP) | |
7cf4f69d ZY |
869 | continue; |
870 | ||
3bd7d909 DK |
871 | if (intel_gmbus_is_port_valid(child->i2c_pin)) |
872 | *i2c_pin = child->i2c_pin; | |
270eea0f | 873 | |
425904dd CW |
874 | /* However, we cannot trust the BIOS writers to populate |
875 | * the VBT correctly. Since LVDS requires additional | |
876 | * information from AIM blocks, a non-zero addin offset is | |
877 | * a good indicator that the LVDS is actually present. | |
7cf4f69d | 878 | */ |
425904dd CW |
879 | if (child->addin_offset) |
880 | return true; | |
881 | ||
882 | /* But even then some BIOS writers perform some black magic | |
883 | * and instantiate the device without reference to any | |
884 | * additional data. Trust that if the VBT was written into | |
885 | * the OpRegion then they have validated the LVDS's existence. | |
886 | */ | |
887 | if (dev_priv->opregion.vbt) | |
888 | return true; | |
7cf4f69d | 889 | } |
425904dd CW |
890 | |
891 | return false; | |
7cf4f69d ZY |
892 | } |
893 | ||
f3cfcba6 CW |
894 | static bool intel_lvds_supported(struct drm_device *dev) |
895 | { | |
896 | /* With the introduction of the PCH we gained a dedicated | |
897 | * LVDS presence pin, use it. */ | |
898 | if (HAS_PCH_SPLIT(dev)) | |
899 | return true; | |
900 | ||
901 | /* Otherwise LVDS was only attached to mobile products, | |
902 | * except for the inglorious 830gm */ | |
903 | return IS_MOBILE(dev) && !IS_I830(dev); | |
904 | } | |
905 | ||
79e53945 JB |
906 | /** |
907 | * intel_lvds_init - setup LVDS connectors on this device | |
908 | * @dev: drm device | |
909 | * | |
910 | * Create the connector, register the LVDS DDC bus, and try to figure out what | |
911 | * modes we can display on the LVDS panel (if present). | |
912 | */ | |
c5d1b51d | 913 | bool intel_lvds_init(struct drm_device *dev) |
79e53945 JB |
914 | { |
915 | struct drm_i915_private *dev_priv = dev->dev_private; | |
29b99b48 | 916 | struct intel_lvds_encoder *lvds_encoder; |
21d40d37 | 917 | struct intel_encoder *intel_encoder; |
c7362c4d | 918 | struct intel_lvds_connector *lvds_connector; |
bb8a3560 | 919 | struct intel_connector *intel_connector; |
79e53945 JB |
920 | struct drm_connector *connector; |
921 | struct drm_encoder *encoder; | |
922 | struct drm_display_mode *scan; /* *modes, *bios_mode; */ | |
923 | struct drm_crtc *crtc; | |
924 | u32 lvds; | |
270eea0f CW |
925 | int pipe; |
926 | u8 pin; | |
79e53945 | 927 | |
f3cfcba6 CW |
928 | if (!intel_lvds_supported(dev)) |
929 | return false; | |
930 | ||
425d244c JW |
931 | /* Skip init on machines we know falsely report LVDS */ |
932 | if (dmi_check_system(intel_no_lvds)) | |
c5d1b51d | 933 | return false; |
565dcd46 | 934 | |
270eea0f CW |
935 | pin = GMBUS_PORT_PANEL; |
936 | if (!lvds_is_present_in_vbt(dev, &pin)) { | |
11ba1592 | 937 | DRM_DEBUG_KMS("LVDS is not present in VBT\n"); |
c5d1b51d | 938 | return false; |
38b3037e | 939 | } |
e99da35f | 940 | |
c619eed4 | 941 | if (HAS_PCH_SPLIT(dev)) { |
541998a1 | 942 | if ((I915_READ(PCH_LVDS) & LVDS_DETECTED) == 0) |
c5d1b51d | 943 | return false; |
5ceb0f9b | 944 | if (dev_priv->edp.support) { |
28c97730 | 945 | DRM_DEBUG_KMS("disable LVDS for eDP support\n"); |
c5d1b51d | 946 | return false; |
32f9d658 | 947 | } |
541998a1 ZW |
948 | } |
949 | ||
29b99b48 JN |
950 | lvds_encoder = kzalloc(sizeof(struct intel_lvds_encoder), GFP_KERNEL); |
951 | if (!lvds_encoder) | |
c5d1b51d | 952 | return false; |
79e53945 | 953 | |
c7362c4d JN |
954 | lvds_connector = kzalloc(sizeof(struct intel_lvds_connector), GFP_KERNEL); |
955 | if (!lvds_connector) { | |
29b99b48 | 956 | kfree(lvds_encoder); |
c5d1b51d | 957 | return false; |
bb8a3560 ZW |
958 | } |
959 | ||
62165e0d JN |
960 | lvds_encoder->attached_connector = lvds_connector; |
961 | ||
e9e331a8 | 962 | if (!HAS_PCH_SPLIT(dev)) { |
29b99b48 | 963 | lvds_encoder->pfit_control = I915_READ(PFIT_CONTROL); |
e9e331a8 CW |
964 | } |
965 | ||
29b99b48 | 966 | intel_encoder = &lvds_encoder->base; |
4ef69c7a | 967 | encoder = &intel_encoder->base; |
c7362c4d | 968 | intel_connector = &lvds_connector->base; |
ea5b213a | 969 | connector = &intel_connector->base; |
bb8a3560 | 970 | drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs, |
79e53945 JB |
971 | DRM_MODE_CONNECTOR_LVDS); |
972 | ||
4ef69c7a | 973 | drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs, |
79e53945 JB |
974 | DRM_MODE_ENCODER_LVDS); |
975 | ||
c22834ec DV |
976 | intel_encoder->enable = intel_enable_lvds; |
977 | intel_encoder->disable = intel_disable_lvds; | |
b1dc332c DV |
978 | intel_encoder->get_hw_state = intel_lvds_get_hw_state; |
979 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
c22834ec | 980 | |
df0e9248 | 981 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
21d40d37 | 982 | intel_encoder->type = INTEL_OUTPUT_LVDS; |
79e53945 | 983 | |
66a9278e | 984 | intel_encoder->cloneable = false; |
27f8227b JB |
985 | if (HAS_PCH_SPLIT(dev)) |
986 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
0b9f43a0 DV |
987 | else if (IS_GEN4(dev)) |
988 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
27f8227b JB |
989 | else |
990 | intel_encoder->crtc_mask = (1 << 1); | |
991 | ||
79e53945 JB |
992 | drm_encoder_helper_add(encoder, &intel_lvds_helper_funcs); |
993 | drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs); | |
994 | connector->display_info.subpixel_order = SubPixelHorizontalRGB; | |
995 | connector->interlace_allowed = false; | |
996 | connector->doublescan_allowed = false; | |
997 | ||
3fbe18d6 ZY |
998 | /* create the scaling mode property */ |
999 | drm_mode_create_scaling_mode_property(dev); | |
1000 | /* | |
1001 | * the initial panel fitting mode will be FULL_SCREEN. | |
1002 | */ | |
79e53945 | 1003 | |
bb8a3560 | 1004 | drm_connector_attach_property(&intel_connector->base, |
3fbe18d6 | 1005 | dev->mode_config.scaling_mode_property, |
dd1ea37d | 1006 | DRM_MODE_SCALE_ASPECT); |
62165e0d | 1007 | lvds_connector->fitting_mode = DRM_MODE_SCALE_ASPECT; |
79e53945 JB |
1008 | /* |
1009 | * LVDS discovery: | |
1010 | * 1) check for EDID on DDC | |
1011 | * 2) check for VBT data | |
1012 | * 3) check to see if LVDS is already on | |
1013 | * if none of the above, no panel | |
1014 | * 4) make sure lid is open | |
1015 | * if closed, act like it's not there for now | |
1016 | */ | |
1017 | ||
79e53945 JB |
1018 | /* |
1019 | * Attempt to get the fixed panel mode from DDC. Assume that the | |
1020 | * preferred mode is the right one. | |
1021 | */ | |
62165e0d JN |
1022 | lvds_connector->edid = drm_get_edid(connector, |
1023 | intel_gmbus_get_adapter(dev_priv, pin)); | |
1024 | if (lvds_connector->edid) { | |
1025 | if (drm_add_edid_modes(connector, lvds_connector->edid)) { | |
3f8ff0e7 | 1026 | drm_mode_connector_update_edid_property(connector, |
62165e0d | 1027 | lvds_connector->edid); |
3f8ff0e7 | 1028 | } else { |
62165e0d JN |
1029 | kfree(lvds_connector->edid); |
1030 | lvds_connector->edid = NULL; | |
3f8ff0e7 CW |
1031 | } |
1032 | } | |
62165e0d | 1033 | if (!lvds_connector->edid) { |
788319d4 CW |
1034 | /* Didn't get an EDID, so |
1035 | * Set wide sync ranges so we get all modes | |
1036 | * handed to valid_mode for checking | |
1037 | */ | |
1038 | connector->display_info.min_vfreq = 0; | |
1039 | connector->display_info.max_vfreq = 200; | |
1040 | connector->display_info.min_hfreq = 0; | |
1041 | connector->display_info.max_hfreq = 200; | |
1042 | } | |
79e53945 JB |
1043 | |
1044 | list_for_each_entry(scan, &connector->probed_modes, head) { | |
79e53945 | 1045 | if (scan->type & DRM_MODE_TYPE_PREFERRED) { |
62165e0d JN |
1046 | lvds_connector->fixed_mode = drm_mode_duplicate(dev, scan); |
1047 | intel_find_lvds_downclock(dev, | |
1048 | lvds_connector->fixed_mode, | |
788319d4 | 1049 | connector); |
565dcd46 | 1050 | goto out; |
79e53945 | 1051 | } |
79e53945 JB |
1052 | } |
1053 | ||
1054 | /* Failed to get EDID, what about VBT? */ | |
88631706 | 1055 | if (dev_priv->lfp_lvds_vbt_mode) { |
62165e0d | 1056 | lvds_connector->fixed_mode = |
88631706 | 1057 | drm_mode_duplicate(dev, dev_priv->lfp_lvds_vbt_mode); |
62165e0d JN |
1058 | if (lvds_connector->fixed_mode) { |
1059 | lvds_connector->fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
e285f3cd JB |
1060 | goto out; |
1061 | } | |
79e53945 JB |
1062 | } |
1063 | ||
1064 | /* | |
1065 | * If we didn't get EDID, try checking if the panel is already turned | |
1066 | * on. If so, assume that whatever is currently programmed is the | |
1067 | * correct mode. | |
1068 | */ | |
541998a1 | 1069 | |
f2b115e6 | 1070 | /* Ironlake: FIXME if still fail, not try pipe mode now */ |
c619eed4 | 1071 | if (HAS_PCH_SPLIT(dev)) |
541998a1 ZW |
1072 | goto failed; |
1073 | ||
79e53945 JB |
1074 | lvds = I915_READ(LVDS); |
1075 | pipe = (lvds & LVDS_PIPEB_SELECT) ? 1 : 0; | |
f875c15a | 1076 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
79e53945 JB |
1077 | |
1078 | if (crtc && (lvds & LVDS_PORT_EN)) { | |
62165e0d JN |
1079 | lvds_connector->fixed_mode = intel_crtc_mode_get(dev, crtc); |
1080 | if (lvds_connector->fixed_mode) { | |
1081 | lvds_connector->fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
565dcd46 | 1082 | goto out; |
79e53945 JB |
1083 | } |
1084 | } | |
1085 | ||
1086 | /* If we still don't have a mode after all that, give up. */ | |
62165e0d | 1087 | if (!lvds_connector->fixed_mode) |
79e53945 JB |
1088 | goto failed; |
1089 | ||
79e53945 | 1090 | out: |
24ded204 DV |
1091 | /* |
1092 | * Unlock registers and just | |
1093 | * leave them unlocked | |
1094 | */ | |
c619eed4 | 1095 | if (HAS_PCH_SPLIT(dev)) { |
ed10fca9 KP |
1096 | I915_WRITE(PCH_PP_CONTROL, |
1097 | I915_READ(PCH_PP_CONTROL) | PANEL_UNLOCK_REGS); | |
1098 | } else { | |
ed10fca9 KP |
1099 | I915_WRITE(PP_CONTROL, |
1100 | I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS); | |
541998a1 | 1101 | } |
db1740a0 JN |
1102 | lvds_connector->lid_notifier.notifier_call = intel_lid_notify; |
1103 | if (acpi_lid_notifier_register(&lvds_connector->lid_notifier)) { | |
28c97730 | 1104 | DRM_DEBUG_KMS("lid notifier registration failed\n"); |
db1740a0 | 1105 | lvds_connector->lid_notifier.notifier_call = NULL; |
c1c7af60 | 1106 | } |
79e53945 | 1107 | drm_sysfs_connector_add(connector); |
aaa6fd2a | 1108 | |
0657b6b1 | 1109 | intel_panel_setup_backlight(connector); |
aaa6fd2a | 1110 | |
c5d1b51d | 1111 | return true; |
79e53945 JB |
1112 | |
1113 | failed: | |
8a4c47f3 | 1114 | DRM_DEBUG_KMS("No LVDS modes found, disabling.\n"); |
79e53945 | 1115 | drm_connector_cleanup(connector); |
1991bdfa | 1116 | drm_encoder_cleanup(encoder); |
29b99b48 | 1117 | kfree(lvds_encoder); |
c7362c4d | 1118 | kfree(lvds_connector); |
c5d1b51d | 1119 | return false; |
79e53945 | 1120 | } |