projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: remove i915_disable_vga_mem declaration
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_pm.c
CommitLineData
85208be0
ED		 1/*
2 * Copyright © 2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 *
26 */
27
2b4e57bd 28#include <linux/cpufreq.h>
85208be0
ED		 29#include "i915_drv.h"
30#include "intel_drv.h"
eb48eb00
DV		 31#include "../../../platform/x86/intel_ips.h"
32#include <linux/module.h>
f4db9321 33#include <drm/i915_powerwell.h>
8a187455 34#include <linux/pm_runtime.h>
85208be0 35
dc39fff7
BW		 36/**
37 * RC6 is a special power stage which allows the GPU to enter an very
38 * low-voltage mode when idle, using down to 0V while at this stage. This
39 * stage is entered automatically when the GPU is idle when RC6 support is
40 * enabled, and as soon as new workload arises GPU wakes up automatically as well.
41 *
42 * There are different RC6 modes available in Intel GPU, which differentiate
43 * among each other with the latency required to enter and leave RC6 and
44 * voltage consumed by the GPU in different states.
45 *
46 * The combination of the following flags define which states GPU is allowed
47 * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
48 * RC6pp is deepest RC6. Their support by hardware varies according to the
49 * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
50 * which brings the most power savings; deeper states save more power, but
51 * require higher latency to switch to and wake up.
52 */
53#define INTEL_RC6_ENABLE (1<<0)
54#define INTEL_RC6p_ENABLE (1<<1)
55#define INTEL_RC6pp_ENABLE (1<<2)
56
f6750b3c
ED		 57/* FBC, or Frame Buffer Compression, is a technique employed to compress the
58 * framebuffer contents in-memory, aiming at reducing the required bandwidth
59 * during in-memory transfers and, therefore, reduce the power packet.
85208be0 60 *
f6750b3c
ED		 61 * The benefits of FBC are mostly visible with solid backgrounds and
62 * variation-less patterns.
85208be0 63 *
f6750b3c
ED		 64 * FBC-related functionality can be enabled by the means of the
65 * i915.i915_enable_fbc parameter
85208be0
ED		 66 */
67
1fa61106 68static void i8xx_disable_fbc(struct drm_device *dev)
85208be0
ED		 69{
70 struct drm_i915_private *dev_priv = dev->dev_private;
71 u32 fbc_ctl;
72
73 /* Disable compression */
74 fbc_ctl = I915_READ(FBC_CONTROL);
75 if ((fbc_ctl & FBC_CTL_EN) == 0)
76 return;
77
78 fbc_ctl &= ~FBC_CTL_EN;
79 I915_WRITE(FBC_CONTROL, fbc_ctl);
80
81 /* Wait for compressing bit to clear */
82 if (wait_for((I915_READ(FBC_STATUS) & FBC_STAT_COMPRESSING) == 0, 10)) {
83 DRM_DEBUG_KMS("FBC idle timed out\n");
84 return;
85 }
86
87 DRM_DEBUG_KMS("disabled FBC\n");
88}
89
1fa61106 90static void i8xx_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
85208be0
ED		 91{
92 struct drm_device *dev = crtc->dev;
93 struct drm_i915_private *dev_priv = dev->dev_private;
94 struct drm_framebuffer *fb = crtc->fb;
95 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
96 struct drm_i915_gem_object *obj = intel_fb->obj;
97 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
98 int cfb_pitch;
99 int plane, i;
100 u32 fbc_ctl, fbc_ctl2;
101
5c3fe8b0 102 cfb_pitch = dev_priv->fbc.size / FBC_LL_SIZE;
85208be0
ED		 103 if (fb->pitches[0] < cfb_pitch)
104 cfb_pitch = fb->pitches[0];
105
106 /* FBC_CTL wants 64B units */
107 cfb_pitch = (cfb_pitch / 64) - 1;
108 plane = intel_crtc->plane == 0 ? FBC_CTL_PLANEA : FBC_CTL_PLANEB;
109
110 /* Clear old tags */
111 for (i = 0; i < (FBC_LL_SIZE / 32) + 1; i++)
112 I915_WRITE(FBC_TAG + (i * 4), 0);
113
114 /* Set it up... */
115 fbc_ctl2 = FBC_CTL_FENCE_DBL | FBC_CTL_IDLE_IMM | FBC_CTL_CPU_FENCE;
116 fbc_ctl2 |= plane;
117 I915_WRITE(FBC_CONTROL2, fbc_ctl2);
118 I915_WRITE(FBC_FENCE_OFF, crtc->y);
119
120 /* enable it... */
121 fbc_ctl = FBC_CTL_EN | FBC_CTL_PERIODIC;
122 if (IS_I945GM(dev))
123 fbc_ctl |= FBC_CTL_C3_IDLE; /* 945 needs special SR handling */
124 fbc_ctl |= (cfb_pitch & 0xff) << FBC_CTL_STRIDE_SHIFT;
125 fbc_ctl |= (interval & 0x2fff) << FBC_CTL_INTERVAL_SHIFT;
126 fbc_ctl |= obj->fence_reg;
127 I915_WRITE(FBC_CONTROL, fbc_ctl);
128
84f44ce7
VS		 129 DRM_DEBUG_KMS("enabled FBC, pitch %d, yoff %d, plane %c, ",
130 cfb_pitch, crtc->y, plane_name(intel_crtc->plane));
85208be0
ED		 131}
132
1fa61106 133static bool i8xx_fbc_enabled(struct drm_device *dev)
85208be0
ED		 134{
135 struct drm_i915_private *dev_priv = dev->dev_private;
136
137 return I915_READ(FBC_CONTROL) & FBC_CTL_EN;
138}
139
1fa61106 140static void g4x_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
85208be0
ED		 141{
142 struct drm_device *dev = crtc->dev;
143 struct drm_i915_private *dev_priv = dev->dev_private;
144 struct drm_framebuffer *fb = crtc->fb;
145 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
146 struct drm_i915_gem_object *obj = intel_fb->obj;
147 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
148 int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
149 unsigned long stall_watermark = 200;
150 u32 dpfc_ctl;
151
152 dpfc_ctl = plane | DPFC_SR_EN | DPFC_CTL_LIMIT_1X;
153 dpfc_ctl |= DPFC_CTL_FENCE_EN | obj->fence_reg;
154 I915_WRITE(DPFC_CHICKEN, DPFC_HT_MODIFY);
155
156 I915_WRITE(DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
157 (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
158 (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
159 I915_WRITE(DPFC_FENCE_YOFF, crtc->y);
160
161 /* enable it... */
162 I915_WRITE(DPFC_CONTROL, I915_READ(DPFC_CONTROL) | DPFC_CTL_EN);
163
84f44ce7 164 DRM_DEBUG_KMS("enabled fbc on plane %c\n", plane_name(intel_crtc->plane));
85208be0
ED		 165}
166
1fa61106 167static void g4x_disable_fbc(struct drm_device *dev)
85208be0
ED		 168{
169 struct drm_i915_private *dev_priv = dev->dev_private;
170 u32 dpfc_ctl;
171
172 /* Disable compression */
173 dpfc_ctl = I915_READ(DPFC_CONTROL);
174 if (dpfc_ctl & DPFC_CTL_EN) {
175 dpfc_ctl &= ~DPFC_CTL_EN;
176 I915_WRITE(DPFC_CONTROL, dpfc_ctl);
177
178 DRM_DEBUG_KMS("disabled FBC\n");
179 }
180}
181
1fa61106 182static bool g4x_fbc_enabled(struct drm_device *dev)
85208be0
ED		 183{
184 struct drm_i915_private *dev_priv = dev->dev_private;
185
186 return I915_READ(DPFC_CONTROL) & DPFC_CTL_EN;
187}
188
189static void sandybridge_blit_fbc_update(struct drm_device *dev)
190{
191 struct drm_i915_private *dev_priv = dev->dev_private;
192 u32 blt_ecoskpd;
193
194 /* Make sure blitter notifies FBC of writes */
940aece4
D		 195
196 /* Blitter is part of Media powerwell on VLV. No impact of
197 * his param in other platforms for now */
198 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_MEDIA);
c8d9a590 199
85208be0
ED		 200 blt_ecoskpd = I915_READ(GEN6_BLITTER_ECOSKPD);
201 blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY <<
202 GEN6_BLITTER_LOCK_SHIFT;
203 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
204 blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY;
205 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
206 blt_ecoskpd &= ~(GEN6_BLITTER_FBC_NOTIFY <<
207 GEN6_BLITTER_LOCK_SHIFT);
208 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
209 POSTING_READ(GEN6_BLITTER_ECOSKPD);
c8d9a590 210
940aece4 211 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_MEDIA);
85208be0
ED		 212}
213
1fa61106 214static void ironlake_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
85208be0
ED		 215{
216 struct drm_device *dev = crtc->dev;
217 struct drm_i915_private *dev_priv = dev->dev_private;
218 struct drm_framebuffer *fb = crtc->fb;
219 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
220 struct drm_i915_gem_object *obj = intel_fb->obj;
221 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
222 int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
223 unsigned long stall_watermark = 200;
224 u32 dpfc_ctl;
225
226 dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
227 dpfc_ctl &= DPFC_RESERVED;
228 dpfc_ctl |= (plane | DPFC_CTL_LIMIT_1X);
229 /* Set persistent mode for front-buffer rendering, ala X. */
230 dpfc_ctl |= DPFC_CTL_PERSISTENT_MODE;
d629336b
VS		 231 dpfc_ctl |= DPFC_CTL_FENCE_EN;
232 if (IS_GEN5(dev))
233 dpfc_ctl |= obj->fence_reg;
85208be0
ED		 234 I915_WRITE(ILK_DPFC_CHICKEN, DPFC_HT_MODIFY);
235
236 I915_WRITE(ILK_DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
237 (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
238 (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
239 I915_WRITE(ILK_DPFC_FENCE_YOFF, crtc->y);
f343c5f6 240 I915_WRITE(ILK_FBC_RT_BASE, i915_gem_obj_ggtt_offset(obj) | ILK_FBC_RT_VALID);
85208be0
ED		 241 /* enable it... */
242 I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl | DPFC_CTL_EN);
243
244 if (IS_GEN6(dev)) {
245 I915_WRITE(SNB_DPFC_CTL_SA,
246 SNB_CPU_FENCE_ENABLE | obj->fence_reg);
247 I915_WRITE(DPFC_CPU_FENCE_OFFSET, crtc->y);
248 sandybridge_blit_fbc_update(dev);
249 }
250
84f44ce7 251 DRM_DEBUG_KMS("enabled fbc on plane %c\n", plane_name(intel_crtc->plane));
85208be0
ED		 252}
253
1fa61106 254static void ironlake_disable_fbc(struct drm_device *dev)
85208be0
ED		 255{
256 struct drm_i915_private *dev_priv = dev->dev_private;
257 u32 dpfc_ctl;
258
259 /* Disable compression */
260 dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
261 if (dpfc_ctl & DPFC_CTL_EN) {
262 dpfc_ctl &= ~DPFC_CTL_EN;
263 I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl);
264
265 DRM_DEBUG_KMS("disabled FBC\n");
266 }
267}
268
1fa61106 269static bool ironlake_fbc_enabled(struct drm_device *dev)
85208be0
ED		 270{
271 struct drm_i915_private *dev_priv = dev->dev_private;
272
273 return I915_READ(ILK_DPFC_CONTROL) & DPFC_CTL_EN;
274}
275
abe959c7
RV		 276static void gen7_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
277{
278 struct drm_device *dev = crtc->dev;
279 struct drm_i915_private *dev_priv = dev->dev_private;
280 struct drm_framebuffer *fb = crtc->fb;
281 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
282 struct drm_i915_gem_object *obj = intel_fb->obj;
283 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
284
f343c5f6 285 I915_WRITE(IVB_FBC_RT_BASE, i915_gem_obj_ggtt_offset(obj));
abe959c7
RV		 286
287 I915_WRITE(ILK_DPFC_CONTROL, DPFC_CTL_EN | DPFC_CTL_LIMIT_1X |
288 IVB_DPFC_CTL_FENCE_EN |
289 intel_crtc->plane << IVB_DPFC_CTL_PLANE_SHIFT);
290
891348b2 291 if (IS_IVYBRIDGE(dev)) {
7dd23ba0 292 /* WaFbcAsynchFlipDisableFbcQueue:ivb */
891348b2 293 I915_WRITE(ILK_DISPLAY_CHICKEN1, ILK_FBCQ_DIS);
28554164 294 } else {
7dd23ba0 295 /* WaFbcAsynchFlipDisableFbcQueue:hsw */
28554164
RV		 296 I915_WRITE(HSW_PIPE_SLICE_CHICKEN_1(intel_crtc->pipe),
297 HSW_BYPASS_FBC_QUEUE);
891348b2 298 }
b74ea102 299
abe959c7
RV		 300 I915_WRITE(SNB_DPFC_CTL_SA,
301 SNB_CPU_FENCE_ENABLE | obj->fence_reg);
302 I915_WRITE(DPFC_CPU_FENCE_OFFSET, crtc->y);
303
304 sandybridge_blit_fbc_update(dev);
305
b19870ee 306 DRM_DEBUG_KMS("enabled fbc on plane %c\n", plane_name(intel_crtc->plane));
abe959c7
RV		 307}
308
85208be0
ED		 309bool intel_fbc_enabled(struct drm_device *dev)
310{
311 struct drm_i915_private *dev_priv = dev->dev_private;
312
313 if (!dev_priv->display.fbc_enabled)
314 return false;
315
316 return dev_priv->display.fbc_enabled(dev);
317}
318
319static void intel_fbc_work_fn(struct work_struct *__work)
320{
321 struct intel_fbc_work *work =
322 container_of(to_delayed_work(__work),
323 struct intel_fbc_work, work);
324 struct drm_device *dev = work->crtc->dev;
325 struct drm_i915_private *dev_priv = dev->dev_private;
326
327 mutex_lock(&dev->struct_mutex);
5c3fe8b0 328 if (work == dev_priv->fbc.fbc_work) {
85208be0
ED		 329 /* Double check that we haven't switched fb without cancelling
330 * the prior work.
331 */
332 if (work->crtc->fb == work->fb) {
333 dev_priv->display.enable_fbc(work->crtc,
334 work->interval);
335
5c3fe8b0
BW		 336 dev_priv->fbc.plane = to_intel_crtc(work->crtc)->plane;
337 dev_priv->fbc.fb_id = work->crtc->fb->base.id;
338 dev_priv->fbc.y = work->crtc->y;
85208be0
ED		 339 }
340
5c3fe8b0 341 dev_priv->fbc.fbc_work = NULL;
85208be0
ED		 342 }
343 mutex_unlock(&dev->struct_mutex);
344
345 kfree(work);
346}
347
348static void intel_cancel_fbc_work(struct drm_i915_private *dev_priv)
349{
5c3fe8b0 350 if (dev_priv->fbc.fbc_work == NULL)
85208be0
ED		 351 return;
352
353 DRM_DEBUG_KMS("cancelling pending FBC enable\n");
354
355 /* Synchronisation is provided by struct_mutex and checking of
5c3fe8b0 356 * dev_priv->fbc.fbc_work, so we can perform the cancellation
85208be0
ED		 357 * entirely asynchronously.
358 */
5c3fe8b0 359 if (cancel_delayed_work(&dev_priv->fbc.fbc_work->work))
85208be0 360 /* tasklet was killed before being run, clean up */
5c3fe8b0 361 kfree(dev_priv->fbc.fbc_work);
85208be0
ED		 362
363 /* Mark the work as no longer wanted so that if it does
364 * wake-up (because the work was already running and waiting
365 * for our mutex), it will discover that is no longer
366 * necessary to run.
367 */
5c3fe8b0 368 dev_priv->fbc.fbc_work = NULL;
85208be0
ED		 369}
370
b63fb44c 371static void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
85208be0
ED		 372{
373 struct intel_fbc_work *work;
374 struct drm_device *dev = crtc->dev;
375 struct drm_i915_private *dev_priv = dev->dev_private;
376
377 if (!dev_priv->display.enable_fbc)
378 return;
379
380 intel_cancel_fbc_work(dev_priv);
381
b14c5679 382 work = kzalloc(sizeof(*work), GFP_KERNEL);
85208be0 383 if (work == NULL) {
6cdcb5e7 384 DRM_ERROR("Failed to allocate FBC work structure\n");
85208be0
ED		 385 dev_priv->display.enable_fbc(crtc, interval);
386 return;
387 }
388
389 work->crtc = crtc;
390 work->fb = crtc->fb;
391 work->interval = interval;
392 INIT_DELAYED_WORK(&work->work, intel_fbc_work_fn);
393
5c3fe8b0 394 dev_priv->fbc.fbc_work = work;
85208be0 395
85208be0
ED		 396 /* Delay the actual enabling to let pageflipping cease and the
397 * display to settle before starting the compression. Note that
398 * this delay also serves a second purpose: it allows for a
399 * vblank to pass after disabling the FBC before we attempt
400 * to modify the control registers.
401 *
402 * A more complicated solution would involve tracking vblanks
403 * following the termination of the page-flipping sequence
404 * and indeed performing the enable as a co-routine and not
405 * waiting synchronously upon the vblank.
7457d617
DL		 406 *
407 * WaFbcWaitForVBlankBeforeEnable:ilk,snb
85208be0
ED		 408 */
409 schedule_delayed_work(&work->work, msecs_to_jiffies(50));
410}
411
412void intel_disable_fbc(struct drm_device *dev)
413{
414 struct drm_i915_private *dev_priv = dev->dev_private;
415
416 intel_cancel_fbc_work(dev_priv);
417
418 if (!dev_priv->display.disable_fbc)
419 return;
420
421 dev_priv->display.disable_fbc(dev);
5c3fe8b0 422 dev_priv->fbc.plane = -1;
85208be0
ED		 423}
424
29ebf90f
CW		 425static bool set_no_fbc_reason(struct drm_i915_private *dev_priv,
426 enum no_fbc_reason reason)
427{
428 if (dev_priv->fbc.no_fbc_reason == reason)
429 return false;
430
431 dev_priv->fbc.no_fbc_reason = reason;
432 return true;
433}
434
85208be0
ED		 435/**
436 * intel_update_fbc - enable/disable FBC as needed
437 * @dev: the drm_device
438 *
439 * Set up the framebuffer compression hardware at mode set time. We
440 * enable it if possible:
441 * - plane A only (on pre-965)
442 * - no pixel mulitply/line duplication
443 * - no alpha buffer discard
444 * - no dual wide
f85da868 445 * - framebuffer <= max_hdisplay in width, max_vdisplay in height
85208be0
ED		 446 *
447 * We can't assume that any compression will take place (worst case),
448 * so the compressed buffer has to be the same size as the uncompressed
449 * one. It also must reside (along with the line length buffer) in
450 * stolen memory.
451 *
452 * We need to enable/disable FBC on a global basis.
453 */
454void intel_update_fbc(struct drm_device *dev)
455{
456 struct drm_i915_private *dev_priv = dev->dev_private;
457 struct drm_crtc *crtc = NULL, *tmp_crtc;
458 struct intel_crtc *intel_crtc;
459 struct drm_framebuffer *fb;
460 struct intel_framebuffer *intel_fb;
461 struct drm_i915_gem_object *obj;
ef644fda 462 const struct drm_display_mode *adjusted_mode;
37327abd 463 unsigned int max_width, max_height;
85208be0 464
29ebf90f
CW		 465 if (!I915_HAS_FBC(dev)) {
466 set_no_fbc_reason(dev_priv, FBC_UNSUPPORTED);
85208be0 467 return;
29ebf90f 468 }
85208be0 469
29ebf90f
CW		 470 if (!i915_powersave) {
471 if (set_no_fbc_reason(dev_priv, FBC_MODULE_PARAM))
472 DRM_DEBUG_KMS("fbc disabled per module param\n");
85208be0 473 return;
29ebf90f 474 }
85208be0
ED		 475
476 /*
477 * If FBC is already on, we just have to verify that we can
478 * keep it that way...
479 * Need to disable if:
480 * - more than one pipe is active
481 * - changing FBC params (stride, fence, mode)
482 * - new fb is too large to fit in compressed buffer
483 * - going to an unsupported config (interlace, pixel multiply, etc.)
484 */
485 list_for_each_entry(tmp_crtc, &dev->mode_config.crtc_list, head) {
3490ea5d 486 if (intel_crtc_active(tmp_crtc) &&
4c445e0e 487 to_intel_crtc(tmp_crtc)->primary_enabled) {
85208be0 488 if (crtc) {
29ebf90f
CW		 489 if (set_no_fbc_reason(dev_priv, FBC_MULTIPLE_PIPES))
490 DRM_DEBUG_KMS("more than one pipe active, disabling compression\n");
85208be0
ED		 491 goto out_disable;
492 }
493 crtc = tmp_crtc;
494 }
495 }
496
497 if (!crtc || crtc->fb == NULL) {
29ebf90f
CW		 498 if (set_no_fbc_reason(dev_priv, FBC_NO_OUTPUT))
499 DRM_DEBUG_KMS("no output, disabling\n");
85208be0
ED		 500 goto out_disable;
501 }
502
503 intel_crtc = to_intel_crtc(crtc);
504 fb = crtc->fb;
505 intel_fb = to_intel_framebuffer(fb);
506 obj = intel_fb->obj;
ef644fda 507 adjusted_mode = &intel_crtc->config.adjusted_mode;
85208be0 508
8a5729a3
DL		 509 if (i915_enable_fbc < 0 &&
510 INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) {
29ebf90f
CW		 511 if (set_no_fbc_reason(dev_priv, FBC_CHIP_DEFAULT))
512 DRM_DEBUG_KMS("disabled per chip default\n");
8a5729a3 513 goto out_disable;
85208be0 514 }
8a5729a3 515 if (!i915_enable_fbc) {
29ebf90f
CW		 516 if (set_no_fbc_reason(dev_priv, FBC_MODULE_PARAM))
517 DRM_DEBUG_KMS("fbc disabled per module param\n");
85208be0
ED		 518 goto out_disable;
519 }
ef644fda
VS		 520 if ((adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) ||
521 (adjusted_mode->flags & DRM_MODE_FLAG_DBLSCAN)) {
29ebf90f
CW		 522 if (set_no_fbc_reason(dev_priv, FBC_UNSUPPORTED_MODE))
523 DRM_DEBUG_KMS("mode incompatible with compression, "
524 "disabling\n");
85208be0
ED		 525 goto out_disable;
526 }
f85da868
PZ		 527
528 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
37327abd
VS		 529 max_width = 4096;
530 max_height = 2048;
f85da868 531 } else {
37327abd
VS		 532 max_width = 2048;
533 max_height = 1536;
f85da868 534 }
37327abd
VS		 535 if (intel_crtc->config.pipe_src_w > max_width ||
536 intel_crtc->config.pipe_src_h > max_height) {
29ebf90f
CW		 537 if (set_no_fbc_reason(dev_priv, FBC_MODE_TOO_LARGE))
538 DRM_DEBUG_KMS("mode too large for compression, disabling\n");
85208be0
ED		 539 goto out_disable;
540 }
c5a44aa0
VS		 541 if ((INTEL_INFO(dev)->gen < 4 || IS_HASWELL(dev)) &&
542 intel_crtc->plane != PLANE_A) {
29ebf90f 543 if (set_no_fbc_reason(dev_priv, FBC_BAD_PLANE))
c5a44aa0 544 DRM_DEBUG_KMS("plane not A, disabling compression\n");
85208be0
ED		 545 goto out_disable;
546 }
547
548 /* The use of a CPU fence is mandatory in order to detect writes
549 * by the CPU to the scanout and trigger updates to the FBC.
550 */
551 if (obj->tiling_mode != I915_TILING_X ||
552 obj->fence_reg == I915_FENCE_REG_NONE) {
29ebf90f
CW		 553 if (set_no_fbc_reason(dev_priv, FBC_NOT_TILED))
554 DRM_DEBUG_KMS("framebuffer not tiled or fenced, disabling compression\n");
85208be0
ED		 555 goto out_disable;
556 }
557
558 /* If the kernel debugger is active, always disable compression */
559 if (in_dbg_master())
560 goto out_disable;
561
11be49eb 562 if (i915_gem_stolen_setup_compression(dev, intel_fb->obj->base.size)) {
29ebf90f
CW		 563 if (set_no_fbc_reason(dev_priv, FBC_STOLEN_TOO_SMALL))
564 DRM_DEBUG_KMS("framebuffer too large, disabling compression\n");
11be49eb
CW		 565 goto out_disable;
566 }
567
85208be0
ED		 568 /* If the scanout has not changed, don't modify the FBC settings.
569 * Note that we make the fundamental assumption that the fb->obj
570 * cannot be unpinned (and have its GTT offset and fence revoked)
571 * without first being decoupled from the scanout and FBC disabled.
572 */
5c3fe8b0
BW		 573 if (dev_priv->fbc.plane == intel_crtc->plane &&
574 dev_priv->fbc.fb_id == fb->base.id &&
575 dev_priv->fbc.y == crtc->y)
85208be0
ED		 576 return;
577
578 if (intel_fbc_enabled(dev)) {
579 /* We update FBC along two paths, after changing fb/crtc
580 * configuration (modeswitching) and after page-flipping
581 * finishes. For the latter, we know that not only did
582 * we disable the FBC at the start of the page-flip
583 * sequence, but also more than one vblank has passed.
584 *
585 * For the former case of modeswitching, it is possible
586 * to switch between two FBC valid configurations
587 * instantaneously so we do need to disable the FBC
588 * before we can modify its control registers. We also
589 * have to wait for the next vblank for that to take
590 * effect. However, since we delay enabling FBC we can
591 * assume that a vblank has passed since disabling and
592 * that we can safely alter the registers in the deferred
593 * callback.
594 *
595 * In the scenario that we go from a valid to invalid
596 * and then back to valid FBC configuration we have
597 * no strict enforcement that a vblank occurred since
598 * disabling the FBC. However, along all current pipe
599 * disabling paths we do need to wait for a vblank at
600 * some point. And we wait before enabling FBC anyway.
601 */
602 DRM_DEBUG_KMS("disabling active FBC for update\n");
603 intel_disable_fbc(dev);
604 }
605
606 intel_enable_fbc(crtc, 500);
29ebf90f 607 dev_priv->fbc.no_fbc_reason = FBC_OK;
85208be0
ED		 608 return;
609
610out_disable:
611 /* Multiple disables should be harmless */
612 if (intel_fbc_enabled(dev)) {
613 DRM_DEBUG_KMS("unsupported config, disabling FBC\n");
614 intel_disable_fbc(dev);
615 }
11be49eb 616 i915_gem_stolen_cleanup_compression(dev);
85208be0
ED		 617}
618
c921aba8
DV		 619static void i915_pineview_get_mem_freq(struct drm_device *dev)
620{
621 drm_i915_private_t *dev_priv = dev->dev_private;
622 u32 tmp;
623
624 tmp = I915_READ(CLKCFG);
625
626 switch (tmp & CLKCFG_FSB_MASK) {
627 case CLKCFG_FSB_533:
628 dev_priv->fsb_freq = 533; /* 133*4 */
629 break;
630 case CLKCFG_FSB_800:
631 dev_priv->fsb_freq = 800; /* 200*4 */
632 break;
633 case CLKCFG_FSB_667:
634 dev_priv->fsb_freq = 667; /* 167*4 */
635 break;
636 case CLKCFG_FSB_400:
637 dev_priv->fsb_freq = 400; /* 100*4 */
638 break;
639 }
640
641 switch (tmp & CLKCFG_MEM_MASK) {
642 case CLKCFG_MEM_533:
643 dev_priv->mem_freq = 533;
644 break;
645 case CLKCFG_MEM_667:
646 dev_priv->mem_freq = 667;
647 break;
648 case CLKCFG_MEM_800:
649 dev_priv->mem_freq = 800;
650 break;
651 }
652
653 /* detect pineview DDR3 setting */
654 tmp = I915_READ(CSHRDDR3CTL);
655 dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0;
656}
657
658static void i915_ironlake_get_mem_freq(struct drm_device *dev)
659{
660 drm_i915_private_t *dev_priv = dev->dev_private;
661 u16 ddrpll, csipll;
662
663 ddrpll = I915_READ16(DDRMPLL1);
664 csipll = I915_READ16(CSIPLL0);
665
666 switch (ddrpll & 0xff) {
667 case 0xc:
668 dev_priv->mem_freq = 800;
669 break;
670 case 0x10:
671 dev_priv->mem_freq = 1066;
672 break;
673 case 0x14:
674 dev_priv->mem_freq = 1333;
675 break;
676 case 0x18:
677 dev_priv->mem_freq = 1600;
678 break;
679 default:
680 DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n",
681 ddrpll & 0xff);
682 dev_priv->mem_freq = 0;
683 break;
684 }
685
20e4d407 686 dev_priv->ips.r_t = dev_priv->mem_freq;
c921aba8
DV		 687
688 switch (csipll & 0x3ff) {
689 case 0x00c:
690 dev_priv->fsb_freq = 3200;
691 break;
692 case 0x00e:
693 dev_priv->fsb_freq = 3733;
694 break;
695 case 0x010:
696 dev_priv->fsb_freq = 4266;
697 break;
698 case 0x012:
699 dev_priv->fsb_freq = 4800;
700 break;
701 case 0x014:
702 dev_priv->fsb_freq = 5333;
703 break;
704 case 0x016:
705 dev_priv->fsb_freq = 5866;
706 break;
707 case 0x018:
708 dev_priv->fsb_freq = 6400;
709 break;
710 default:
711 DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n",
712 csipll & 0x3ff);
713 dev_priv->fsb_freq = 0;
714 break;
715 }
716
717 if (dev_priv->fsb_freq == 3200) {
20e4d407 718 dev_priv->ips.c_m = 0;
c921aba8 719 } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) {
20e4d407 720 dev_priv->ips.c_m = 1;
c921aba8 721 } else {
20e4d407 722 dev_priv->ips.c_m = 2;
c921aba8
DV		 723 }
724}
725
b445e3b0
ED		 726static const struct cxsr_latency cxsr_latency_table[] = {
727 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
728 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */
729 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */
730 {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */
731 {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */
732
733 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
734 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */
735 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */
736 {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */
737 {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */
738
739 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
740 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
741 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
742 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
743 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
744
745 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
746 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */
747 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */
748 {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */
749 {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */
750
751 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
752 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */
753 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */
754 {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */
755 {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */
756
757 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
758 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */
759 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
760 {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */
761 {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */
762};
763
63c62275 764static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,
b445e3b0
ED		 765 int is_ddr3,
766 int fsb,
767 int mem)
768{
769 const struct cxsr_latency *latency;
770 int i;
771
772 if (fsb == 0 || mem == 0)
773 return NULL;
774
775 for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
776 latency = &cxsr_latency_table[i];
777 if (is_desktop == latency->is_desktop &&
778 is_ddr3 == latency->is_ddr3 &&
779 fsb == latency->fsb_freq && mem == latency->mem_freq)
780 return latency;
781 }
782
783 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
784
785 return NULL;
786}
787
1fa61106 788static void pineview_disable_cxsr(struct drm_device *dev)
b445e3b0
ED		 789{
790 struct drm_i915_private *dev_priv = dev->dev_private;
791
792 /* deactivate cxsr */
793 I915_WRITE(DSPFW3, I915_READ(DSPFW3) & ~PINEVIEW_SELF_REFRESH_EN);
794}
795
796/*
797 * Latency for FIFO fetches is dependent on several factors:
798 * - memory configuration (speed, channels)
799 * - chipset
800 * - current MCH state
801 * It can be fairly high in some situations, so here we assume a fairly
802 * pessimal value. It's a tradeoff between extra memory fetches (if we
803 * set this value too high, the FIFO will fetch frequently to stay full)
804 * and power consumption (set it too low to save power and we might see
805 * FIFO underruns and display "flicker").
806 *
807 * A value of 5us seems to be a good balance; safe for very low end
808 * platforms but not overly aggressive on lower latency configs.
809 */
810static const int latency_ns = 5000;
811
1fa61106 812static int i9xx_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 813{
814 struct drm_i915_private *dev_priv = dev->dev_private;
815 uint32_t dsparb = I915_READ(DSPARB);
816 int size;
817
818 size = dsparb & 0x7f;
819 if (plane)
820 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
821
822 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
823 plane ? "B" : "A", size);
824
825 return size;
826}
827
1fa61106 828static int i85x_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 829{
830 struct drm_i915_private *dev_priv = dev->dev_private;
831 uint32_t dsparb = I915_READ(DSPARB);
832 int size;
833
834 size = dsparb & 0x1ff;
835 if (plane)
836 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
837 size >>= 1; /* Convert to cachelines */
838
839 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
840 plane ? "B" : "A", size);
841
842 return size;
843}
844
1fa61106 845static int i845_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 846{
847 struct drm_i915_private *dev_priv = dev->dev_private;
848 uint32_t dsparb = I915_READ(DSPARB);
849 int size;
850
851 size = dsparb & 0x7f;
852 size >>= 2; /* Convert to cachelines */
853
854 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
855 plane ? "B" : "A",
856 size);
857
858 return size;
859}
860
1fa61106 861static int i830_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 862{
863 struct drm_i915_private *dev_priv = dev->dev_private;
864 uint32_t dsparb = I915_READ(DSPARB);
865 int size;
866
867 size = dsparb & 0x7f;
868 size >>= 1; /* Convert to cachelines */
869
870 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
871 plane ? "B" : "A", size);
872
873 return size;
874}
875
876/* Pineview has different values for various configs */
877static const struct intel_watermark_params pineview_display_wm = {
878 PINEVIEW_DISPLAY_FIFO,
879 PINEVIEW_MAX_WM,
880 PINEVIEW_DFT_WM,
881 PINEVIEW_GUARD_WM,
882 PINEVIEW_FIFO_LINE_SIZE
883};
884static const struct intel_watermark_params pineview_display_hplloff_wm = {
885 PINEVIEW_DISPLAY_FIFO,
886 PINEVIEW_MAX_WM,
887 PINEVIEW_DFT_HPLLOFF_WM,
888 PINEVIEW_GUARD_WM,
889 PINEVIEW_FIFO_LINE_SIZE
890};
891static const struct intel_watermark_params pineview_cursor_wm = {
892 PINEVIEW_CURSOR_FIFO,
893 PINEVIEW_CURSOR_MAX_WM,
894 PINEVIEW_CURSOR_DFT_WM,
895 PINEVIEW_CURSOR_GUARD_WM,
896 PINEVIEW_FIFO_LINE_SIZE,
897};
898static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
899 PINEVIEW_CURSOR_FIFO,
900 PINEVIEW_CURSOR_MAX_WM,
901 PINEVIEW_CURSOR_DFT_WM,
902 PINEVIEW_CURSOR_GUARD_WM,
903 PINEVIEW_FIFO_LINE_SIZE
904};
905static const struct intel_watermark_params g4x_wm_info = {
906 G4X_FIFO_SIZE,
907 G4X_MAX_WM,
908 G4X_MAX_WM,
909 2,
910 G4X_FIFO_LINE_SIZE,
911};
912static const struct intel_watermark_params g4x_cursor_wm_info = {
913 I965_CURSOR_FIFO,
914 I965_CURSOR_MAX_WM,
915 I965_CURSOR_DFT_WM,
916 2,
917 G4X_FIFO_LINE_SIZE,
918};
919static const struct intel_watermark_params valleyview_wm_info = {
920 VALLEYVIEW_FIFO_SIZE,
921 VALLEYVIEW_MAX_WM,
922 VALLEYVIEW_MAX_WM,
923 2,
924 G4X_FIFO_LINE_SIZE,
925};
926static const struct intel_watermark_params valleyview_cursor_wm_info = {
927 I965_CURSOR_FIFO,
928 VALLEYVIEW_CURSOR_MAX_WM,
929 I965_CURSOR_DFT_WM,
930 2,
931 G4X_FIFO_LINE_SIZE,
932};
933static const struct intel_watermark_params i965_cursor_wm_info = {
934 I965_CURSOR_FIFO,
935 I965_CURSOR_MAX_WM,
936 I965_CURSOR_DFT_WM,
937 2,
938 I915_FIFO_LINE_SIZE,
939};
940static const struct intel_watermark_params i945_wm_info = {
941 I945_FIFO_SIZE,
942 I915_MAX_WM,
943 1,
944 2,
945 I915_FIFO_LINE_SIZE
946};
947static const struct intel_watermark_params i915_wm_info = {
948 I915_FIFO_SIZE,
949 I915_MAX_WM,
950 1,
951 2,
952 I915_FIFO_LINE_SIZE
953};
954static const struct intel_watermark_params i855_wm_info = {
955 I855GM_FIFO_SIZE,
956 I915_MAX_WM,
957 1,
958 2,
959 I830_FIFO_LINE_SIZE
960};
961static const struct intel_watermark_params i830_wm_info = {
962 I830_FIFO_SIZE,
963 I915_MAX_WM,
964 1,
965 2,
966 I830_FIFO_LINE_SIZE
967};
968
969static const struct intel_watermark_params ironlake_display_wm_info = {
970 ILK_DISPLAY_FIFO,
971 ILK_DISPLAY_MAXWM,
972 ILK_DISPLAY_DFTWM,
973 2,
974 ILK_FIFO_LINE_SIZE
975};
976static const struct intel_watermark_params ironlake_cursor_wm_info = {
977 ILK_CURSOR_FIFO,
978 ILK_CURSOR_MAXWM,
979 ILK_CURSOR_DFTWM,
980 2,
981 ILK_FIFO_LINE_SIZE
982};
983static const struct intel_watermark_params ironlake_display_srwm_info = {
984 ILK_DISPLAY_SR_FIFO,
985 ILK_DISPLAY_MAX_SRWM,
986 ILK_DISPLAY_DFT_SRWM,
987 2,
988 ILK_FIFO_LINE_SIZE
989};
990static const struct intel_watermark_params ironlake_cursor_srwm_info = {
991 ILK_CURSOR_SR_FIFO,
992 ILK_CURSOR_MAX_SRWM,
993 ILK_CURSOR_DFT_SRWM,
994 2,
995 ILK_FIFO_LINE_SIZE
996};
997
998static const struct intel_watermark_params sandybridge_display_wm_info = {
999 SNB_DISPLAY_FIFO,
1000 SNB_DISPLAY_MAXWM,
1001 SNB_DISPLAY_DFTWM,
1002 2,
1003 SNB_FIFO_LINE_SIZE
1004};
1005static const struct intel_watermark_params sandybridge_cursor_wm_info = {
1006 SNB_CURSOR_FIFO,
1007 SNB_CURSOR_MAXWM,
1008 SNB_CURSOR_DFTWM,
1009 2,
1010 SNB_FIFO_LINE_SIZE
1011};
1012static const struct intel_watermark_params sandybridge_display_srwm_info = {
1013 SNB_DISPLAY_SR_FIFO,
1014 SNB_DISPLAY_MAX_SRWM,
1015 SNB_DISPLAY_DFT_SRWM,
1016 2,
1017 SNB_FIFO_LINE_SIZE
1018};
1019static const struct intel_watermark_params sandybridge_cursor_srwm_info = {
1020 SNB_CURSOR_SR_FIFO,
1021 SNB_CURSOR_MAX_SRWM,
1022 SNB_CURSOR_DFT_SRWM,
1023 2,
1024 SNB_FIFO_LINE_SIZE
1025};
1026
1027
1028/**
1029 * intel_calculate_wm - calculate watermark level
1030 * @clock_in_khz: pixel clock
1031 * @wm: chip FIFO params
1032 * @pixel_size: display pixel size
1033 * @latency_ns: memory latency for the platform
1034 *
1035 * Calculate the watermark level (the level at which the display plane will
1036 * start fetching from memory again). Each chip has a different display
1037 * FIFO size and allocation, so the caller needs to figure that out and pass
1038 * in the correct intel_watermark_params structure.
1039 *
1040 * As the pixel clock runs, the FIFO will be drained at a rate that depends
1041 * on the pixel size. When it reaches the watermark level, it'll start
1042 * fetching FIFO line sized based chunks from memory until the FIFO fills
1043 * past the watermark point. If the FIFO drains completely, a FIFO underrun
1044 * will occur, and a display engine hang could result.
1045 */
1046static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
1047 const struct intel_watermark_params *wm,
1048 int fifo_size,
1049 int pixel_size,
1050 unsigned long latency_ns)
1051{
1052 long entries_required, wm_size;
1053
1054 /*
1055 * Note: we need to make sure we don't overflow for various clock &
1056 * latency values.
1057 * clocks go from a few thousand to several hundred thousand.
1058 * latency is usually a few thousand
1059 */
1060 entries_required = ((clock_in_khz / 1000) * pixel_size * latency_ns) /
1061 1000;
1062 entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
1063
1064 DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
1065
1066 wm_size = fifo_size - (entries_required + wm->guard_size);
1067
1068 DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
1069
1070 /* Don't promote wm_size to unsigned... */
1071 if (wm_size > (long)wm->max_wm)
1072 wm_size = wm->max_wm;
1073 if (wm_size <= 0)
1074 wm_size = wm->default_wm;
1075 return wm_size;
1076}
1077
1078static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)
1079{
1080 struct drm_crtc *crtc, *enabled = NULL;
1081
1082 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3490ea5d 1083 if (intel_crtc_active(crtc)) {
b445e3b0
ED		 1084 if (enabled)
1085 return NULL;
1086 enabled = crtc;
1087 }
1088 }
1089
1090 return enabled;
1091}
1092
46ba614c 1093static void pineview_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1094{
46ba614c 1095 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1096 struct drm_i915_private *dev_priv = dev->dev_private;
1097 struct drm_crtc *crtc;
1098 const struct cxsr_latency *latency;
1099 u32 reg;
1100 unsigned long wm;
1101
1102 latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3,
1103 dev_priv->fsb_freq, dev_priv->mem_freq);
1104 if (!latency) {
1105 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
1106 pineview_disable_cxsr(dev);
1107 return;
1108 }
1109
1110 crtc = single_enabled_crtc(dev);
1111 if (crtc) {
241bfc38 1112 const struct drm_display_mode *adjusted_mode;
b445e3b0 1113 int pixel_size = crtc->fb->bits_per_pixel / 8;
241bfc38
DL		 1114 int clock;
1115
1116 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
1117 clock = adjusted_mode->crtc_clock;
b445e3b0
ED		 1118
1119 /* Display SR */
1120 wm = intel_calculate_wm(clock, &pineview_display_wm,
1121 pineview_display_wm.fifo_size,
1122 pixel_size, latency->display_sr);
1123 reg = I915_READ(DSPFW1);
1124 reg &= ~DSPFW_SR_MASK;
1125 reg |= wm << DSPFW_SR_SHIFT;
1126 I915_WRITE(DSPFW1, reg);
1127 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
1128
1129 /* cursor SR */
1130 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
1131 pineview_display_wm.fifo_size,
1132 pixel_size, latency->cursor_sr);
1133 reg = I915_READ(DSPFW3);
1134 reg &= ~DSPFW_CURSOR_SR_MASK;
1135 reg |= (wm & 0x3f) << DSPFW_CURSOR_SR_SHIFT;
1136 I915_WRITE(DSPFW3, reg);
1137
1138 /* Display HPLL off SR */
1139 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
1140 pineview_display_hplloff_wm.fifo_size,
1141 pixel_size, latency->display_hpll_disable);
1142 reg = I915_READ(DSPFW3);
1143 reg &= ~DSPFW_HPLL_SR_MASK;
1144 reg |= wm & DSPFW_HPLL_SR_MASK;
1145 I915_WRITE(DSPFW3, reg);
1146
1147 /* cursor HPLL off SR */
1148 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
1149 pineview_display_hplloff_wm.fifo_size,
1150 pixel_size, latency->cursor_hpll_disable);
1151 reg = I915_READ(DSPFW3);
1152 reg &= ~DSPFW_HPLL_CURSOR_MASK;
1153 reg |= (wm & 0x3f) << DSPFW_HPLL_CURSOR_SHIFT;
1154 I915_WRITE(DSPFW3, reg);
1155 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
1156
1157 /* activate cxsr */
1158 I915_WRITE(DSPFW3,
1159 I915_READ(DSPFW3) | PINEVIEW_SELF_REFRESH_EN);
1160 DRM_DEBUG_KMS("Self-refresh is enabled\n");
1161 } else {
1162 pineview_disable_cxsr(dev);
1163 DRM_DEBUG_KMS("Self-refresh is disabled\n");
1164 }
1165}
1166
1167static bool g4x_compute_wm0(struct drm_device *dev,
1168 int plane,
1169 const struct intel_watermark_params *display,
1170 int display_latency_ns,
1171 const struct intel_watermark_params *cursor,
1172 int cursor_latency_ns,
1173 int *plane_wm,
1174 int *cursor_wm)
1175{
1176 struct drm_crtc *crtc;
4fe8590a 1177 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1178 int htotal, hdisplay, clock, pixel_size;
1179 int line_time_us, line_count;
1180 int entries, tlb_miss;
1181
1182 crtc = intel_get_crtc_for_plane(dev, plane);
3490ea5d 1183 if (!intel_crtc_active(crtc)) {
b445e3b0
ED		 1184 *cursor_wm = cursor->guard_size;
1185 *plane_wm = display->guard_size;
1186 return false;
1187 }
1188
4fe8590a 1189 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
241bfc38 1190 clock = adjusted_mode->crtc_clock;
4fe8590a 1191 htotal = adjusted_mode->htotal;
37327abd 1192 hdisplay = to_intel_crtc(crtc)->config.pipe_src_w;
b445e3b0
ED		 1193 pixel_size = crtc->fb->bits_per_pixel / 8;
1194
1195 /* Use the small buffer method to calculate plane watermark */
1196 entries = ((clock * pixel_size / 1000) * display_latency_ns) / 1000;
1197 tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
1198 if (tlb_miss > 0)
1199 entries += tlb_miss;
1200 entries = DIV_ROUND_UP(entries, display->cacheline_size);
1201 *plane_wm = entries + display->guard_size;
1202 if (*plane_wm > (int)display->max_wm)
1203 *plane_wm = display->max_wm;
1204
1205 /* Use the large buffer method to calculate cursor watermark */
1206 line_time_us = ((htotal * 1000) / clock);
1207 line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
1208 entries = line_count * 64 * pixel_size;
1209 tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
1210 if (tlb_miss > 0)
1211 entries += tlb_miss;
1212 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
1213 *cursor_wm = entries + cursor->guard_size;
1214 if (*cursor_wm > (int)cursor->max_wm)
1215 *cursor_wm = (int)cursor->max_wm;
1216
1217 return true;
1218}
1219
1220/*
1221 * Check the wm result.
1222 *
1223 * If any calculated watermark values is larger than the maximum value that
1224 * can be programmed into the associated watermark register, that watermark
1225 * must be disabled.
1226 */
1227static bool g4x_check_srwm(struct drm_device *dev,
1228 int display_wm, int cursor_wm,
1229 const struct intel_watermark_params *display,
1230 const struct intel_watermark_params *cursor)
1231{
1232 DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
1233 display_wm, cursor_wm);
1234
1235 if (display_wm > display->max_wm) {
1236 DRM_DEBUG_KMS("display watermark is too large(%d/%ld), disabling\n",
1237 display_wm, display->max_wm);
1238 return false;
1239 }
1240
1241 if (cursor_wm > cursor->max_wm) {
1242 DRM_DEBUG_KMS("cursor watermark is too large(%d/%ld), disabling\n",
1243 cursor_wm, cursor->max_wm);
1244 return false;
1245 }
1246
1247 if (!(display_wm || cursor_wm)) {
1248 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
1249 return false;
1250 }
1251
1252 return true;
1253}
1254
1255static bool g4x_compute_srwm(struct drm_device *dev,
1256 int plane,
1257 int latency_ns,
1258 const struct intel_watermark_params *display,
1259 const struct intel_watermark_params *cursor,
1260 int *display_wm, int *cursor_wm)
1261{
1262 struct drm_crtc *crtc;
4fe8590a 1263 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1264 int hdisplay, htotal, pixel_size, clock;
1265 unsigned long line_time_us;
1266 int line_count, line_size;
1267 int small, large;
1268 int entries;
1269
1270 if (!latency_ns) {
1271 *display_wm = *cursor_wm = 0;
1272 return false;
1273 }
1274
1275 crtc = intel_get_crtc_for_plane(dev, plane);
4fe8590a 1276 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
241bfc38 1277 clock = adjusted_mode->crtc_clock;
4fe8590a 1278 htotal = adjusted_mode->htotal;
37327abd 1279 hdisplay = to_intel_crtc(crtc)->config.pipe_src_w;
b445e3b0
ED		 1280 pixel_size = crtc->fb->bits_per_pixel / 8;
1281
1282 line_time_us = (htotal * 1000) / clock;
1283 line_count = (latency_ns / line_time_us + 1000) / 1000;
1284 line_size = hdisplay * pixel_size;
1285
1286 /* Use the minimum of the small and large buffer method for primary */
1287 small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
1288 large = line_count * line_size;
1289
1290 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
1291 *display_wm = entries + display->guard_size;
1292
1293 /* calculate the self-refresh watermark for display cursor */
1294 entries = line_count * pixel_size * 64;
1295 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
1296 *cursor_wm = entries + cursor->guard_size;
1297
1298 return g4x_check_srwm(dev,
1299 *display_wm, *cursor_wm,
1300 display, cursor);
1301}
1302
1303static bool vlv_compute_drain_latency(struct drm_device *dev,
1304 int plane,
1305 int *plane_prec_mult,
1306 int *plane_dl,
1307 int *cursor_prec_mult,
1308 int *cursor_dl)
1309{
1310 struct drm_crtc *crtc;
1311 int clock, pixel_size;
1312 int entries;
1313
1314 crtc = intel_get_crtc_for_plane(dev, plane);
3490ea5d 1315 if (!intel_crtc_active(crtc))
b445e3b0
ED		 1316 return false;
1317
241bfc38 1318 clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock;
b445e3b0
ED		 1319 pixel_size = crtc->fb->bits_per_pixel / 8; /* BPP */
1320
1321 entries = (clock / 1000) * pixel_size;
1322 *plane_prec_mult = (entries > 256) ?
1323 DRAIN_LATENCY_PRECISION_32 : DRAIN_LATENCY_PRECISION_16;
1324 *plane_dl = (64 * (*plane_prec_mult) * 4) / ((clock / 1000) *
1325 pixel_size);
1326
1327 entries = (clock / 1000) * 4; /* BPP is always 4 for cursor */
1328 *cursor_prec_mult = (entries > 256) ?
1329 DRAIN_LATENCY_PRECISION_32 : DRAIN_LATENCY_PRECISION_16;
1330 *cursor_dl = (64 * (*cursor_prec_mult) * 4) / ((clock / 1000) * 4);
1331
1332 return true;
1333}
1334
1335/*
1336 * Update drain latency registers of memory arbiter
1337 *
1338 * Valleyview SoC has a new memory arbiter and needs drain latency registers
1339 * to be programmed. Each plane has a drain latency multiplier and a drain
1340 * latency value.
1341 */
1342
1343static void vlv_update_drain_latency(struct drm_device *dev)
1344{
1345 struct drm_i915_private *dev_priv = dev->dev_private;
1346 int planea_prec, planea_dl, planeb_prec, planeb_dl;
1347 int cursora_prec, cursora_dl, cursorb_prec, cursorb_dl;
1348 int plane_prec_mult, cursor_prec_mult; /* Precision multiplier is
1349 either 16 or 32 */
1350
1351 /* For plane A, Cursor A */
1352 if (vlv_compute_drain_latency(dev, 0, &plane_prec_mult, &planea_dl,
1353 &cursor_prec_mult, &cursora_dl)) {
1354 cursora_prec = (cursor_prec_mult == DRAIN_LATENCY_PRECISION_32) ?
1355 DDL_CURSORA_PRECISION_32 : DDL_CURSORA_PRECISION_16;
1356 planea_prec = (plane_prec_mult == DRAIN_LATENCY_PRECISION_32) ?
1357 DDL_PLANEA_PRECISION_32 : DDL_PLANEA_PRECISION_16;
1358
1359 I915_WRITE(VLV_DDL1, cursora_prec |
1360 (cursora_dl << DDL_CURSORA_SHIFT) |
1361 planea_prec | planea_dl);
1362 }
1363
1364 /* For plane B, Cursor B */
1365 if (vlv_compute_drain_latency(dev, 1, &plane_prec_mult, &planeb_dl,
1366 &cursor_prec_mult, &cursorb_dl)) {
1367 cursorb_prec = (cursor_prec_mult == DRAIN_LATENCY_PRECISION_32) ?
1368 DDL_CURSORB_PRECISION_32 : DDL_CURSORB_PRECISION_16;
1369 planeb_prec = (plane_prec_mult == DRAIN_LATENCY_PRECISION_32) ?
1370 DDL_PLANEB_PRECISION_32 : DDL_PLANEB_PRECISION_16;
1371
1372 I915_WRITE(VLV_DDL2, cursorb_prec |
1373 (cursorb_dl << DDL_CURSORB_SHIFT) |
1374 planeb_prec | planeb_dl);
1375 }
1376}
1377
1378#define single_plane_enabled(mask) is_power_of_2(mask)
1379
46ba614c 1380static void valleyview_update_wm(struct drm_crtc *crtc)
b445e3b0 1381{
46ba614c 1382 struct drm_device *dev = crtc->dev;
b445e3b0
ED		 1383 static const int sr_latency_ns = 12000;
1384 struct drm_i915_private *dev_priv = dev->dev_private;
1385 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
1386 int plane_sr, cursor_sr;
af6c4575 1387 int ignore_plane_sr, ignore_cursor_sr;
b445e3b0
ED		 1388 unsigned int enabled = 0;
1389
1390 vlv_update_drain_latency(dev);
1391
51cea1f4 1392 if (g4x_compute_wm0(dev, PIPE_A,
b445e3b0
ED		 1393 &valleyview_wm_info, latency_ns,
1394 &valleyview_cursor_wm_info, latency_ns,
1395 &planea_wm, &cursora_wm))
51cea1f4 1396 enabled |= 1 << PIPE_A;
b445e3b0 1397
51cea1f4 1398 if (g4x_compute_wm0(dev, PIPE_B,
b445e3b0
ED		 1399 &valleyview_wm_info, latency_ns,
1400 &valleyview_cursor_wm_info, latency_ns,
1401 &planeb_wm, &cursorb_wm))
51cea1f4 1402 enabled |= 1 << PIPE_B;
b445e3b0 1403
b445e3b0
ED		 1404 if (single_plane_enabled(enabled) &&
1405 g4x_compute_srwm(dev, ffs(enabled) - 1,
1406 sr_latency_ns,
1407 &valleyview_wm_info,
1408 &valleyview_cursor_wm_info,
af6c4575
CW		 1409 &plane_sr, &ignore_cursor_sr) &&
1410 g4x_compute_srwm(dev, ffs(enabled) - 1,
1411 2*sr_latency_ns,
1412 &valleyview_wm_info,
1413 &valleyview_cursor_wm_info,
52bd02d8 1414 &ignore_plane_sr, &cursor_sr)) {
b445e3b0 1415 I915_WRITE(FW_BLC_SELF_VLV, FW_CSPWRDWNEN);
52bd02d8 1416 } else {
b445e3b0
ED		 1417 I915_WRITE(FW_BLC_SELF_VLV,
1418 I915_READ(FW_BLC_SELF_VLV) & ~FW_CSPWRDWNEN);
52bd02d8
CW		 1419 plane_sr = cursor_sr = 0;
1420 }
b445e3b0
ED		 1421
1422 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
1423 planea_wm, cursora_wm,
1424 planeb_wm, cursorb_wm,
1425 plane_sr, cursor_sr);
1426
1427 I915_WRITE(DSPFW1,
1428 (plane_sr << DSPFW_SR_SHIFT) |
1429 (cursorb_wm << DSPFW_CURSORB_SHIFT) |
1430 (planeb_wm << DSPFW_PLANEB_SHIFT) |
1431 planea_wm);
1432 I915_WRITE(DSPFW2,
8c919b28 1433 (I915_READ(DSPFW2) & ~DSPFW_CURSORA_MASK) |
b445e3b0
ED		 1434 (cursora_wm << DSPFW_CURSORA_SHIFT));
1435 I915_WRITE(DSPFW3,
8c919b28
CW		 1436 (I915_READ(DSPFW3) & ~DSPFW_CURSOR_SR_MASK) |
1437 (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
b445e3b0
ED		 1438}
1439
46ba614c 1440static void g4x_update_wm(struct drm_crtc *crtc)
b445e3b0 1441{
46ba614c 1442 struct drm_device *dev = crtc->dev;
b445e3b0
ED		 1443 static const int sr_latency_ns = 12000;
1444 struct drm_i915_private *dev_priv = dev->dev_private;
1445 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
1446 int plane_sr, cursor_sr;
1447 unsigned int enabled = 0;
1448
51cea1f4 1449 if (g4x_compute_wm0(dev, PIPE_A,
b445e3b0
ED		 1450 &g4x_wm_info, latency_ns,
1451 &g4x_cursor_wm_info, latency_ns,
1452 &planea_wm, &cursora_wm))
51cea1f4 1453 enabled |= 1 << PIPE_A;
b445e3b0 1454
51cea1f4 1455 if (g4x_compute_wm0(dev, PIPE_B,
b445e3b0
ED		 1456 &g4x_wm_info, latency_ns,
1457 &g4x_cursor_wm_info, latency_ns,
1458 &planeb_wm, &cursorb_wm))
51cea1f4 1459 enabled |= 1 << PIPE_B;
b445e3b0 1460
b445e3b0
ED		 1461 if (single_plane_enabled(enabled) &&
1462 g4x_compute_srwm(dev, ffs(enabled) - 1,
1463 sr_latency_ns,
1464 &g4x_wm_info,
1465 &g4x_cursor_wm_info,
52bd02d8 1466 &plane_sr, &cursor_sr)) {
b445e3b0 1467 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
52bd02d8 1468 } else {
b445e3b0
ED		 1469 I915_WRITE(FW_BLC_SELF,
1470 I915_READ(FW_BLC_SELF) & ~FW_BLC_SELF_EN);
52bd02d8
CW		 1471 plane_sr = cursor_sr = 0;
1472 }
b445e3b0
ED		 1473
1474 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
1475 planea_wm, cursora_wm,
1476 planeb_wm, cursorb_wm,
1477 plane_sr, cursor_sr);
1478
1479 I915_WRITE(DSPFW1,
1480 (plane_sr << DSPFW_SR_SHIFT) |
1481 (cursorb_wm << DSPFW_CURSORB_SHIFT) |
1482 (planeb_wm << DSPFW_PLANEB_SHIFT) |
1483 planea_wm);
1484 I915_WRITE(DSPFW2,
8c919b28 1485 (I915_READ(DSPFW2) & ~DSPFW_CURSORA_MASK) |
b445e3b0
ED		 1486 (cursora_wm << DSPFW_CURSORA_SHIFT));
1487 /* HPLL off in SR has some issues on G4x... disable it */
1488 I915_WRITE(DSPFW3,
8c919b28 1489 (I915_READ(DSPFW3) & ~(DSPFW_HPLL_SR_EN | DSPFW_CURSOR_SR_MASK)) |
b445e3b0
ED		 1490 (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
1491}
1492
46ba614c 1493static void i965_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1494{
46ba614c 1495 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1496 struct drm_i915_private *dev_priv = dev->dev_private;
1497 struct drm_crtc *crtc;
1498 int srwm = 1;
1499 int cursor_sr = 16;
1500
1501 /* Calc sr entries for one plane configs */
1502 crtc = single_enabled_crtc(dev);
1503 if (crtc) {
1504 /* self-refresh has much higher latency */
1505 static const int sr_latency_ns = 12000;
4fe8590a
VS		 1506 const struct drm_display_mode *adjusted_mode =
1507 &to_intel_crtc(crtc)->config.adjusted_mode;
241bfc38 1508 int clock = adjusted_mode->crtc_clock;
4fe8590a 1509 int htotal = adjusted_mode->htotal;
37327abd 1510 int hdisplay = to_intel_crtc(crtc)->config.pipe_src_w;
b445e3b0
ED		 1511 int pixel_size = crtc->fb->bits_per_pixel / 8;
1512 unsigned long line_time_us;
1513 int entries;
1514
1515 line_time_us = ((htotal * 1000) / clock);
1516
1517 /* Use ns/us then divide to preserve precision */
1518 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
1519 pixel_size * hdisplay;
1520 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
1521 srwm = I965_FIFO_SIZE - entries;
1522 if (srwm < 0)
1523 srwm = 1;
1524 srwm &= 0x1ff;
1525 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
1526 entries, srwm);
1527
1528 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
1529 pixel_size * 64;
1530 entries = DIV_ROUND_UP(entries,
1531 i965_cursor_wm_info.cacheline_size);
1532 cursor_sr = i965_cursor_wm_info.fifo_size -
1533 (entries + i965_cursor_wm_info.guard_size);
1534
1535 if (cursor_sr > i965_cursor_wm_info.max_wm)
1536 cursor_sr = i965_cursor_wm_info.max_wm;
1537
1538 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
1539 "cursor %d\n", srwm, cursor_sr);
1540
1541 if (IS_CRESTLINE(dev))
1542 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
1543 } else {
1544 /* Turn off self refresh if both pipes are enabled */
1545 if (IS_CRESTLINE(dev))
1546 I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF)
1547 & ~FW_BLC_SELF_EN);
1548 }
1549
1550 DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
1551 srwm);
1552
1553 /* 965 has limitations... */
1554 I915_WRITE(DSPFW1, (srwm << DSPFW_SR_SHIFT) |
1555 (8 << 16) | (8 << 8) | (8 << 0));
1556 I915_WRITE(DSPFW2, (8 << 8) | (8 << 0));
1557 /* update cursor SR watermark */
1558 I915_WRITE(DSPFW3, (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
1559}
1560
46ba614c 1561static void i9xx_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1562{
46ba614c 1563 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1564 struct drm_i915_private *dev_priv = dev->dev_private;
1565 const struct intel_watermark_params *wm_info;
1566 uint32_t fwater_lo;
1567 uint32_t fwater_hi;
1568 int cwm, srwm = 1;
1569 int fifo_size;
1570 int planea_wm, planeb_wm;
1571 struct drm_crtc *crtc, *enabled = NULL;
1572
1573 if (IS_I945GM(dev))
1574 wm_info = &i945_wm_info;
1575 else if (!IS_GEN2(dev))
1576 wm_info = &i915_wm_info;
1577 else
1578 wm_info = &i855_wm_info;
1579
1580 fifo_size = dev_priv->display.get_fifo_size(dev, 0);
1581 crtc = intel_get_crtc_for_plane(dev, 0);
3490ea5d 1582 if (intel_crtc_active(crtc)) {
241bfc38 1583 const struct drm_display_mode *adjusted_mode;
b9e0bda3
CW		 1584 int cpp = crtc->fb->bits_per_pixel / 8;
1585 if (IS_GEN2(dev))
1586 cpp = 4;
1587
241bfc38
DL		 1588 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
1589 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1590 wm_info, fifo_size, cpp,
b445e3b0
ED		 1591 latency_ns);
1592 enabled = crtc;
1593 } else
1594 planea_wm = fifo_size - wm_info->guard_size;
1595
1596 fifo_size = dev_priv->display.get_fifo_size(dev, 1);
1597 crtc = intel_get_crtc_for_plane(dev, 1);
3490ea5d 1598 if (intel_crtc_active(crtc)) {
241bfc38 1599 const struct drm_display_mode *adjusted_mode;
b9e0bda3
CW		 1600 int cpp = crtc->fb->bits_per_pixel / 8;
1601 if (IS_GEN2(dev))
1602 cpp = 4;
1603
241bfc38
DL		 1604 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
1605 planeb_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1606 wm_info, fifo_size, cpp,
b445e3b0
ED		 1607 latency_ns);
1608 if (enabled == NULL)
1609 enabled = crtc;
1610 else
1611 enabled = NULL;
1612 } else
1613 planeb_wm = fifo_size - wm_info->guard_size;
1614
1615 DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
1616
1617 /*
1618 * Overlay gets an aggressive default since video jitter is bad.
1619 */
1620 cwm = 2;
1621
1622 /* Play safe and disable self-refresh before adjusting watermarks. */
1623 if (IS_I945G(dev) || IS_I945GM(dev))
1624 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN_MASK | 0);
1625 else if (IS_I915GM(dev))
1626 I915_WRITE(INSTPM, I915_READ(INSTPM) & ~INSTPM_SELF_EN);
1627
1628 /* Calc sr entries for one plane configs */
1629 if (HAS_FW_BLC(dev) && enabled) {
1630 /* self-refresh has much higher latency */
1631 static const int sr_latency_ns = 6000;
4fe8590a
VS		 1632 const struct drm_display_mode *adjusted_mode =
1633 &to_intel_crtc(enabled)->config.adjusted_mode;
241bfc38 1634 int clock = adjusted_mode->crtc_clock;
4fe8590a 1635 int htotal = adjusted_mode->htotal;
f727b490 1636 int hdisplay = to_intel_crtc(enabled)->config.pipe_src_w;
b445e3b0
ED		 1637 int pixel_size = enabled->fb->bits_per_pixel / 8;
1638 unsigned long line_time_us;
1639 int entries;
1640
1641 line_time_us = (htotal * 1000) / clock;
1642
1643 /* Use ns/us then divide to preserve precision */
1644 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
1645 pixel_size * hdisplay;
1646 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
1647 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
1648 srwm = wm_info->fifo_size - entries;
1649 if (srwm < 0)
1650 srwm = 1;
1651
1652 if (IS_I945G(dev) || IS_I945GM(dev))
1653 I915_WRITE(FW_BLC_SELF,
1654 FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
1655 else if (IS_I915GM(dev))
1656 I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
1657 }
1658
1659 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
1660 planea_wm, planeb_wm, cwm, srwm);
1661
1662 fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
1663 fwater_hi = (cwm & 0x1f);
1664
1665 /* Set request length to 8 cachelines per fetch */
1666 fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
1667 fwater_hi = fwater_hi | (1 << 8);
1668
1669 I915_WRITE(FW_BLC, fwater_lo);
1670 I915_WRITE(FW_BLC2, fwater_hi);
1671
1672 if (HAS_FW_BLC(dev)) {
1673 if (enabled) {
1674 if (IS_I945G(dev) || IS_I945GM(dev))
1675 I915_WRITE(FW_BLC_SELF,
1676 FW_BLC_SELF_EN_MASK | FW_BLC_SELF_EN);
1677 else if (IS_I915GM(dev))
1678 I915_WRITE(INSTPM, I915_READ(INSTPM) | INSTPM_SELF_EN);
1679 DRM_DEBUG_KMS("memory self refresh enabled\n");
1680 } else
1681 DRM_DEBUG_KMS("memory self refresh disabled\n");
1682 }
1683}
1684
46ba614c 1685static void i830_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1686{
46ba614c 1687 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1688 struct drm_i915_private *dev_priv = dev->dev_private;
1689 struct drm_crtc *crtc;
241bfc38 1690 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1691 uint32_t fwater_lo;
1692 int planea_wm;
1693
1694 crtc = single_enabled_crtc(dev);
1695 if (crtc == NULL)
1696 return;
1697
241bfc38
DL		 1698 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
1699 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
4fe8590a 1700 &i830_wm_info,
b445e3b0 1701 dev_priv->display.get_fifo_size(dev, 0),
b9e0bda3 1702 4, latency_ns);
b445e3b0
ED		 1703 fwater_lo = I915_READ(FW_BLC) & ~0xfff;
1704 fwater_lo |= (3<<8) | planea_wm;
1705
1706 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
1707
1708 I915_WRITE(FW_BLC, fwater_lo);
1709}
1710
b445e3b0
ED		 1711/*
1712 * Check the wm result.
1713 *
1714 * If any calculated watermark values is larger than the maximum value that
1715 * can be programmed into the associated watermark register, that watermark
1716 * must be disabled.
1717 */
1718static bool ironlake_check_srwm(struct drm_device *dev, int level,
1719 int fbc_wm, int display_wm, int cursor_wm,
1720 const struct intel_watermark_params *display,
1721 const struct intel_watermark_params *cursor)
1722{
1723 struct drm_i915_private *dev_priv = dev->dev_private;
1724
1725 DRM_DEBUG_KMS("watermark %d: display plane %d, fbc lines %d,"
1726 " cursor %d\n", level, display_wm, fbc_wm, cursor_wm);
1727
1728 if (fbc_wm > SNB_FBC_MAX_SRWM) {
1729 DRM_DEBUG_KMS("fbc watermark(%d) is too large(%d), disabling wm%d+\n",
1730 fbc_wm, SNB_FBC_MAX_SRWM, level);
1731
1732 /* fbc has it's own way to disable FBC WM */
1733 I915_WRITE(DISP_ARB_CTL,
1734 I915_READ(DISP_ARB_CTL) | DISP_FBC_WM_DIS);
1735 return false;
615aaa5f
VS		 1736 } else if (INTEL_INFO(dev)->gen >= 6) {
1737 /* enable FBC WM (except on ILK, where it must remain off) */
1738 I915_WRITE(DISP_ARB_CTL,
1739 I915_READ(DISP_ARB_CTL) & ~DISP_FBC_WM_DIS);
b445e3b0
ED		 1740 }
1741
1742 if (display_wm > display->max_wm) {
1743 DRM_DEBUG_KMS("display watermark(%d) is too large(%d), disabling wm%d+\n",
1744 display_wm, SNB_DISPLAY_MAX_SRWM, level);
1745 return false;
1746 }
1747
1748 if (cursor_wm > cursor->max_wm) {
1749 DRM_DEBUG_KMS("cursor watermark(%d) is too large(%d), disabling wm%d+\n",
1750 cursor_wm, SNB_CURSOR_MAX_SRWM, level);
1751 return false;
1752 }
1753
1754 if (!(fbc_wm || display_wm || cursor_wm)) {
1755 DRM_DEBUG_KMS("latency %d is 0, disabling wm%d+\n", level, level);
1756 return false;
1757 }
1758
1759 return true;
1760}
1761
1762/*
1763 * Compute watermark values of WM[1-3],
1764 */
1765static bool ironlake_compute_srwm(struct drm_device *dev, int level, int plane,
1766 int latency_ns,
1767 const struct intel_watermark_params *display,
1768 const struct intel_watermark_params *cursor,
1769 int *fbc_wm, int *display_wm, int *cursor_wm)
1770{
1771 struct drm_crtc *crtc;
4fe8590a 1772 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1773 unsigned long line_time_us;
1774 int hdisplay, htotal, pixel_size, clock;
1775 int line_count, line_size;
1776 int small, large;
1777 int entries;
1778
1779 if (!latency_ns) {
1780 *fbc_wm = *display_wm = *cursor_wm = 0;
1781 return false;
1782 }
1783
1784 crtc = intel_get_crtc_for_plane(dev, plane);
4fe8590a 1785 adjusted_mode = &to_intel_crtc(crtc)->config.adjusted_mode;
241bfc38 1786 clock = adjusted_mode->crtc_clock;
4fe8590a 1787 htotal = adjusted_mode->htotal;
37327abd 1788 hdisplay = to_intel_crtc(crtc)->config.pipe_src_w;
b445e3b0
ED		 1789 pixel_size = crtc->fb->bits_per_pixel / 8;
1790
1791 line_time_us = (htotal * 1000) / clock;
1792 line_count = (latency_ns / line_time_us + 1000) / 1000;
1793 line_size = hdisplay * pixel_size;
1794
1795 /* Use the minimum of the small and large buffer method for primary */
1796 small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
1797 large = line_count * line_size;
1798
1799 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
1800 *display_wm = entries + display->guard_size;
1801
1802 /*
1803 * Spec says:
1804 * FBC WM = ((Final Primary WM * 64) / number of bytes per line) + 2
1805 */
1806 *fbc_wm = DIV_ROUND_UP(*display_wm * 64, line_size) + 2;
1807
1808 /* calculate the self-refresh watermark for display cursor */
1809 entries = line_count * pixel_size * 64;
1810 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
1811 *cursor_wm = entries + cursor->guard_size;
1812
1813 return ironlake_check_srwm(dev, level,
1814 *fbc_wm, *display_wm, *cursor_wm,
1815 display, cursor);
1816}
1817
46ba614c 1818static void ironlake_update_wm(struct drm_crtc *crtc)
b445e3b0 1819{
46ba614c 1820 struct drm_device *dev = crtc->dev;
b445e3b0
ED		 1821 struct drm_i915_private *dev_priv = dev->dev_private;
1822 int fbc_wm, plane_wm, cursor_wm;
1823 unsigned int enabled;
1824
1825 enabled = 0;
51cea1f4 1826 if (g4x_compute_wm0(dev, PIPE_A,
b445e3b0 1827 &ironlake_display_wm_info,
b0aea5dc 1828 dev_priv->wm.pri_latency[0] * 100,
b445e3b0 1829 &ironlake_cursor_wm_info,
b0aea5dc 1830 dev_priv->wm.cur_latency[0] * 100,
b445e3b0
ED		 1831 &plane_wm, &cursor_wm)) {
1832 I915_WRITE(WM0_PIPEA_ILK,
1833 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
1834 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
1835 " plane %d, " "cursor: %d\n",
1836 plane_wm, cursor_wm);
51cea1f4 1837 enabled |= 1 << PIPE_A;
b445e3b0
ED		 1838 }
1839
51cea1f4 1840 if (g4x_compute_wm0(dev, PIPE_B,
b445e3b0 1841 &ironlake_display_wm_info,
b0aea5dc 1842 dev_priv->wm.pri_latency[0] * 100,
b445e3b0 1843 &ironlake_cursor_wm_info,
b0aea5dc 1844 dev_priv->wm.cur_latency[0] * 100,
b445e3b0
ED		 1845 &plane_wm, &cursor_wm)) {
1846 I915_WRITE(WM0_PIPEB_ILK,
1847 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
1848 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
1849 " plane %d, cursor: %d\n",
1850 plane_wm, cursor_wm);
51cea1f4 1851 enabled |= 1 << PIPE_B;
b445e3b0
ED		 1852 }
1853
1854 /*
1855 * Calculate and update the self-refresh watermark only when one
1856 * display plane is used.
1857 */
1858 I915_WRITE(WM3_LP_ILK, 0);
1859 I915_WRITE(WM2_LP_ILK, 0);
1860 I915_WRITE(WM1_LP_ILK, 0);
1861
1862 if (!single_plane_enabled(enabled))
1863 return;
1864 enabled = ffs(enabled) - 1;
1865
1866 /* WM1 */
1867 if (!ironlake_compute_srwm(dev, 1, enabled,
b0aea5dc 1868 dev_priv->wm.pri_latency[1] * 500,
b445e3b0
ED		 1869 &ironlake_display_srwm_info,
1870 &ironlake_cursor_srwm_info,
1871 &fbc_wm, &plane_wm, &cursor_wm))
1872 return;
1873
1874 I915_WRITE(WM1_LP_ILK,
1875 WM1_LP_SR_EN |
b0aea5dc 1876 (dev_priv->wm.pri_latency[1] << WM1_LP_LATENCY_SHIFT) |
b445e3b0
ED		 1877 (fbc_wm << WM1_LP_FBC_SHIFT) |
1878 (plane_wm << WM1_LP_SR_SHIFT) |
1879 cursor_wm);
1880
1881 /* WM2 */
1882 if (!ironlake_compute_srwm(dev, 2, enabled,
b0aea5dc 1883 dev_priv->wm.pri_latency[2] * 500,
b445e3b0
ED		 1884 &ironlake_display_srwm_info,
1885 &ironlake_cursor_srwm_info,
1886 &fbc_wm, &plane_wm, &cursor_wm))
1887 return;
1888
1889 I915_WRITE(WM2_LP_ILK,
1890 WM2_LP_EN |
b0aea5dc 1891 (dev_priv->wm.pri_latency[2] << WM1_LP_LATENCY_SHIFT) |
b445e3b0
ED		 1892 (fbc_wm << WM1_LP_FBC_SHIFT) |
1893 (plane_wm << WM1_LP_SR_SHIFT) |
1894 cursor_wm);
1895
1896 /*
1897 * WM3 is unsupported on ILK, probably because we don't have latency
1898 * data for that power state
1899 */
1900}
1901
46ba614c 1902static void sandybridge_update_wm(struct drm_crtc *crtc)
b445e3b0 1903{
46ba614c 1904 struct drm_device *dev = crtc->dev;
b445e3b0 1905 struct drm_i915_private *dev_priv = dev->dev_private;
b0aea5dc 1906 int latency = dev_priv->wm.pri_latency[0] * 100; /* In unit 0.1us */
b445e3b0
ED		 1907 u32 val;
1908 int fbc_wm, plane_wm, cursor_wm;
1909 unsigned int enabled;
1910
1911 enabled = 0;
51cea1f4 1912 if (g4x_compute_wm0(dev, PIPE_A,
b445e3b0
ED		 1913 &sandybridge_display_wm_info, latency,
1914 &sandybridge_cursor_wm_info, latency,
1915 &plane_wm, &cursor_wm)) {
1916 val = I915_READ(WM0_PIPEA_ILK);
1917 val &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK);
1918 I915_WRITE(WM0_PIPEA_ILK, val |
1919 ((plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm));
1920 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
1921 " plane %d, " "cursor: %d\n",
1922 plane_wm, cursor_wm);
51cea1f4 1923 enabled |= 1 << PIPE_A;
b445e3b0
ED		 1924 }
1925
51cea1f4 1926 if (g4x_compute_wm0(dev, PIPE_B,
b445e3b0
ED		 1927 &sandybridge_display_wm_info, latency,
1928 &sandybridge_cursor_wm_info, latency,
1929 &plane_wm, &cursor_wm)) {
1930 val = I915_READ(WM0_PIPEB_ILK);
1931 val &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK);
1932 I915_WRITE(WM0_PIPEB_ILK, val |
1933 ((plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm));
1934 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
1935 " plane %d, cursor: %d\n",
1936 plane_wm, cursor_wm);
51cea1f4 1937 enabled |= 1 << PIPE_B;
b445e3b0
ED		 1938 }
1939
c43d0188
CW		 1940 /*
1941 * Calculate and update the self-refresh watermark only when one
1942 * display plane is used.
1943 *
1944 * SNB support 3 levels of watermark.
1945 *
1946 * WM1/WM2/WM2 watermarks have to be enabled in the ascending order,
1947 * and disabled in the descending order
1948 *
1949 */
1950 I915_WRITE(WM3_LP_ILK, 0);
1951 I915_WRITE(WM2_LP_ILK, 0);
1952 I915_WRITE(WM1_LP_ILK, 0);
1953
1954 if (!single_plane_enabled(enabled) ||
1955 dev_priv->sprite_scaling_enabled)
1956 return;
1957 enabled = ffs(enabled) - 1;
1958
1959 /* WM1 */
1960 if (!ironlake_compute_srwm(dev, 1, enabled,
b0aea5dc 1961 dev_priv->wm.pri_latency[1] * 500,
c43d0188
CW		 1962 &sandybridge_display_srwm_info,
1963 &sandybridge_cursor_srwm_info,
1964 &fbc_wm, &plane_wm, &cursor_wm))
1965 return;
1966
1967 I915_WRITE(WM1_LP_ILK,
1968 WM1_LP_SR_EN |
b0aea5dc 1969 (dev_priv->wm.pri_latency[1] << WM1_LP_LATENCY_SHIFT) |
c43d0188
CW		 1970 (fbc_wm << WM1_LP_FBC_SHIFT) |
1971 (plane_wm << WM1_LP_SR_SHIFT) |
1972 cursor_wm);
1973
1974 /* WM2 */
1975 if (!ironlake_compute_srwm(dev, 2, enabled,
b0aea5dc 1976 dev_priv->wm.pri_latency[2] * 500,
c43d0188
CW		 1977 &sandybridge_display_srwm_info,
1978 &sandybridge_cursor_srwm_info,
1979 &fbc_wm, &plane_wm, &cursor_wm))
1980 return;
1981
1982 I915_WRITE(WM2_LP_ILK,
1983 WM2_LP_EN |
b0aea5dc 1984 (dev_priv->wm.pri_latency[2] << WM1_LP_LATENCY_SHIFT) |
c43d0188
CW		 1985 (fbc_wm << WM1_LP_FBC_SHIFT) |
1986 (plane_wm << WM1_LP_SR_SHIFT) |
1987 cursor_wm);
1988
1989 /* WM3 */
1990 if (!ironlake_compute_srwm(dev, 3, enabled,
b0aea5dc 1991 dev_priv->wm.pri_latency[3] * 500,
c43d0188
CW		 1992 &sandybridge_display_srwm_info,
1993 &sandybridge_cursor_srwm_info,
1994 &fbc_wm, &plane_wm, &cursor_wm))
1995 return;
1996
1997 I915_WRITE(WM3_LP_ILK,
1998 WM3_LP_EN |
b0aea5dc 1999 (dev_priv->wm.pri_latency[3] << WM1_LP_LATENCY_SHIFT) |
c43d0188
CW		 2000 (fbc_wm << WM1_LP_FBC_SHIFT) |
2001 (plane_wm << WM1_LP_SR_SHIFT) |
2002 cursor_wm);
2003}
2004
46ba614c 2005static void ivybridge_update_wm(struct drm_crtc *crtc)
c43d0188 2006{
46ba614c 2007 struct drm_device *dev = crtc->dev;
c43d0188 2008 struct drm_i915_private *dev_priv = dev->dev_private;
b0aea5dc 2009 int latency = dev_priv->wm.pri_latency[0] * 100; /* In unit 0.1us */
c43d0188
CW		 2010 u32 val;
2011 int fbc_wm, plane_wm, cursor_wm;
2012 int ignore_fbc_wm, ignore_plane_wm, ignore_cursor_wm;
2013 unsigned int enabled;
2014
2015 enabled = 0;
51cea1f4 2016 if (g4x_compute_wm0(dev, PIPE_A,
c43d0188
CW		 2017 &sandybridge_display_wm_info, latency,
2018 &sandybridge_cursor_wm_info, latency,
2019 &plane_wm, &cursor_wm)) {
2020 val = I915_READ(WM0_PIPEA_ILK);
2021 val &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK);
2022 I915_WRITE(WM0_PIPEA_ILK, val |
2023 ((plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm));
2024 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
2025 " plane %d, " "cursor: %d\n",
2026 plane_wm, cursor_wm);
51cea1f4 2027 enabled |= 1 << PIPE_A;
c43d0188
CW		 2028 }
2029
51cea1f4 2030 if (g4x_compute_wm0(dev, PIPE_B,
c43d0188
CW		 2031 &sandybridge_display_wm_info, latency,
2032 &sandybridge_cursor_wm_info, latency,
2033 &plane_wm, &cursor_wm)) {
2034 val = I915_READ(WM0_PIPEB_ILK);
2035 val &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK);
2036 I915_WRITE(WM0_PIPEB_ILK, val |
2037 ((plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm));
2038 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
2039 " plane %d, cursor: %d\n",
2040 plane_wm, cursor_wm);
51cea1f4 2041 enabled |= 1 << PIPE_B;
c43d0188
CW		 2042 }
2043
51cea1f4 2044 if (g4x_compute_wm0(dev, PIPE_C,
b445e3b0
ED		 2045 &sandybridge_display_wm_info, latency,
2046 &sandybridge_cursor_wm_info, latency,
2047 &plane_wm, &cursor_wm)) {
2048 val = I915_READ(WM0_PIPEC_IVB);
2049 val &= ~(WM0_PIPE_PLANE_MASK | WM0_PIPE_CURSOR_MASK);
2050 I915_WRITE(WM0_PIPEC_IVB, val |
2051 ((plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm));
2052 DRM_DEBUG_KMS("FIFO watermarks For pipe C -"
2053 " plane %d, cursor: %d\n",
2054 plane_wm, cursor_wm);
51cea1f4 2055 enabled |= 1 << PIPE_C;
b445e3b0
ED		 2056 }
2057
2058 /*
2059 * Calculate and update the self-refresh watermark only when one
2060 * display plane is used.
2061 *
2062 * SNB support 3 levels of watermark.
2063 *
2064 * WM1/WM2/WM2 watermarks have to be enabled in the ascending order,
2065 * and disabled in the descending order
2066 *
2067 */
2068 I915_WRITE(WM3_LP_ILK, 0);
2069 I915_WRITE(WM2_LP_ILK, 0);
2070 I915_WRITE(WM1_LP_ILK, 0);
2071
2072 if (!single_plane_enabled(enabled) ||
2073 dev_priv->sprite_scaling_enabled)
2074 return;
2075 enabled = ffs(enabled) - 1;
2076
2077 /* WM1 */
2078 if (!ironlake_compute_srwm(dev, 1, enabled,
b0aea5dc 2079 dev_priv->wm.pri_latency[1] * 500,
b445e3b0
ED		 2080 &sandybridge_display_srwm_info,
2081 &sandybridge_cursor_srwm_info,
2082 &fbc_wm, &plane_wm, &cursor_wm))
2083 return;
2084
2085 I915_WRITE(WM1_LP_ILK,
2086 WM1_LP_SR_EN |
b0aea5dc 2087 (dev_priv->wm.pri_latency[1] << WM1_LP_LATENCY_SHIFT) |
b445e3b0
ED		 2088 (fbc_wm << WM1_LP_FBC_SHIFT) |
2089 (plane_wm << WM1_LP_SR_SHIFT) |
2090 cursor_wm);
2091
2092 /* WM2 */
2093 if (!ironlake_compute_srwm(dev, 2, enabled,
b0aea5dc 2094 dev_priv->wm.pri_latency[2] * 500,
b445e3b0
ED		 2095 &sandybridge_display_srwm_info,
2096 &sandybridge_cursor_srwm_info,
2097 &fbc_wm, &plane_wm, &cursor_wm))
2098 return;
2099
2100 I915_WRITE(WM2_LP_ILK,
2101 WM2_LP_EN |
b0aea5dc 2102 (dev_priv->wm.pri_latency[2] << WM1_LP_LATENCY_SHIFT) |
b445e3b0
ED		 2103 (fbc_wm << WM1_LP_FBC_SHIFT) |
2104 (plane_wm << WM1_LP_SR_SHIFT) |
2105 cursor_wm);
2106
c43d0188 2107 /* WM3, note we have to correct the cursor latency */
b445e3b0 2108 if (!ironlake_compute_srwm(dev, 3, enabled,
b0aea5dc 2109 dev_priv->wm.pri_latency[3] * 500,
b445e3b0
ED		 2110 &sandybridge_display_srwm_info,
2111 &sandybridge_cursor_srwm_info,
c43d0188
CW		 2112 &fbc_wm, &plane_wm, &ignore_cursor_wm) ||
2113 !ironlake_compute_srwm(dev, 3, enabled,
b0aea5dc 2114 dev_priv->wm.cur_latency[3] * 500,
c43d0188
CW		 2115 &sandybridge_display_srwm_info,
2116 &sandybridge_cursor_srwm_info,
2117 &ignore_fbc_wm, &ignore_plane_wm, &cursor_wm))
b445e3b0
ED		 2118 return;
2119
2120 I915_WRITE(WM3_LP_ILK,
2121 WM3_LP_EN |
b0aea5dc 2122 (dev_priv->wm.pri_latency[3] << WM1_LP_LATENCY_SHIFT) |
b445e3b0
ED		 2123 (fbc_wm << WM1_LP_FBC_SHIFT) |
2124 (plane_wm << WM1_LP_SR_SHIFT) |
2125 cursor_wm);
2126}
2127
3658729a
VS		 2128static uint32_t ilk_pipe_pixel_rate(struct drm_device *dev,
2129 struct drm_crtc *crtc)
801bcfff
PZ		 2130{
2131 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
fd4daa9c 2132 uint32_t pixel_rate;
801bcfff 2133
241bfc38 2134 pixel_rate = intel_crtc->config.adjusted_mode.crtc_clock;
801bcfff
PZ		 2135
2136 /* We only use IF-ID interlacing. If we ever use PF-ID we'll need to
2137 * adjust the pixel_rate here. */
2138
fd4daa9c 2139 if (intel_crtc->config.pch_pfit.enabled) {
801bcfff 2140 uint64_t pipe_w, pipe_h, pfit_w, pfit_h;
fd4daa9c 2141 uint32_t pfit_size = intel_crtc->config.pch_pfit.size;
801bcfff 2142
37327abd
VS		 2143 pipe_w = intel_crtc->config.pipe_src_w;
2144 pipe_h = intel_crtc->config.pipe_src_h;
801bcfff
PZ		 2145 pfit_w = (pfit_size >> 16) & 0xFFFF;
2146 pfit_h = pfit_size & 0xFFFF;
2147 if (pipe_w < pfit_w)
2148 pipe_w = pfit_w;
2149 if (pipe_h < pfit_h)
2150 pipe_h = pfit_h;
2151
2152 pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h,
2153 pfit_w * pfit_h);
2154 }
2155
2156 return pixel_rate;
2157}
2158
37126462 2159/* latency must be in 0.1us units. */
23297044 2160static uint32_t ilk_wm_method1(uint32_t pixel_rate, uint8_t bytes_per_pixel,
801bcfff
PZ		 2161 uint32_t latency)
2162{
2163 uint64_t ret;
2164
3312ba65
VS		 2165 if (WARN(latency == 0, "Latency value missing\n"))
2166 return UINT_MAX;
2167
801bcfff
PZ		 2168 ret = (uint64_t) pixel_rate * bytes_per_pixel * latency;
2169 ret = DIV_ROUND_UP_ULL(ret, 64 * 10000) + 2;
2170
2171 return ret;
2172}
2173
37126462 2174/* latency must be in 0.1us units. */
23297044 2175static uint32_t ilk_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
801bcfff
PZ		 2176 uint32_t horiz_pixels, uint8_t bytes_per_pixel,
2177 uint32_t latency)
2178{
2179 uint32_t ret;
2180
3312ba65
VS		 2181 if (WARN(latency == 0, "Latency value missing\n"))
2182 return UINT_MAX;
2183
801bcfff
PZ		 2184 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
2185 ret = (ret + 1) * horiz_pixels * bytes_per_pixel;
2186 ret = DIV_ROUND_UP(ret, 64) + 2;
2187 return ret;
2188}
2189
23297044 2190static uint32_t ilk_wm_fbc(uint32_t pri_val, uint32_t horiz_pixels,
cca32e9a
PZ		 2191 uint8_t bytes_per_pixel)
2192{
2193 return DIV_ROUND_UP(pri_val * 64, horiz_pixels * bytes_per_pixel) + 2;
2194}
2195
801bcfff
PZ		 2196struct hsw_pipe_wm_parameters {
2197 bool active;
801bcfff
PZ		 2198 uint32_t pipe_htotal;
2199 uint32_t pixel_rate;
c35426d2
VS		 2200 struct intel_plane_wm_parameters pri;
2201 struct intel_plane_wm_parameters spr;
2202 struct intel_plane_wm_parameters cur;
801bcfff
PZ		 2203};
2204
cca32e9a
PZ		 2205struct hsw_wm_maximums {
2206 uint16_t pri;
2207 uint16_t spr;
2208 uint16_t cur;
2209 uint16_t fbc;
2210};
2211
240264f4
VS		 2212/* used in computing the new watermarks state */
2213struct intel_wm_config {
2214 unsigned int num_pipes_active;
2215 bool sprites_enabled;
2216 bool sprites_scaled;
240264f4
VS		 2217};
2218
37126462
VS		 2219/*
2220 * For both WM_PIPE and WM_LP.
2221 * mem_value must be in 0.1us units.
2222 */
ac830fe1 2223static uint32_t ilk_compute_pri_wm(const struct hsw_pipe_wm_parameters *params,
cca32e9a
PZ		 2224 uint32_t mem_value,
2225 bool is_lp)
801bcfff 2226{
cca32e9a
PZ		 2227 uint32_t method1, method2;
2228
c35426d2 2229 if (!params->active || !params->pri.enabled)
801bcfff
PZ		 2230 return 0;
2231
23297044 2232 method1 = ilk_wm_method1(params->pixel_rate,
c35426d2 2233 params->pri.bytes_per_pixel,
cca32e9a
PZ		 2234 mem_value);
2235
2236 if (!is_lp)
2237 return method1;
2238
23297044 2239 method2 = ilk_wm_method2(params->pixel_rate,
cca32e9a 2240 params->pipe_htotal,
c35426d2
VS		 2241 params->pri.horiz_pixels,
2242 params->pri.bytes_per_pixel,
cca32e9a
PZ		 2243 mem_value);
2244
2245 return min(method1, method2);
801bcfff
PZ		 2246}
2247
37126462
VS		 2248/*
2249 * For both WM_PIPE and WM_LP.
2250 * mem_value must be in 0.1us units.
2251 */
ac830fe1 2252static uint32_t ilk_compute_spr_wm(const struct hsw_pipe_wm_parameters *params,
801bcfff
PZ		 2253 uint32_t mem_value)
2254{
2255 uint32_t method1, method2;
2256
c35426d2 2257 if (!params->active || !params->spr.enabled)
801bcfff
PZ		 2258 return 0;
2259
23297044 2260 method1 = ilk_wm_method1(params->pixel_rate,
c35426d2 2261 params->spr.bytes_per_pixel,
801bcfff 2262 mem_value);
23297044 2263 method2 = ilk_wm_method2(params->pixel_rate,
801bcfff 2264 params->pipe_htotal,
c35426d2
VS		 2265 params->spr.horiz_pixels,
2266 params->spr.bytes_per_pixel,
801bcfff
PZ		 2267 mem_value);
2268 return min(method1, method2);
2269}
2270
37126462
VS		 2271/*
2272 * For both WM_PIPE and WM_LP.
2273 * mem_value must be in 0.1us units.
2274 */
ac830fe1 2275static uint32_t ilk_compute_cur_wm(const struct hsw_pipe_wm_parameters *params,
801bcfff
PZ		 2276 uint32_t mem_value)
2277{
c35426d2 2278 if (!params->active || !params->cur.enabled)
801bcfff
PZ		 2279 return 0;
2280
23297044 2281 return ilk_wm_method2(params->pixel_rate,
801bcfff 2282 params->pipe_htotal,
c35426d2
VS		 2283 params->cur.horiz_pixels,
2284 params->cur.bytes_per_pixel,
801bcfff
PZ		 2285 mem_value);
2286}
2287
cca32e9a 2288/* Only for WM_LP. */
ac830fe1 2289static uint32_t ilk_compute_fbc_wm(const struct hsw_pipe_wm_parameters *params,
1fda9882 2290 uint32_t pri_val)
cca32e9a 2291{
c35426d2 2292 if (!params->active || !params->pri.enabled)
cca32e9a
PZ		 2293 return 0;
2294
23297044 2295 return ilk_wm_fbc(pri_val,
c35426d2
VS		 2296 params->pri.horiz_pixels,
2297 params->pri.bytes_per_pixel);
cca32e9a
PZ		 2298}
2299
158ae64f
VS		 2300static unsigned int ilk_display_fifo_size(const struct drm_device *dev)
2301{
416f4727
VS		 2302 if (INTEL_INFO(dev)->gen >= 8)
2303 return 3072;
2304 else if (INTEL_INFO(dev)->gen >= 7)
158ae64f
VS		 2305 return 768;
2306 else
2307 return 512;
2308}
2309
2310/* Calculate the maximum primary/sprite plane watermark */
2311static unsigned int ilk_plane_wm_max(const struct drm_device *dev,
2312 int level,
240264f4 2313 const struct intel_wm_config *config,
158ae64f
VS		 2314 enum intel_ddb_partitioning ddb_partitioning,
2315 bool is_sprite)
2316{
2317 unsigned int fifo_size = ilk_display_fifo_size(dev);
2318 unsigned int max;
2319
2320 /* if sprites aren't enabled, sprites get nothing */
240264f4 2321 if (is_sprite && !config->sprites_enabled)
158ae64f
VS		 2322 return 0;
2323
2324 /* HSW allows LP1+ watermarks even with multiple pipes */
240264f4 2325 if (level == 0 || config->num_pipes_active > 1) {
158ae64f
VS		 2326 fifo_size /= INTEL_INFO(dev)->num_pipes;
2327
2328 /*
2329 * For some reason the non self refresh
2330 * FIFO size is only half of the self
2331 * refresh FIFO size on ILK/SNB.
2332 */
2333 if (INTEL_INFO(dev)->gen <= 6)
2334 fifo_size /= 2;
2335 }
2336
240264f4 2337 if (config->sprites_enabled) {
158ae64f
VS		 2338 /* level 0 is always calculated with 1:1 split */
2339 if (level > 0 && ddb_partitioning == INTEL_DDB_PART_5_6) {
2340 if (is_sprite)
2341 fifo_size *= 5;
2342 fifo_size /= 6;
2343 } else {
2344 fifo_size /= 2;
2345 }
2346 }
2347
2348 /* clamp to max that the registers can hold */
416f4727
VS		 2349 if (INTEL_INFO(dev)->gen >= 8)
2350 max = level == 0 ? 255 : 2047;
2351 else if (INTEL_INFO(dev)->gen >= 7)
158ae64f
VS		 2352 /* IVB/HSW primary/sprite plane watermarks */
2353 max = level == 0 ? 127 : 1023;
2354 else if (!is_sprite)
2355 /* ILK/SNB primary plane watermarks */
2356 max = level == 0 ? 127 : 511;
2357 else
2358 /* ILK/SNB sprite plane watermarks */
2359 max = level == 0 ? 63 : 255;
2360
2361 return min(fifo_size, max);
2362}
2363
2364/* Calculate the maximum cursor plane watermark */
2365static unsigned int ilk_cursor_wm_max(const struct drm_device *dev,
240264f4
VS		 2366 int level,
2367 const struct intel_wm_config *config)
158ae64f
VS		 2368{
2369 /* HSW LP1+ watermarks w/ multiple pipes */
240264f4 2370 if (level > 0 && config->num_pipes_active > 1)
158ae64f
VS		 2371 return 64;
2372
2373 /* otherwise just report max that registers can hold */
2374 if (INTEL_INFO(dev)->gen >= 7)
2375 return level == 0 ? 63 : 255;
2376 else
2377 return level == 0 ? 31 : 63;
2378}
2379
2380/* Calculate the maximum FBC watermark */
416f4727 2381static unsigned int ilk_fbc_wm_max(struct drm_device *dev)
158ae64f
VS		 2382{
2383 /* max that registers can hold */
416f4727
VS		 2384 if (INTEL_INFO(dev)->gen >= 8)
2385 return 31;
2386 else
2387 return 15;
158ae64f
VS		 2388}
2389
34982fe1
VS		 2390static void ilk_compute_wm_maximums(struct drm_device *dev,
2391 int level,
2392 const struct intel_wm_config *config,
2393 enum intel_ddb_partitioning ddb_partitioning,
2394 struct hsw_wm_maximums *max)
158ae64f 2395{
240264f4
VS		 2396 max->pri = ilk_plane_wm_max(dev, level, config, ddb_partitioning, false);
2397 max->spr = ilk_plane_wm_max(dev, level, config, ddb_partitioning, true);
2398 max->cur = ilk_cursor_wm_max(dev, level, config);
416f4727 2399 max->fbc = ilk_fbc_wm_max(dev);
158ae64f
VS		 2400}
2401
d9395655
VS		 2402static bool ilk_validate_wm_level(int level,
2403 const struct hsw_wm_maximums *max,
2404 struct intel_wm_level *result)
a9786a11
VS		 2405{
2406 bool ret;
2407
2408 /* already determined to be invalid? */
2409 if (!result->enable)
2410 return false;
2411
2412 result->enable = result->pri_val <= max->pri &&
2413 result->spr_val <= max->spr &&
2414 result->cur_val <= max->cur;
2415
2416 ret = result->enable;
2417
2418 /*
2419 * HACK until we can pre-compute everything,
2420 * and thus fail gracefully if LP0 watermarks
2421 * are exceeded...
2422 */
2423 if (level == 0 && !result->enable) {
2424 if (result->pri_val > max->pri)
2425 DRM_DEBUG_KMS("Primary WM%d too large %u (max %u)\n",
2426 level, result->pri_val, max->pri);
2427 if (result->spr_val > max->spr)
2428 DRM_DEBUG_KMS("Sprite WM%d too large %u (max %u)\n",
2429 level, result->spr_val, max->spr);
2430 if (result->cur_val > max->cur)
2431 DRM_DEBUG_KMS("Cursor WM%d too large %u (max %u)\n",
2432 level, result->cur_val, max->cur);
2433
2434 result->pri_val = min_t(uint32_t, result->pri_val, max->pri);
2435 result->spr_val = min_t(uint32_t, result->spr_val, max->spr);
2436 result->cur_val = min_t(uint32_t, result->cur_val, max->cur);
2437 result->enable = true;
2438 }
2439
a9786a11
VS		 2440 return ret;
2441}
2442
6f5ddd17
VS		 2443static void ilk_compute_wm_level(struct drm_i915_private *dev_priv,
2444 int level,
ac830fe1 2445 const struct hsw_pipe_wm_parameters *p,
1fd527cc 2446 struct intel_wm_level *result)
6f5ddd17
VS		 2447{
2448 uint16_t pri_latency = dev_priv->wm.pri_latency[level];
2449 uint16_t spr_latency = dev_priv->wm.spr_latency[level];
2450 uint16_t cur_latency = dev_priv->wm.cur_latency[level];
2451
2452 /* WM1+ latency values stored in 0.5us units */
2453 if (level > 0) {
2454 pri_latency *= 5;
2455 spr_latency *= 5;
2456 cur_latency *= 5;
2457 }
2458
2459 result->pri_val = ilk_compute_pri_wm(p, pri_latency, level);
2460 result->spr_val = ilk_compute_spr_wm(p, spr_latency);
2461 result->cur_val = ilk_compute_cur_wm(p, cur_latency);
2462 result->fbc_val = ilk_compute_fbc_wm(p, result->pri_val);
2463 result->enable = true;
2464}
2465
801bcfff
PZ		 2466static uint32_t
2467hsw_compute_linetime_wm(struct drm_device *dev, struct drm_crtc *crtc)
1f8eeabf
ED		 2468{
2469 struct drm_i915_private *dev_priv = dev->dev_private;
1011d8c4 2470 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1011d8c4 2471 struct drm_display_mode *mode = &intel_crtc->config.adjusted_mode;
85a02deb 2472 u32 linetime, ips_linetime;
1f8eeabf 2473
801bcfff
PZ		 2474 if (!intel_crtc_active(crtc))
2475 return 0;
1011d8c4 2476
1f8eeabf
ED		 2477 /* The WM are computed with base on how long it takes to fill a single
2478 * row at the given clock rate, multiplied by 8.
2479 * */
85a02deb
PZ		 2480 linetime = DIV_ROUND_CLOSEST(mode->htotal * 1000 * 8, mode->clock);
2481 ips_linetime = DIV_ROUND_CLOSEST(mode->htotal * 1000 * 8,
2482 intel_ddi_get_cdclk_freq(dev_priv));
1f8eeabf 2483
801bcfff
PZ		 2484 return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |
2485 PIPE_WM_LINETIME_TIME(linetime);
1f8eeabf
ED		 2486}
2487
12b134df
VS		 2488static void intel_read_wm_latency(struct drm_device *dev, uint16_t wm[5])
2489{
2490 struct drm_i915_private *dev_priv = dev->dev_private;
2491
2492 if (IS_HASWELL(dev)) {
2493 uint64_t sskpd = I915_READ64(MCH_SSKPD);
2494
2495 wm[0] = (sskpd >> 56) & 0xFF;
2496 if (wm[0] == 0)
2497 wm[0] = sskpd & 0xF;
e5d5019e
VS		 2498 wm[1] = (sskpd >> 4) & 0xFF;
2499 wm[2] = (sskpd >> 12) & 0xFF;
2500 wm[3] = (sskpd >> 20) & 0x1FF;
2501 wm[4] = (sskpd >> 32) & 0x1FF;
63cf9a13
VS		 2502 } else if (INTEL_INFO(dev)->gen >= 6) {
2503 uint32_t sskpd = I915_READ(MCH_SSKPD);
2504
2505 wm[0] = (sskpd >> SSKPD_WM0_SHIFT) & SSKPD_WM_MASK;
2506 wm[1] = (sskpd >> SSKPD_WM1_SHIFT) & SSKPD_WM_MASK;
2507 wm[2] = (sskpd >> SSKPD_WM2_SHIFT) & SSKPD_WM_MASK;
2508 wm[3] = (sskpd >> SSKPD_WM3_SHIFT) & SSKPD_WM_MASK;
3a88d0ac
VS		 2509 } else if (INTEL_INFO(dev)->gen >= 5) {
2510 uint32_t mltr = I915_READ(MLTR_ILK);
2511
2512 /* ILK primary LP0 latency is 700 ns */
2513 wm[0] = 7;
2514 wm[1] = (mltr >> MLTR_WM1_SHIFT) & ILK_SRLT_MASK;
2515 wm[2] = (mltr >> MLTR_WM2_SHIFT) & ILK_SRLT_MASK;
12b134df
VS		 2516 }
2517}
2518
53615a5e
VS		 2519static void intel_fixup_spr_wm_latency(struct drm_device *dev, uint16_t wm[5])
2520{
2521 /* ILK sprite LP0 latency is 1300 ns */
2522 if (INTEL_INFO(dev)->gen == 5)
2523 wm[0] = 13;
2524}
2525
2526static void intel_fixup_cur_wm_latency(struct drm_device *dev, uint16_t wm[5])
2527{
2528 /* ILK cursor LP0 latency is 1300 ns */
2529 if (INTEL_INFO(dev)->gen == 5)
2530 wm[0] = 13;
2531
2532 /* WaDoubleCursorLP3Latency:ivb */
2533 if (IS_IVYBRIDGE(dev))
2534 wm[3] *= 2;
2535}
2536
ad0d6dc4 2537static int ilk_wm_max_level(const struct drm_device *dev)
26ec971e 2538{
26ec971e
VS		 2539 /* how many WM levels are we expecting */
2540 if (IS_HASWELL(dev))
ad0d6dc4 2541 return 4;
26ec971e 2542 else if (INTEL_INFO(dev)->gen >= 6)
ad0d6dc4 2543 return 3;
26ec971e 2544 else
ad0d6dc4
VS		 2545 return 2;
2546}
2547
2548static void intel_print_wm_latency(struct drm_device *dev,
2549 const char *name,
2550 const uint16_t wm[5])
2551{
2552 int level, max_level = ilk_wm_max_level(dev);
26ec971e
VS		 2553
2554 for (level = 0; level <= max_level; level++) {
2555 unsigned int latency = wm[level];
2556
2557 if (latency == 0) {
2558 DRM_ERROR("%s WM%d latency not provided\n",
2559 name, level);
2560 continue;
2561 }
2562
2563 /* WM1+ latency values in 0.5us units */
2564 if (level > 0)
2565 latency *= 5;
2566
2567 DRM_DEBUG_KMS("%s WM%d latency %u (%u.%u usec)\n",
2568 name, level, wm[level],
2569 latency / 10, latency % 10);
2570 }
2571}
2572
53615a5e
VS		 2573static void intel_setup_wm_latency(struct drm_device *dev)
2574{
2575 struct drm_i915_private *dev_priv = dev->dev_private;
2576
2577 intel_read_wm_latency(dev, dev_priv->wm.pri_latency);
2578
2579 memcpy(dev_priv->wm.spr_latency, dev_priv->wm.pri_latency,
2580 sizeof(dev_priv->wm.pri_latency));
2581 memcpy(dev_priv->wm.cur_latency, dev_priv->wm.pri_latency,
2582 sizeof(dev_priv->wm.pri_latency));
2583
2584 intel_fixup_spr_wm_latency(dev, dev_priv->wm.spr_latency);
2585 intel_fixup_cur_wm_latency(dev, dev_priv->wm.cur_latency);
26ec971e
VS		 2586
2587 intel_print_wm_latency(dev, "Primary", dev_priv->wm.pri_latency);
2588 intel_print_wm_latency(dev, "Sprite", dev_priv->wm.spr_latency);
2589 intel_print_wm_latency(dev, "Cursor", dev_priv->wm.cur_latency);
53615a5e
VS		 2590}
2591
7c4a395f
VS		 2592static void hsw_compute_wm_parameters(struct drm_crtc *crtc,
2593 struct hsw_pipe_wm_parameters *p,
a485bfb8 2594 struct intel_wm_config *config)
1011d8c4 2595{
7c4a395f
VS		 2596 struct drm_device *dev = crtc->dev;
2597 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2598 enum pipe pipe = intel_crtc->pipe;
7c4a395f 2599 struct drm_plane *plane;
1011d8c4 2600
7c4a395f
VS		 2601 p->active = intel_crtc_active(crtc);
2602 if (p->active) {
801bcfff 2603 p->pipe_htotal = intel_crtc->config.adjusted_mode.htotal;
3658729a 2604 p->pixel_rate = ilk_pipe_pixel_rate(dev, crtc);
c35426d2
VS		 2605 p->pri.bytes_per_pixel = crtc->fb->bits_per_pixel / 8;
2606 p->cur.bytes_per_pixel = 4;
37327abd 2607 p->pri.horiz_pixels = intel_crtc->config.pipe_src_w;
c35426d2
VS		 2608 p->cur.horiz_pixels = 64;
2609 /* TODO: for now, assume primary and cursor planes are always enabled. */
2610 p->pri.enabled = true;
2611 p->cur.enabled = true;
801bcfff
PZ		 2612 }
2613
7c4a395f 2614 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
a485bfb8 2615 config->num_pipes_active += intel_crtc_active(crtc);
7c4a395f 2616
801bcfff
PZ		 2617 list_for_each_entry(plane, &dev->mode_config.plane_list, head) {
2618 struct intel_plane *intel_plane = to_intel_plane(plane);
801bcfff 2619
7c4a395f
VS		 2620 if (intel_plane->pipe == pipe)
2621 p->spr = intel_plane->wm;
cca32e9a 2622
a485bfb8
VS		 2623 config->sprites_enabled |= intel_plane->wm.enabled;
2624 config->sprites_scaled |= intel_plane->wm.scaled;
cca32e9a 2625 }
801bcfff
PZ		 2626}
2627
0b2ae6d7
VS		 2628/* Compute new watermarks for the pipe */
2629static bool intel_compute_pipe_wm(struct drm_crtc *crtc,
2630 const struct hsw_pipe_wm_parameters *params,
2631 struct intel_pipe_wm *pipe_wm)
2632{
2633 struct drm_device *dev = crtc->dev;
2634 struct drm_i915_private *dev_priv = dev->dev_private;
2635 int level, max_level = ilk_wm_max_level(dev);
2636 /* LP0 watermark maximums depend on this pipe alone */
2637 struct intel_wm_config config = {
2638 .num_pipes_active = 1,
2639 .sprites_enabled = params->spr.enabled,
2640 .sprites_scaled = params->spr.scaled,
2641 };
2642 struct hsw_wm_maximums max;
2643
0b2ae6d7 2644 /* LP0 watermarks always use 1/2 DDB partitioning */
34982fe1 2645 ilk_compute_wm_maximums(dev, 0, &config, INTEL_DDB_PART_1_2, &max);
0b2ae6d7
VS		 2646
2647 for (level = 0; level <= max_level; level++)
2648 ilk_compute_wm_level(dev_priv, level, params,
2649 &pipe_wm->wm[level]);
2650
2651 pipe_wm->linetime = hsw_compute_linetime_wm(dev, crtc);
2652
2653 /* At least LP0 must be valid */
d9395655 2654 return ilk_validate_wm_level(0, &max, &pipe_wm->wm[0]);
0b2ae6d7
VS		 2655}
2656
2657/*
2658 * Merge the watermarks from all active pipes for a specific level.
2659 */
2660static void ilk_merge_wm_level(struct drm_device *dev,
2661 int level,
2662 struct intel_wm_level *ret_wm)
2663{
2664 const struct intel_crtc *intel_crtc;
2665
2666 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head) {
2667 const struct intel_wm_level *wm =
2668 &intel_crtc->wm.active.wm[level];
2669
2670 if (!wm->enable)
2671 return;
2672
2673 ret_wm->pri_val = max(ret_wm->pri_val, wm->pri_val);
2674 ret_wm->spr_val = max(ret_wm->spr_val, wm->spr_val);
2675 ret_wm->cur_val = max(ret_wm->cur_val, wm->cur_val);
2676 ret_wm->fbc_val = max(ret_wm->fbc_val, wm->fbc_val);
2677 }
2678
2679 ret_wm->enable = true;
2680}
2681
2682/*
2683 * Merge all low power watermarks for all active pipes.
2684 */
2685static void ilk_wm_merge(struct drm_device *dev,
2686 const struct hsw_wm_maximums *max,
2687 struct intel_pipe_wm *merged)
2688{
2689 int level, max_level = ilk_wm_max_level(dev);
2690
2691 merged->fbc_wm_enabled = true;
2692
2693 /* merge each WM1+ level */
2694 for (level = 1; level <= max_level; level++) {
2695 struct intel_wm_level *wm = &merged->wm[level];
2696
2697 ilk_merge_wm_level(dev, level, wm);
2698
d9395655 2699 if (!ilk_validate_wm_level(level, max, wm))
0b2ae6d7
VS		 2700 break;
2701
2702 /*
2703 * The spec says it is preferred to disable
2704 * FBC WMs instead of disabling a WM level.
2705 */
2706 if (wm->fbc_val > max->fbc) {
2707 merged->fbc_wm_enabled = false;
2708 wm->fbc_val = 0;
2709 }
2710 }
2711}
2712
b380ca3c
VS		 2713static int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm *pipe_wm)
2714{
2715 /* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */
2716 return wm_lp + (wm_lp >= 2 && pipe_wm->wm[4].enable);
2717}
2718
801bcfff 2719static void hsw_compute_wm_results(struct drm_device *dev,
0362c781 2720 const struct intel_pipe_wm *merged,
609cedef 2721 enum intel_ddb_partitioning partitioning,
801bcfff
PZ		 2722 struct hsw_wm_values *results)
2723{
0b2ae6d7
VS		 2724 struct intel_crtc *intel_crtc;
2725 int level, wm_lp;
cca32e9a 2726
0362c781 2727 results->enable_fbc_wm = merged->fbc_wm_enabled;
609cedef 2728 results->partitioning = partitioning;
cca32e9a 2729
0b2ae6d7 2730 /* LP1+ register values */
cca32e9a 2731 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
1fd527cc 2732 const struct intel_wm_level *r;
801bcfff 2733
b380ca3c 2734 level = ilk_wm_lp_to_level(wm_lp, merged);
0b2ae6d7 2735
0362c781 2736 r = &merged->wm[level];
0b2ae6d7 2737 if (!r->enable)
cca32e9a
PZ		 2738 break;
2739
416f4727
VS		 2740 results->wm_lp[wm_lp - 1] = WM3_LP_EN |
2741 ((level * 2) << WM1_LP_LATENCY_SHIFT) |
2742 (r->pri_val << WM1_LP_SR_SHIFT) |
2743 r->cur_val;
2744
2745 if (INTEL_INFO(dev)->gen >= 8)
2746 results->wm_lp[wm_lp - 1] |=
2747 r->fbc_val << WM1_LP_FBC_SHIFT_BDW;
2748 else
2749 results->wm_lp[wm_lp - 1] |=
2750 r->fbc_val << WM1_LP_FBC_SHIFT;
2751
cca32e9a
PZ		 2752 results->wm_lp_spr[wm_lp - 1] = r->spr_val;
2753 }
801bcfff 2754
0b2ae6d7
VS		 2755 /* LP0 register values */
2756 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head) {
2757 enum pipe pipe = intel_crtc->pipe;
2758 const struct intel_wm_level *r =
2759 &intel_crtc->wm.active.wm[0];
2760
2761 if (WARN_ON(!r->enable))
2762 continue;
2763
2764 results->wm_linetime[pipe] = intel_crtc->wm.active.linetime;
1011d8c4 2765
0b2ae6d7
VS		 2766 results->wm_pipe[pipe] =
2767 (r->pri_val << WM0_PIPE_PLANE_SHIFT) |
2768 (r->spr_val << WM0_PIPE_SPRITE_SHIFT) |
2769 r->cur_val;
801bcfff
PZ		 2770 }
2771}
2772
861f3389
PZ		 2773/* Find the result with the highest level enabled. Check for enable_fbc_wm in
2774 * case both are at the same level. Prefer r1 in case they're the same. */
198a1e9b
VS		 2775static struct intel_pipe_wm *hsw_find_best_result(struct drm_device *dev,
2776 struct intel_pipe_wm *r1,
2777 struct intel_pipe_wm *r2)
861f3389 2778{
198a1e9b
VS		 2779 int level, max_level = ilk_wm_max_level(dev);
2780 int level1 = 0, level2 = 0;
861f3389 2781
198a1e9b
VS		 2782 for (level = 1; level <= max_level; level++) {
2783 if (r1->wm[level].enable)
2784 level1 = level;
2785 if (r2->wm[level].enable)
2786 level2 = level;
861f3389
PZ		 2787 }
2788
198a1e9b
VS		 2789 if (level1 == level2) {
2790 if (r2->fbc_wm_enabled && !r1->fbc_wm_enabled)
861f3389
PZ		 2791 return r2;
2792 else
2793 return r1;
198a1e9b 2794 } else if (level1 > level2) {
861f3389
PZ		 2795 return r1;
2796 } else {
2797 return r2;
2798 }
2799}
2800
49a687c4
VS		 2801/* dirty bits used to track which watermarks need changes */
2802#define WM_DIRTY_PIPE(pipe) (1 << (pipe))
2803#define WM_DIRTY_LINETIME(pipe) (1 << (8 + (pipe)))
2804#define WM_DIRTY_LP(wm_lp) (1 << (15 + (wm_lp)))
2805#define WM_DIRTY_LP_ALL (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))
2806#define WM_DIRTY_FBC (1 << 24)
2807#define WM_DIRTY_DDB (1 << 25)
2808
2809static unsigned int ilk_compute_wm_dirty(struct drm_device *dev,
2810 const struct hsw_wm_values *old,
2811 const struct hsw_wm_values *new)
2812{
2813 unsigned int dirty = 0;
2814 enum pipe pipe;
2815 int wm_lp;
2816
2817 for_each_pipe(pipe) {
2818 if (old->wm_linetime[pipe] != new->wm_linetime[pipe]) {
2819 dirty |= WM_DIRTY_LINETIME(pipe);
2820 /* Must disable LP1+ watermarks too */
2821 dirty |= WM_DIRTY_LP_ALL;
2822 }
2823
2824 if (old->wm_pipe[pipe] != new->wm_pipe[pipe]) {
2825 dirty |= WM_DIRTY_PIPE(pipe);
2826 /* Must disable LP1+ watermarks too */
2827 dirty |= WM_DIRTY_LP_ALL;
2828 }
2829 }
2830
2831 if (old->enable_fbc_wm != new->enable_fbc_wm) {
2832 dirty |= WM_DIRTY_FBC;
2833 /* Must disable LP1+ watermarks too */
2834 dirty |= WM_DIRTY_LP_ALL;
2835 }
2836
2837 if (old->partitioning != new->partitioning) {
2838 dirty |= WM_DIRTY_DDB;
2839 /* Must disable LP1+ watermarks too */
2840 dirty |= WM_DIRTY_LP_ALL;
2841 }
2842
2843 /* LP1+ watermarks already deemed dirty, no need to continue */
2844 if (dirty & WM_DIRTY_LP_ALL)
2845 return dirty;
2846
2847 /* Find the lowest numbered LP1+ watermark in need of an update... */
2848 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
2849 if (old->wm_lp[wm_lp - 1] != new->wm_lp[wm_lp - 1] ||
2850 old->wm_lp_spr[wm_lp - 1] != new->wm_lp_spr[wm_lp - 1])
2851 break;
2852 }
2853
2854 /* ...and mark it and all higher numbered LP1+ watermarks as dirty */
2855 for (; wm_lp <= 3; wm_lp++)
2856 dirty |= WM_DIRTY_LP(wm_lp);
2857
2858 return dirty;
2859}
2860
801bcfff
PZ		 2861/*
2862 * The spec says we shouldn't write when we don't need, because every write
2863 * causes WMs to be re-evaluated, expending some power.
2864 */
2865static void hsw_write_wm_values(struct drm_i915_private *dev_priv,
609cedef 2866 struct hsw_wm_values *results)
801bcfff 2867{
243e6a44 2868 struct hsw_wm_values *previous = &dev_priv->wm.hw;
49a687c4 2869 unsigned int dirty;
801bcfff 2870 uint32_t val;
801bcfff 2871
243e6a44 2872 dirty = ilk_compute_wm_dirty(dev_priv->dev, previous, results);
49a687c4 2873 if (!dirty)
801bcfff
PZ		 2874 return;
2875
243e6a44 2876 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] != 0)
801bcfff 2877 I915_WRITE(WM3_LP_ILK, 0);
243e6a44 2878 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] != 0)
801bcfff 2879 I915_WRITE(WM2_LP_ILK, 0);
243e6a44 2880 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] != 0)
801bcfff
PZ		 2881 I915_WRITE(WM1_LP_ILK, 0);
2882
49a687c4 2883 if (dirty & WM_DIRTY_PIPE(PIPE_A))
801bcfff 2884 I915_WRITE(WM0_PIPEA_ILK, results->wm_pipe[0]);
49a687c4 2885 if (dirty & WM_DIRTY_PIPE(PIPE_B))
801bcfff 2886 I915_WRITE(WM0_PIPEB_ILK, results->wm_pipe[1]);
49a687c4 2887 if (dirty & WM_DIRTY_PIPE(PIPE_C))
801bcfff
PZ		 2888 I915_WRITE(WM0_PIPEC_IVB, results->wm_pipe[2]);
2889
49a687c4 2890 if (dirty & WM_DIRTY_LINETIME(PIPE_A))
801bcfff 2891 I915_WRITE(PIPE_WM_LINETIME(PIPE_A), results->wm_linetime[0]);
49a687c4 2892 if (dirty & WM_DIRTY_LINETIME(PIPE_B))
801bcfff 2893 I915_WRITE(PIPE_WM_LINETIME(PIPE_B), results->wm_linetime[1]);
49a687c4 2894 if (dirty & WM_DIRTY_LINETIME(PIPE_C))
801bcfff
PZ		 2895 I915_WRITE(PIPE_WM_LINETIME(PIPE_C), results->wm_linetime[2]);
2896
49a687c4 2897 if (dirty & WM_DIRTY_DDB) {
801bcfff 2898 val = I915_READ(WM_MISC);
609cedef 2899 if (results->partitioning == INTEL_DDB_PART_1_2)
801bcfff
PZ		 2900 val &= ~WM_MISC_DATA_PARTITION_5_6;
2901 else
2902 val |= WM_MISC_DATA_PARTITION_5_6;
2903 I915_WRITE(WM_MISC, val);
1011d8c4
PZ		 2904 }
2905
49a687c4 2906 if (dirty & WM_DIRTY_FBC) {
cca32e9a
PZ		 2907 val = I915_READ(DISP_ARB_CTL);
2908 if (results->enable_fbc_wm)
2909 val &= ~DISP_FBC_WM_DIS;
2910 else
2911 val |= DISP_FBC_WM_DIS;
2912 I915_WRITE(DISP_ARB_CTL, val);
2913 }
2914
243e6a44 2915 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp_spr[0] != results->wm_lp_spr[0])
801bcfff 2916 I915_WRITE(WM1S_LP_ILK, results->wm_lp_spr[0]);
243e6a44 2917 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp_spr[1] != results->wm_lp_spr[1])
801bcfff 2918 I915_WRITE(WM2S_LP_IVB, results->wm_lp_spr[1]);
243e6a44 2919 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp_spr[2] != results->wm_lp_spr[2])
801bcfff
PZ		 2920 I915_WRITE(WM3S_LP_IVB, results->wm_lp_spr[2]);
2921
49a687c4 2922 if (dirty & WM_DIRTY_LP(1) && results->wm_lp[0] != 0)
801bcfff 2923 I915_WRITE(WM1_LP_ILK, results->wm_lp[0]);
49a687c4 2924 if (dirty & WM_DIRTY_LP(2) && results->wm_lp[1] != 0)
801bcfff 2925 I915_WRITE(WM2_LP_ILK, results->wm_lp[1]);
49a687c4 2926 if (dirty & WM_DIRTY_LP(3) && results->wm_lp[2] != 0)
801bcfff 2927 I915_WRITE(WM3_LP_ILK, results->wm_lp[2]);
609cedef
VS		 2928
2929 dev_priv->wm.hw = *results;
801bcfff
PZ		 2930}
2931
46ba614c 2932static void haswell_update_wm(struct drm_crtc *crtc)
801bcfff 2933{
7c4a395f 2934 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
46ba614c 2935 struct drm_device *dev = crtc->dev;
801bcfff 2936 struct drm_i915_private *dev_priv = dev->dev_private;
a485bfb8 2937 struct hsw_wm_maximums max;
7c4a395f 2938 struct hsw_pipe_wm_parameters params = {};
198a1e9b 2939 struct hsw_wm_values results = {};
77c122bc 2940 enum intel_ddb_partitioning partitioning;
7c4a395f 2941 struct intel_pipe_wm pipe_wm = {};
198a1e9b 2942 struct intel_pipe_wm lp_wm_1_2 = {}, lp_wm_5_6 = {}, *best_lp_wm;
a485bfb8 2943 struct intel_wm_config config = {};
7c4a395f 2944
a485bfb8 2945 hsw_compute_wm_parameters(crtc, &params, &config);
7c4a395f
VS		 2946
2947 intel_compute_pipe_wm(crtc, &params, &pipe_wm);
2948
2949 if (!memcmp(&intel_crtc->wm.active, &pipe_wm, sizeof(pipe_wm)))
2950 return;
861f3389 2951
7c4a395f 2952 intel_crtc->wm.active = pipe_wm;
861f3389 2953
34982fe1 2954 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_1_2, &max);
a485bfb8
VS		 2955 ilk_wm_merge(dev, &max, &lp_wm_1_2);
2956
2957 /* 5/6 split only in single pipe config on IVB+ */
ec98c8d1
VS		 2958 if (INTEL_INFO(dev)->gen >= 7 &&
2959 config.num_pipes_active == 1 && config.sprites_enabled) {
34982fe1 2960 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_5_6, &max);
a485bfb8 2961 ilk_wm_merge(dev, &max, &lp_wm_5_6);
0362c781 2962
198a1e9b 2963 best_lp_wm = hsw_find_best_result(dev, &lp_wm_1_2, &lp_wm_5_6);
861f3389 2964 } else {
198a1e9b 2965 best_lp_wm = &lp_wm_1_2;
861f3389
PZ		 2966 }
2967
198a1e9b 2968 partitioning = (best_lp_wm == &lp_wm_1_2) ?
77c122bc 2969 INTEL_DDB_PART_1_2 : INTEL_DDB_PART_5_6;
801bcfff 2970
609cedef
VS		 2971 hsw_compute_wm_results(dev, best_lp_wm, partitioning, &results);
2972
2973 hsw_write_wm_values(dev_priv, &results);
1011d8c4
PZ		 2974}
2975
adf3d35e
VS		 2976static void haswell_update_sprite_wm(struct drm_plane *plane,
2977 struct drm_crtc *crtc,
526682e9 2978 uint32_t sprite_width, int pixel_size,
bdd57d03 2979 bool enabled, bool scaled)
526682e9 2980{
adf3d35e 2981 struct intel_plane *intel_plane = to_intel_plane(plane);
526682e9 2982
adf3d35e
VS		 2983 intel_plane->wm.enabled = enabled;
2984 intel_plane->wm.scaled = scaled;
2985 intel_plane->wm.horiz_pixels = sprite_width;
2986 intel_plane->wm.bytes_per_pixel = pixel_size;
526682e9 2987
46ba614c 2988 haswell_update_wm(crtc);
526682e9
PZ		 2989}
2990
b445e3b0
ED		 2991static bool
2992sandybridge_compute_sprite_wm(struct drm_device *dev, int plane,
2993 uint32_t sprite_width, int pixel_size,
2994 const struct intel_watermark_params *display,
2995 int display_latency_ns, int *sprite_wm)
2996{
2997 struct drm_crtc *crtc;
2998 int clock;
2999 int entries, tlb_miss;
3000
3001 crtc = intel_get_crtc_for_plane(dev, plane);
3490ea5d 3002 if (!intel_crtc_active(crtc)) {
b445e3b0
ED		 3003 *sprite_wm = display->guard_size;
3004 return false;
3005 }
3006
241bfc38 3007 clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock;
b445e3b0
ED		 3008
3009 /* Use the small buffer method to calculate the sprite watermark */
3010 entries = ((clock * pixel_size / 1000) * display_latency_ns) / 1000;
3011 tlb_miss = display->fifo_size*display->cacheline_size -
3012 sprite_width * 8;
3013 if (tlb_miss > 0)
3014 entries += tlb_miss;
3015 entries = DIV_ROUND_UP(entries, display->cacheline_size);
3016 *sprite_wm = entries + display->guard_size;
3017 if (*sprite_wm > (int)display->max_wm)
3018 *sprite_wm = display->max_wm;
3019
3020 return true;
3021}
3022
3023static bool
3024sandybridge_compute_sprite_srwm(struct drm_device *dev, int plane,
3025 uint32_t sprite_width, int pixel_size,
3026 const struct intel_watermark_params *display,
3027 int latency_ns, int *sprite_wm)
3028{
3029 struct drm_crtc *crtc;
3030 unsigned long line_time_us;
3031 int clock;
3032 int line_count, line_size;
3033 int small, large;
3034 int entries;
3035
3036 if (!latency_ns) {
3037 *sprite_wm = 0;
3038 return false;
3039 }
3040
3041 crtc = intel_get_crtc_for_plane(dev, plane);
241bfc38 3042 clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock;
b445e3b0
ED		 3043 if (!clock) {
3044 *sprite_wm = 0;
3045 return false;
3046 }
3047
3048 line_time_us = (sprite_width * 1000) / clock;
3049 if (!line_time_us) {
3050 *sprite_wm = 0;
3051 return false;
3052 }
3053
3054 line_count = (latency_ns / line_time_us + 1000) / 1000;
3055 line_size = sprite_width * pixel_size;
3056
3057 /* Use the minimum of the small and large buffer method for primary */
3058 small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
3059 large = line_count * line_size;
3060
3061 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
3062 *sprite_wm = entries + display->guard_size;
3063
3064 return *sprite_wm > 0x3ff ? false : true;
3065}
3066
adf3d35e
VS		 3067static void sandybridge_update_sprite_wm(struct drm_plane *plane,
3068 struct drm_crtc *crtc,
4c4ff43a 3069 uint32_t sprite_width, int pixel_size,
39db4a4d 3070 bool enabled, bool scaled)
b445e3b0 3071{
adf3d35e 3072 struct drm_device *dev = plane->dev;
b445e3b0 3073 struct drm_i915_private *dev_priv = dev->dev_private;
adf3d35e 3074 int pipe = to_intel_plane(plane)->pipe;
b0aea5dc 3075 int latency = dev_priv->wm.spr_latency[0] * 100; /* In unit 0.1us */
b445e3b0
ED		 3076 u32 val;
3077 int sprite_wm, reg;
3078 int ret;
3079
39db4a4d 3080 if (!enabled)
4c4ff43a
PZ		 3081 return;
3082
b445e3b0
ED		 3083 switch (pipe) {
3084 case 0:
3085 reg = WM0_PIPEA_ILK;
3086 break;
3087 case 1:
3088 reg = WM0_PIPEB_ILK;
3089 break;
3090 case 2:
3091 reg = WM0_PIPEC_IVB;
3092 break;
3093 default:
3094 return; /* bad pipe */
3095 }
3096
3097 ret = sandybridge_compute_sprite_wm(dev, pipe, sprite_width, pixel_size,
3098 &sandybridge_display_wm_info,
3099 latency, &sprite_wm);
3100 if (!ret) {
84f44ce7
VS		 3101 DRM_DEBUG_KMS("failed to compute sprite wm for pipe %c\n",
3102 pipe_name(pipe));
b445e3b0
ED		 3103 return;
3104 }
3105
3106 val = I915_READ(reg);
3107 val &= ~WM0_PIPE_SPRITE_MASK;
3108 I915_WRITE(reg, val | (sprite_wm << WM0_PIPE_SPRITE_SHIFT));
84f44ce7 3109 DRM_DEBUG_KMS("sprite watermarks For pipe %c - %d\n", pipe_name(pipe), sprite_wm);
b445e3b0
ED		 3110
3111
3112 ret = sandybridge_compute_sprite_srwm(dev, pipe, sprite_width,
3113 pixel_size,
3114 &sandybridge_display_srwm_info,
b0aea5dc 3115 dev_priv->wm.spr_latency[1] * 500,
b445e3b0
ED		 3116 &sprite_wm);
3117 if (!ret) {
84f44ce7
VS		 3118 DRM_DEBUG_KMS("failed to compute sprite lp1 wm on pipe %c\n",
3119 pipe_name(pipe));
b445e3b0
ED		 3120 return;
3121 }
3122 I915_WRITE(WM1S_LP_ILK, sprite_wm);
3123
3124 /* Only IVB has two more LP watermarks for sprite */
3125 if (!IS_IVYBRIDGE(dev))
3126 return;
3127
3128 ret = sandybridge_compute_sprite_srwm(dev, pipe, sprite_width,
3129 pixel_size,
3130 &sandybridge_display_srwm_info,
b0aea5dc 3131 dev_priv->wm.spr_latency[2] * 500,
b445e3b0
ED		 3132 &sprite_wm);
3133 if (!ret) {
84f44ce7
VS		 3134 DRM_DEBUG_KMS("failed to compute sprite lp2 wm on pipe %c\n",
3135 pipe_name(pipe));
b445e3b0
ED		 3136 return;
3137 }
3138 I915_WRITE(WM2S_LP_IVB, sprite_wm);
3139
3140 ret = sandybridge_compute_sprite_srwm(dev, pipe, sprite_width,
3141 pixel_size,
3142 &sandybridge_display_srwm_info,
b0aea5dc 3143 dev_priv->wm.spr_latency[3] * 500,
b445e3b0
ED		 3144 &sprite_wm);
3145 if (!ret) {
84f44ce7
VS		 3146 DRM_DEBUG_KMS("failed to compute sprite lp3 wm on pipe %c\n",
3147 pipe_name(pipe));
b445e3b0
ED		 3148 return;
3149 }
3150 I915_WRITE(WM3S_LP_IVB, sprite_wm);
3151}
3152
243e6a44
VS		 3153static void ilk_pipe_wm_get_hw_state(struct drm_crtc *crtc)
3154{
3155 struct drm_device *dev = crtc->dev;
3156 struct drm_i915_private *dev_priv = dev->dev_private;
3157 struct hsw_wm_values *hw = &dev_priv->wm.hw;
3158 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3159 struct intel_pipe_wm *active = &intel_crtc->wm.active;
3160 enum pipe pipe = intel_crtc->pipe;
3161 static const unsigned int wm0_pipe_reg[] = {
3162 [PIPE_A] = WM0_PIPEA_ILK,
3163 [PIPE_B] = WM0_PIPEB_ILK,
3164 [PIPE_C] = WM0_PIPEC_IVB,
3165 };
3166
3167 hw->wm_pipe[pipe] = I915_READ(wm0_pipe_reg[pipe]);
3168 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
3169
3170 if (intel_crtc_active(crtc)) {
3171 u32 tmp = hw->wm_pipe[pipe];
3172
3173 /*
3174 * For active pipes LP0 watermark is marked as
3175 * enabled, and LP1+ watermaks as disabled since
3176 * we can't really reverse compute them in case
3177 * multiple pipes are active.
3178 */
3179 active->wm[0].enable = true;
3180 active->wm[0].pri_val = (tmp & WM0_PIPE_PLANE_MASK) >> WM0_PIPE_PLANE_SHIFT;
3181 active->wm[0].spr_val = (tmp & WM0_PIPE_SPRITE_MASK) >> WM0_PIPE_SPRITE_SHIFT;
3182 active->wm[0].cur_val = tmp & WM0_PIPE_CURSOR_MASK;
3183 active->linetime = hw->wm_linetime[pipe];
3184 } else {
3185 int level, max_level = ilk_wm_max_level(dev);
3186
3187 /*
3188 * For inactive pipes, all watermark levels
3189 * should be marked as enabled but zeroed,
3190 * which is what we'd compute them to.
3191 */
3192 for (level = 0; level <= max_level; level++)
3193 active->wm[level].enable = true;
3194 }
3195}
3196
3197void ilk_wm_get_hw_state(struct drm_device *dev)
3198{
3199 struct drm_i915_private *dev_priv = dev->dev_private;
3200 struct hsw_wm_values *hw = &dev_priv->wm.hw;
3201 struct drm_crtc *crtc;
3202
3203 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
3204 ilk_pipe_wm_get_hw_state(crtc);
3205
3206 hw->wm_lp[0] = I915_READ(WM1_LP_ILK);
3207 hw->wm_lp[1] = I915_READ(WM2_LP_ILK);
3208 hw->wm_lp[2] = I915_READ(WM3_LP_ILK);
3209
3210 hw->wm_lp_spr[0] = I915_READ(WM1S_LP_ILK);
3211 hw->wm_lp_spr[1] = I915_READ(WM2S_LP_IVB);
3212 hw->wm_lp_spr[2] = I915_READ(WM3S_LP_IVB);
3213
3214 hw->partitioning = (I915_READ(WM_MISC) & WM_MISC_DATA_PARTITION_5_6) ?
3215 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
3216
3217 hw->enable_fbc_wm =
3218 !(I915_READ(DISP_ARB_CTL) & DISP_FBC_WM_DIS);
3219}
3220
b445e3b0
ED		 3221/**
3222 * intel_update_watermarks - update FIFO watermark values based on current modes
3223 *
3224 * Calculate watermark values for the various WM regs based on current mode
3225 * and plane configuration.
3226 *
3227 * There are several cases to deal with here:
3228 * - normal (i.e. non-self-refresh)
3229 * - self-refresh (SR) mode
3230 * - lines are large relative to FIFO size (buffer can hold up to 2)
3231 * - lines are small relative to FIFO size (buffer can hold more than 2
3232 * lines), so need to account for TLB latency
3233 *
3234 * The normal calculation is:
3235 * watermark = dotclock * bytes per pixel * latency
3236 * where latency is platform & configuration dependent (we assume pessimal
3237 * values here).
3238 *
3239 * The SR calculation is:
3240 * watermark = (trunc(latency/line time)+1) * surface width *
3241 * bytes per pixel
3242 * where
3243 * line time = htotal / dotclock
3244 * surface width = hdisplay for normal plane and 64 for cursor
3245 * and latency is assumed to be high, as above.
3246 *
3247 * The final value programmed to the register should always be rounded up,
3248 * and include an extra 2 entries to account for clock crossings.
3249 *
3250 * We don't use the sprite, so we can ignore that. And on Crestline we have
3251 * to set the non-SR watermarks to 8.
3252 */
46ba614c 3253void intel_update_watermarks(struct drm_crtc *crtc)
b445e3b0 3254{
46ba614c 3255 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
b445e3b0
ED		 3256
3257 if (dev_priv->display.update_wm)
46ba614c 3258 dev_priv->display.update_wm(crtc);
b445e3b0
ED		 3259}
3260
adf3d35e
VS		 3261void intel_update_sprite_watermarks(struct drm_plane *plane,
3262 struct drm_crtc *crtc,
4c4ff43a 3263 uint32_t sprite_width, int pixel_size,
39db4a4d 3264 bool enabled, bool scaled)
b445e3b0 3265{
adf3d35e 3266 struct drm_i915_private *dev_priv = plane->dev->dev_private;
b445e3b0
ED		 3267
3268 if (dev_priv->display.update_sprite_wm)
adf3d35e 3269 dev_priv->display.update_sprite_wm(plane, crtc, sprite_width,
39db4a4d 3270 pixel_size, enabled, scaled);
b445e3b0
ED		 3271}
3272
2b4e57bd
ED		 3273static struct drm_i915_gem_object *
3274intel_alloc_context_page(struct drm_device *dev)
3275{
3276 struct drm_i915_gem_object *ctx;
3277 int ret;
3278
3279 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
3280
3281 ctx = i915_gem_alloc_object(dev, 4096);
3282 if (!ctx) {
3283 DRM_DEBUG("failed to alloc power context, RC6 disabled\n");
3284 return NULL;
3285 }
3286
c37e2204 3287 ret = i915_gem_obj_ggtt_pin(ctx, 4096, true, false);
2b4e57bd
ED		 3288 if (ret) {
3289 DRM_ERROR("failed to pin power context: %d\n", ret);
3290 goto err_unref;
3291 }
3292
3293 ret = i915_gem_object_set_to_gtt_domain(ctx, 1);
3294 if (ret) {
3295 DRM_ERROR("failed to set-domain on power context: %d\n", ret);
3296 goto err_unpin;
3297 }
3298
3299 return ctx;
3300
3301err_unpin:
3302 i915_gem_object_unpin(ctx);
3303err_unref:
3304 drm_gem_object_unreference(&ctx->base);
2b4e57bd
ED		 3305 return NULL;
3306}
3307
9270388e
DV		 3308/**
3309 * Lock protecting IPS related data structures
9270388e
DV		 3310 */
3311DEFINE_SPINLOCK(mchdev_lock);
3312
3313/* Global for IPS driver to get at the current i915 device. Protected by
3314 * mchdev_lock. */
3315static struct drm_i915_private *i915_mch_dev;
3316
2b4e57bd
ED		 3317bool ironlake_set_drps(struct drm_device *dev, u8 val)
3318{
3319 struct drm_i915_private *dev_priv = dev->dev_private;
3320 u16 rgvswctl;
3321
9270388e
DV		 3322 assert_spin_locked(&mchdev_lock);
3323
2b4e57bd
ED		 3324 rgvswctl = I915_READ16(MEMSWCTL);
3325 if (rgvswctl & MEMCTL_CMD_STS) {
3326 DRM_DEBUG("gpu busy, RCS change rejected\n");
3327 return false; /* still busy with another command */
3328 }
3329
3330 rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
3331 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
3332 I915_WRITE16(MEMSWCTL, rgvswctl);
3333 POSTING_READ16(MEMSWCTL);
3334
3335 rgvswctl |= MEMCTL_CMD_STS;
3336 I915_WRITE16(MEMSWCTL, rgvswctl);
3337
3338 return true;
3339}
3340
8090c6b9 3341static void ironlake_enable_drps(struct drm_device *dev)
2b4e57bd
ED		 3342{
3343 struct drm_i915_private *dev_priv = dev->dev_private;
3344 u32 rgvmodectl = I915_READ(MEMMODECTL);
3345 u8 fmax, fmin, fstart, vstart;
3346
9270388e
DV		 3347 spin_lock_irq(&mchdev_lock);
3348
2b4e57bd
ED		 3349 /* Enable temp reporting */
3350 I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
3351 I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
3352
3353 /* 100ms RC evaluation intervals */
3354 I915_WRITE(RCUPEI, 100000);
3355 I915_WRITE(RCDNEI, 100000);
3356
3357 /* Set max/min thresholds to 90ms and 80ms respectively */
3358 I915_WRITE(RCBMAXAVG, 90000);
3359 I915_WRITE(RCBMINAVG, 80000);
3360
3361 I915_WRITE(MEMIHYST, 1);
3362
3363 /* Set up min, max, and cur for interrupt handling */
3364 fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
3365 fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
3366 fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
3367 MEMMODE_FSTART_SHIFT;
3368
3369 vstart = (I915_READ(PXVFREQ_BASE + (fstart * 4)) & PXVFREQ_PX_MASK) >>
3370 PXVFREQ_PX_SHIFT;
3371
20e4d407
DV		 3372 dev_priv->ips.fmax = fmax; /* IPS callback will increase this */
3373 dev_priv->ips.fstart = fstart;
2b4e57bd 3374
20e4d407
DV		 3375 dev_priv->ips.max_delay = fstart;
3376 dev_priv->ips.min_delay = fmin;
3377 dev_priv->ips.cur_delay = fstart;
2b4e57bd
ED		 3378
3379 DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
3380 fmax, fmin, fstart);
3381
3382 I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
3383
3384 /*
3385 * Interrupts will be enabled in ironlake_irq_postinstall
3386 */
3387
3388 I915_WRITE(VIDSTART, vstart);
3389 POSTING_READ(VIDSTART);
3390
3391 rgvmodectl |= MEMMODE_SWMODE_EN;
3392 I915_WRITE(MEMMODECTL, rgvmodectl);
3393
9270388e 3394 if (wait_for_atomic((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
2b4e57bd 3395 DRM_ERROR("stuck trying to change perf mode\n");
9270388e 3396 mdelay(1);
2b4e57bd
ED		 3397
3398 ironlake_set_drps(dev, fstart);
3399
20e4d407 3400 dev_priv->ips.last_count1 = I915_READ(0x112e4) + I915_READ(0x112e8) +
2b4e57bd 3401 I915_READ(0x112e0);
20e4d407
DV		 3402 dev_priv->ips.last_time1 = jiffies_to_msecs(jiffies);
3403 dev_priv->ips.last_count2 = I915_READ(0x112f4);
3404 getrawmonotonic(&dev_priv->ips.last_time2);
9270388e
DV		 3405
3406 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 3407}
3408
8090c6b9 3409static void ironlake_disable_drps(struct drm_device *dev)
2b4e57bd
ED		 3410{
3411 struct drm_i915_private *dev_priv = dev->dev_private;
9270388e
DV		 3412 u16 rgvswctl;
3413
3414 spin_lock_irq(&mchdev_lock);
3415
3416 rgvswctl = I915_READ16(MEMSWCTL);
2b4e57bd
ED		 3417
3418 /* Ack interrupts, disable EFC interrupt */
3419 I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
3420 I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
3421 I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
3422 I915_WRITE(DEIIR, DE_PCU_EVENT);
3423 I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
3424
3425 /* Go back to the starting frequency */
20e4d407 3426 ironlake_set_drps(dev, dev_priv->ips.fstart);
9270388e 3427 mdelay(1);
2b4e57bd
ED		 3428 rgvswctl |= MEMCTL_CMD_STS;
3429 I915_WRITE(MEMSWCTL, rgvswctl);
9270388e 3430 mdelay(1);
2b4e57bd 3431
9270388e 3432 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 3433}
3434
acbe9475
DV		 3435/* There's a funny hw issue where the hw returns all 0 when reading from
3436 * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value
3437 * ourselves, instead of doing a rmw cycle (which might result in us clearing
3438 * all limits and the gpu stuck at whatever frequency it is at atm).
3439 */
6917c7b9 3440static u32 gen6_rps_limits(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 3441{
7b9e0ae6 3442 u32 limits;
2b4e57bd 3443
20b46e59
DV		 3444 /* Only set the down limit when we've reached the lowest level to avoid
3445 * getting more interrupts, otherwise leave this clear. This prevents a
3446 * race in the hw when coming out of rc6: There's a tiny window where
3447 * the hw runs at the minimal clock before selecting the desired
3448 * frequency, if the down threshold expires in that window we will not
3449 * receive a down interrupt. */
6917c7b9
CW		 3450 limits = dev_priv->rps.max_delay << 24;
3451 if (val <= dev_priv->rps.min_delay)
c6a828d3 3452 limits |= dev_priv->rps.min_delay << 16;
20b46e59
DV		 3453
3454 return limits;
3455}
3456
dd75fdc8
CW		 3457static void gen6_set_rps_thresholds(struct drm_i915_private *dev_priv, u8 val)
3458{
3459 int new_power;
3460
3461 new_power = dev_priv->rps.power;
3462 switch (dev_priv->rps.power) {
3463 case LOW_POWER:
3464 if (val > dev_priv->rps.rpe_delay + 1 && val > dev_priv->rps.cur_delay)
3465 new_power = BETWEEN;
3466 break;
3467
3468 case BETWEEN:
3469 if (val <= dev_priv->rps.rpe_delay && val < dev_priv->rps.cur_delay)
3470 new_power = LOW_POWER;
3471 else if (val >= dev_priv->rps.rp0_delay && val > dev_priv->rps.cur_delay)
3472 new_power = HIGH_POWER;
3473 break;
3474
3475 case HIGH_POWER:
3476 if (val < (dev_priv->rps.rp1_delay + dev_priv->rps.rp0_delay) >> 1 && val < dev_priv->rps.cur_delay)
3477 new_power = BETWEEN;
3478 break;
3479 }
3480 /* Max/min bins are special */
3481 if (val == dev_priv->rps.min_delay)
3482 new_power = LOW_POWER;
3483 if (val == dev_priv->rps.max_delay)
3484 new_power = HIGH_POWER;
3485 if (new_power == dev_priv->rps.power)
3486 return;
3487
3488 /* Note the units here are not exactly 1us, but 1280ns. */
3489 switch (new_power) {
3490 case LOW_POWER:
3491 /* Upclock if more than 95% busy over 16ms */
3492 I915_WRITE(GEN6_RP_UP_EI, 12500);
3493 I915_WRITE(GEN6_RP_UP_THRESHOLD, 11800);
3494
3495 /* Downclock if less than 85% busy over 32ms */
3496 I915_WRITE(GEN6_RP_DOWN_EI, 25000);
3497 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 21250);
3498
3499 I915_WRITE(GEN6_RP_CONTROL,
3500 GEN6_RP_MEDIA_TURBO |
3501 GEN6_RP_MEDIA_HW_NORMAL_MODE |
3502 GEN6_RP_MEDIA_IS_GFX |
3503 GEN6_RP_ENABLE |
3504 GEN6_RP_UP_BUSY_AVG |
3505 GEN6_RP_DOWN_IDLE_AVG);
3506 break;
3507
3508 case BETWEEN:
3509 /* Upclock if more than 90% busy over 13ms */
3510 I915_WRITE(GEN6_RP_UP_EI, 10250);
3511 I915_WRITE(GEN6_RP_UP_THRESHOLD, 9225);
3512
3513 /* Downclock if less than 75% busy over 32ms */
3514 I915_WRITE(GEN6_RP_DOWN_EI, 25000);
3515 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 18750);
3516
3517 I915_WRITE(GEN6_RP_CONTROL,
3518 GEN6_RP_MEDIA_TURBO |
3519 GEN6_RP_MEDIA_HW_NORMAL_MODE |
3520 GEN6_RP_MEDIA_IS_GFX |
3521 GEN6_RP_ENABLE |
3522 GEN6_RP_UP_BUSY_AVG |
3523 GEN6_RP_DOWN_IDLE_AVG);
3524 break;
3525
3526 case HIGH_POWER:
3527 /* Upclock if more than 85% busy over 10ms */
3528 I915_WRITE(GEN6_RP_UP_EI, 8000);
3529 I915_WRITE(GEN6_RP_UP_THRESHOLD, 6800);
3530
3531 /* Downclock if less than 60% busy over 32ms */
3532 I915_WRITE(GEN6_RP_DOWN_EI, 25000);
3533 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 15000);
3534
3535 I915_WRITE(GEN6_RP_CONTROL,
3536 GEN6_RP_MEDIA_TURBO |
3537 GEN6_RP_MEDIA_HW_NORMAL_MODE |
3538 GEN6_RP_MEDIA_IS_GFX |
3539 GEN6_RP_ENABLE |
3540 GEN6_RP_UP_BUSY_AVG |
3541 GEN6_RP_DOWN_IDLE_AVG);
3542 break;
3543 }
3544
3545 dev_priv->rps.power = new_power;
3546 dev_priv->rps.last_adj = 0;
3547}
3548
20b46e59
DV		 3549void gen6_set_rps(struct drm_device *dev, u8 val)
3550{
3551 struct drm_i915_private *dev_priv = dev->dev_private;
7b9e0ae6 3552
4fc688ce 3553 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79249636
BW		 3554 WARN_ON(val > dev_priv->rps.max_delay);
3555 WARN_ON(val < dev_priv->rps.min_delay);
004777cb 3556
c6a828d3 3557 if (val == dev_priv->rps.cur_delay)
7b9e0ae6
CW		 3558 return;
3559
dd75fdc8
CW		 3560 gen6_set_rps_thresholds(dev_priv, val);
3561
92bd1bf0
RV		 3562 if (IS_HASWELL(dev))
3563 I915_WRITE(GEN6_RPNSWREQ,
3564 HSW_FREQUENCY(val));
3565 else
3566 I915_WRITE(GEN6_RPNSWREQ,
3567 GEN6_FREQUENCY(val) |
3568 GEN6_OFFSET(0) |
3569 GEN6_AGGRESSIVE_TURBO);
7b9e0ae6
CW		 3570
3571 /* Make sure we continue to get interrupts
3572 * until we hit the minimum or maximum frequencies.
3573 */
6917c7b9
CW		 3574 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
3575 gen6_rps_limits(dev_priv, val));
7b9e0ae6 3576
d5570a72
BW		 3577 POSTING_READ(GEN6_RPNSWREQ);
3578
c6a828d3 3579 dev_priv->rps.cur_delay = val;
be2cde9a
DV		 3580
3581 trace_intel_gpu_freq_change(val * 50);
2b4e57bd
ED		 3582}
3583
b29c19b6
CW		 3584void gen6_rps_idle(struct drm_i915_private *dev_priv)
3585{
3586 mutex_lock(&dev_priv->rps.hw_lock);
c0951f0c
CW		 3587 if (dev_priv->rps.enabled) {
3588 if (dev_priv->info->is_valleyview)
3589 valleyview_set_rps(dev_priv->dev, dev_priv->rps.min_delay);
3590 else
3591 gen6_set_rps(dev_priv->dev, dev_priv->rps.min_delay);
3592 dev_priv->rps.last_adj = 0;
3593 }
b29c19b6
CW		 3594 mutex_unlock(&dev_priv->rps.hw_lock);
3595}
3596
3597void gen6_rps_boost(struct drm_i915_private *dev_priv)
3598{
3599 mutex_lock(&dev_priv->rps.hw_lock);
c0951f0c
CW		 3600 if (dev_priv->rps.enabled) {
3601 if (dev_priv->info->is_valleyview)
3602 valleyview_set_rps(dev_priv->dev, dev_priv->rps.max_delay);
3603 else
3604 gen6_set_rps(dev_priv->dev, dev_priv->rps.max_delay);
3605 dev_priv->rps.last_adj = 0;
3606 }
b29c19b6
CW		 3607 mutex_unlock(&dev_priv->rps.hw_lock);
3608}
3609
0a073b84
JB		 3610void valleyview_set_rps(struct drm_device *dev, u8 val)
3611{
3612 struct drm_i915_private *dev_priv = dev->dev_private;
7a67092a 3613
0a073b84
JB		 3614 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
3615 WARN_ON(val > dev_priv->rps.max_delay);
3616 WARN_ON(val < dev_priv->rps.min_delay);
3617
73008b98 3618 DRM_DEBUG_DRIVER("GPU freq request from %d MHz (%u) to %d MHz (%u)\n",
2ec3815f 3619 vlv_gpu_freq(dev_priv, dev_priv->rps.cur_delay),
73008b98 3620 dev_priv->rps.cur_delay,
2ec3815f 3621 vlv_gpu_freq(dev_priv, val), val);
0a073b84
JB		 3622
3623 if (val == dev_priv->rps.cur_delay)
3624 return;
3625
ae99258f 3626 vlv_punit_write(dev_priv, PUNIT_REG_GPU_FREQ_REQ, val);
0a073b84 3627
80814ae4 3628 dev_priv->rps.cur_delay = val;
0a073b84 3629
2ec3815f 3630 trace_intel_gpu_freq_change(vlv_gpu_freq(dev_priv, val));
0a073b84
JB		 3631}
3632
44fc7d5c 3633static void gen6_disable_rps_interrupts(struct drm_device *dev)
2b4e57bd
ED		 3634{
3635 struct drm_i915_private *dev_priv = dev->dev_private;
3636
2b4e57bd 3637 I915_WRITE(GEN6_PMINTRMSK, 0xffffffff);
4848405c 3638 I915_WRITE(GEN6_PMIER, I915_READ(GEN6_PMIER) & ~GEN6_PM_RPS_EVENTS);
2b4e57bd
ED		 3639 /* Complete PM interrupt masking here doesn't race with the rps work
3640 * item again unmasking PM interrupts because that is using a different
3641 * register (PMIMR) to mask PM interrupts. The only risk is in leaving
3642 * stale bits in PMIIR and PMIMR which gen6_enable_rps will clean up. */
3643
59cdb63d 3644 spin_lock_irq(&dev_priv->irq_lock);
c6a828d3 3645 dev_priv->rps.pm_iir = 0;
59cdb63d 3646 spin_unlock_irq(&dev_priv->irq_lock);
2b4e57bd 3647
4848405c 3648 I915_WRITE(GEN6_PMIIR, GEN6_PM_RPS_EVENTS);
2b4e57bd
ED		 3649}
3650
44fc7d5c 3651static void gen6_disable_rps(struct drm_device *dev)
d20d4f0c
JB		 3652{
3653 struct drm_i915_private *dev_priv = dev->dev_private;
3654
3655 I915_WRITE(GEN6_RC_CONTROL, 0);
44fc7d5c 3656 I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
d20d4f0c 3657
44fc7d5c
DV		 3658 gen6_disable_rps_interrupts(dev);
3659}
3660
3661static void valleyview_disable_rps(struct drm_device *dev)
3662{
3663 struct drm_i915_private *dev_priv = dev->dev_private;
3664
3665 I915_WRITE(GEN6_RC_CONTROL, 0);
d20d4f0c 3666
44fc7d5c 3667 gen6_disable_rps_interrupts(dev);
c9cddffc
JB		 3668
3669 if (dev_priv->vlv_pctx) {
3670 drm_gem_object_unreference(&dev_priv->vlv_pctx->base);
3671 dev_priv->vlv_pctx = NULL;
3672 }
d20d4f0c
JB		 3673}
3674
dc39fff7
BW		 3675static void intel_print_rc6_info(struct drm_device *dev, u32 mode)
3676{
3677 if (IS_GEN6(dev))
3678 DRM_DEBUG_DRIVER("Sandybridge: deep RC6 disabled\n");
3679
3680 if (IS_HASWELL(dev))
3681 DRM_DEBUG_DRIVER("Haswell: only RC6 available\n");
3682
3683 DRM_INFO("Enabling RC6 states: RC6 %s, RC6p %s, RC6pp %s\n",
3684 (mode & GEN6_RC_CTL_RC6_ENABLE) ? "on" : "off",
3685 (mode & GEN6_RC_CTL_RC6p_ENABLE) ? "on" : "off",
3686 (mode & GEN6_RC_CTL_RC6pp_ENABLE) ? "on" : "off");
3687}
3688
2b4e57bd
ED		 3689int intel_enable_rc6(const struct drm_device *dev)
3690{
eb4926e4
DL		 3691 /* No RC6 before Ironlake */
3692 if (INTEL_INFO(dev)->gen < 5)
3693 return 0;
3694
456470eb 3695 /* Respect the kernel parameter if it is set */
2b4e57bd
ED		 3696 if (i915_enable_rc6 >= 0)
3697 return i915_enable_rc6;
3698
6567d748
CW		 3699 /* Disable RC6 on Ironlake */
3700 if (INTEL_INFO(dev)->gen == 5)
3701 return 0;
2b4e57bd 3702
dc39fff7 3703 if (IS_HASWELL(dev))
4a637c2c 3704 return INTEL_RC6_ENABLE;
2b4e57bd 3705
456470eb 3706 /* snb/ivb have more than one rc6 state. */
dc39fff7 3707 if (INTEL_INFO(dev)->gen == 6)
2b4e57bd 3708 return INTEL_RC6_ENABLE;
456470eb 3709
2b4e57bd
ED		 3710 return (INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE);
3711}
3712
44fc7d5c
DV		 3713static void gen6_enable_rps_interrupts(struct drm_device *dev)
3714{
3715 struct drm_i915_private *dev_priv = dev->dev_private;
a9c1f90c 3716 u32 enabled_intrs;
44fc7d5c
DV		 3717
3718 spin_lock_irq(&dev_priv->irq_lock);
a0b3335a 3719 WARN_ON(dev_priv->rps.pm_iir);
edbfdb45 3720 snb_enable_pm_irq(dev_priv, GEN6_PM_RPS_EVENTS);
44fc7d5c
DV		 3721 I915_WRITE(GEN6_PMIIR, GEN6_PM_RPS_EVENTS);
3722 spin_unlock_irq(&dev_priv->irq_lock);
a9c1f90c 3723
fd547d25 3724 /* only unmask PM interrupts we need. Mask all others. */
a9c1f90c
MK		 3725 enabled_intrs = GEN6_PM_RPS_EVENTS;
3726
3727 /* IVB and SNB hard hangs on looping batchbuffer
3728 * if GEN6_PM_UP_EI_EXPIRED is masked.
3729 */
3730 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
3731 enabled_intrs |= GEN6_PM_RP_UP_EI_EXPIRED;
3732
3733 I915_WRITE(GEN6_PMINTRMSK, ~enabled_intrs);
44fc7d5c
DV		 3734}
3735
6edee7f3
BW		 3736static void gen8_enable_rps(struct drm_device *dev)
3737{
3738 struct drm_i915_private *dev_priv = dev->dev_private;
3739 struct intel_ring_buffer *ring;
3740 uint32_t rc6_mask = 0, rp_state_cap;
3741 int unused;
3742
3743 /* 1a: Software RC state - RC0 */
3744 I915_WRITE(GEN6_RC_STATE, 0);
3745
3746 /* 1c & 1d: Get forcewake during program sequence. Although the driver
3747 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
c8d9a590 3748 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 3749
3750 /* 2a: Disable RC states. */
3751 I915_WRITE(GEN6_RC_CONTROL, 0);
3752
3753 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
3754
3755 /* 2b: Program RC6 thresholds.*/
3756 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
3757 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
3758 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
3759 for_each_ring(ring, dev_priv, unused)
3760 I915_WRITE(RING_MAX_IDLE(ring->mmio_base), 10);
3761 I915_WRITE(GEN6_RC_SLEEP, 0);
3762 I915_WRITE(GEN6_RC6_THRESHOLD, 50000); /* 50/125ms per EI */
3763
3764 /* 3: Enable RC6 */
3765 if (intel_enable_rc6(dev) & INTEL_RC6_ENABLE)
3766 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
3767 DRM_INFO("RC6 %s\n", (rc6_mask & GEN6_RC_CTL_RC6_ENABLE) ? "on" : "off");
3768 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
3769 GEN6_RC_CTL_EI_MODE(1) |
3770 rc6_mask);
3771
3772 /* 4 Program defaults and thresholds for RPS*/
3773 I915_WRITE(GEN6_RPNSWREQ, HSW_FREQUENCY(10)); /* Request 500 MHz */
3774 I915_WRITE(GEN6_RC_VIDEO_FREQ, HSW_FREQUENCY(12)); /* Request 600 MHz */
3775 /* NB: Docs say 1s, and 1000000 - which aren't equivalent */
3776 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 100000000 / 128); /* 1 second timeout */
3777
3778 /* Docs recommend 900MHz, and 300 MHz respectively */
3779 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
3780 dev_priv->rps.max_delay << 24 |
3781 dev_priv->rps.min_delay << 16);
3782
3783 I915_WRITE(GEN6_RP_UP_THRESHOLD, 7600000 / 128); /* 76ms busyness per EI, 90% */
3784 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 31300000 / 128); /* 313ms busyness per EI, 70%*/
3785 I915_WRITE(GEN6_RP_UP_EI, 66000); /* 84.48ms, XXX: random? */
3786 I915_WRITE(GEN6_RP_DOWN_EI, 350000); /* 448ms, XXX: random? */
3787
3788 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
3789
3790 /* 5: Enable RPS */
3791 I915_WRITE(GEN6_RP_CONTROL,
3792 GEN6_RP_MEDIA_TURBO |
3793 GEN6_RP_MEDIA_HW_NORMAL_MODE |
3794 GEN6_RP_MEDIA_IS_GFX |
3795 GEN6_RP_ENABLE |
3796 GEN6_RP_UP_BUSY_AVG |
3797 GEN6_RP_DOWN_IDLE_AVG);
3798
3799 /* 6: Ring frequency + overclocking (our driver does this later */
3800
3801 gen6_set_rps(dev, (I915_READ(GEN6_GT_PERF_STATUS) & 0xff00) >> 8);
3802
3803 gen6_enable_rps_interrupts(dev);
3804
c8d9a590 3805 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 3806}
3807
79f5b2c7 3808static void gen6_enable_rps(struct drm_device *dev)
2b4e57bd 3809{
79f5b2c7 3810 struct drm_i915_private *dev_priv = dev->dev_private;
b4519513 3811 struct intel_ring_buffer *ring;
7b9e0ae6
CW		 3812 u32 rp_state_cap;
3813 u32 gt_perf_status;
31643d54 3814 u32 rc6vids, pcu_mbox, rc6_mask = 0;
2b4e57bd 3815 u32 gtfifodbg;
2b4e57bd 3816 int rc6_mode;
42c0526c 3817 int i, ret;
2b4e57bd 3818
4fc688ce 3819 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 3820
2b4e57bd
ED		 3821 /* Here begins a magic sequence of register writes to enable
3822 * auto-downclocking.
3823 *
3824 * Perhaps there might be some value in exposing these to
3825 * userspace...
3826 */
3827 I915_WRITE(GEN6_RC_STATE, 0);
2b4e57bd
ED		 3828
3829 /* Clear the DBG now so we don't confuse earlier errors */
3830 if ((gtfifodbg = I915_READ(GTFIFODBG))) {
3831 DRM_ERROR("GT fifo had a previous error %x\n", gtfifodbg);
3832 I915_WRITE(GTFIFODBG, gtfifodbg);
3833 }
3834
c8d9a590 3835 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL);
2b4e57bd 3836
7b9e0ae6
CW		 3837 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
3838 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
3839
31c77388
BW		 3840 /* In units of 50MHz */
3841 dev_priv->rps.hw_max = dev_priv->rps.max_delay = rp_state_cap & 0xff;
dd75fdc8
CW		 3842 dev_priv->rps.min_delay = (rp_state_cap >> 16) & 0xff;
3843 dev_priv->rps.rp1_delay = (rp_state_cap >> 8) & 0xff;
3844 dev_priv->rps.rp0_delay = (rp_state_cap >> 0) & 0xff;
3845 dev_priv->rps.rpe_delay = dev_priv->rps.rp1_delay;
c6a828d3 3846 dev_priv->rps.cur_delay = 0;
7b9e0ae6 3847
2b4e57bd
ED		 3848 /* disable the counters and set deterministic thresholds */
3849 I915_WRITE(GEN6_RC_CONTROL, 0);
3850
3851 I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
3852 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
3853 I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
3854 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
3855 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
3856
b4519513
CW		 3857 for_each_ring(ring, dev_priv, i)
3858 I915_WRITE(RING_MAX_IDLE(ring->mmio_base), 10);
2b4e57bd
ED		 3859
3860 I915_WRITE(GEN6_RC_SLEEP, 0);
3861 I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
29c78f60 3862 if (IS_IVYBRIDGE(dev))
351aa566
SM		 3863 I915_WRITE(GEN6_RC6_THRESHOLD, 125000);
3864 else
3865 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
0920a487 3866 I915_WRITE(GEN6_RC6p_THRESHOLD, 150000);
2b4e57bd
ED		 3867 I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
3868
5a7dc92a 3869 /* Check if we are enabling RC6 */
2b4e57bd
ED		 3870 rc6_mode = intel_enable_rc6(dev_priv->dev);
3871 if (rc6_mode & INTEL_RC6_ENABLE)
3872 rc6_mask |= GEN6_RC_CTL_RC6_ENABLE;
3873
5a7dc92a
ED		 3874 /* We don't use those on Haswell */
3875 if (!IS_HASWELL(dev)) {
3876 if (rc6_mode & INTEL_RC6p_ENABLE)
3877 rc6_mask |= GEN6_RC_CTL_RC6p_ENABLE;
2b4e57bd 3878
5a7dc92a
ED		 3879 if (rc6_mode & INTEL_RC6pp_ENABLE)
3880 rc6_mask |= GEN6_RC_CTL_RC6pp_ENABLE;
3881 }
2b4e57bd 3882
dc39fff7 3883 intel_print_rc6_info(dev, rc6_mask);
2b4e57bd
ED		 3884
3885 I915_WRITE(GEN6_RC_CONTROL,
3886 rc6_mask |
3887 GEN6_RC_CTL_EI_MODE(1) |
3888 GEN6_RC_CTL_HW_ENABLE);
3889
dd75fdc8
CW		 3890 /* Power down if completely idle for over 50ms */
3891 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 50000);
2b4e57bd 3892 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
2b4e57bd 3893
42c0526c 3894 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_MIN_FREQ_TABLE, 0);
988b36e5 3895 if (!ret) {
42c0526c
BW		 3896 pcu_mbox = 0;
3897 ret = sandybridge_pcode_read(dev_priv, GEN6_READ_OC_PARAMS, &pcu_mbox);
a2b3fc01 3898 if (!ret && (pcu_mbox & (1<<31))) { /* OC supported */
10e08497 3899 DRM_DEBUG_DRIVER("Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n",
a2b3fc01
BW		 3900 (dev_priv->rps.max_delay & 0xff) * 50,
3901 (pcu_mbox & 0xff) * 50);
31c77388 3902 dev_priv->rps.hw_max = pcu_mbox & 0xff;
42c0526c
BW		 3903 }
3904 } else {
3905 DRM_DEBUG_DRIVER("Failed to set the min frequency\n");
2b4e57bd
ED		 3906 }
3907
dd75fdc8
CW		 3908 dev_priv->rps.power = HIGH_POWER; /* force a reset */
3909 gen6_set_rps(dev_priv->dev, dev_priv->rps.min_delay);
2b4e57bd 3910
44fc7d5c 3911 gen6_enable_rps_interrupts(dev);
2b4e57bd 3912
31643d54
BW		 3913 rc6vids = 0;
3914 ret = sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
3915 if (IS_GEN6(dev) && ret) {
3916 DRM_DEBUG_DRIVER("Couldn't check for BIOS workaround\n");
3917 } else if (IS_GEN6(dev) && (GEN6_DECODE_RC6_VID(rc6vids & 0xff) < 450)) {
3918 DRM_DEBUG_DRIVER("You should update your BIOS. Correcting minimum rc6 voltage (%dmV->%dmV)\n",
3919 GEN6_DECODE_RC6_VID(rc6vids & 0xff), 450);
3920 rc6vids &= 0xffff00;
3921 rc6vids |= GEN6_ENCODE_RC6_VID(450);
3922 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_RC6VIDS, rc6vids);
3923 if (ret)
3924 DRM_ERROR("Couldn't fix incorrect rc6 voltage\n");
3925 }
3926
c8d9a590 3927 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL);
2b4e57bd
ED		 3928}
3929
c67a470b 3930void gen6_update_ring_freq(struct drm_device *dev)
2b4e57bd 3931{
79f5b2c7 3932 struct drm_i915_private *dev_priv = dev->dev_private;
2b4e57bd 3933 int min_freq = 15;
3ebecd07
CW		 3934 unsigned int gpu_freq;
3935 unsigned int max_ia_freq, min_ring_freq;
2b4e57bd 3936 int scaling_factor = 180;
eda79642 3937 struct cpufreq_policy *policy;
2b4e57bd 3938
4fc688ce 3939 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 3940
eda79642
BW		 3941 policy = cpufreq_cpu_get(0);
3942 if (policy) {
3943 max_ia_freq = policy->cpuinfo.max_freq;
3944 cpufreq_cpu_put(policy);
3945 } else {
3946 /*
3947 * Default to measured freq if none found, PCU will ensure we
3948 * don't go over
3949 */
2b4e57bd 3950 max_ia_freq = tsc_khz;
eda79642 3951 }
2b4e57bd
ED		 3952
3953 /* Convert from kHz to MHz */
3954 max_ia_freq /= 1000;
3955
153b4b95 3956 min_ring_freq = I915_READ(DCLK) & 0xf;
f6aca45c
BW		 3957 /* convert DDR frequency from units of 266.6MHz to bandwidth */
3958 min_ring_freq = mult_frac(min_ring_freq, 8, 3);
3ebecd07 3959
2b4e57bd
ED		 3960 /*
3961 * For each potential GPU frequency, load a ring frequency we'd like
3962 * to use for memory access. We do this by specifying the IA frequency
3963 * the PCU should use as a reference to determine the ring frequency.
3964 */
c6a828d3 3965 for (gpu_freq = dev_priv->rps.max_delay; gpu_freq >= dev_priv->rps.min_delay;
2b4e57bd 3966 gpu_freq--) {
c6a828d3 3967 int diff = dev_priv->rps.max_delay - gpu_freq;
3ebecd07
CW		 3968 unsigned int ia_freq = 0, ring_freq = 0;
3969
46c764d4
BW		 3970 if (INTEL_INFO(dev)->gen >= 8) {
3971 /* max(2 * GT, DDR). NB: GT is 50MHz units */
3972 ring_freq = max(min_ring_freq, gpu_freq);
3973 } else if (IS_HASWELL(dev)) {
f6aca45c 3974 ring_freq = mult_frac(gpu_freq, 5, 4);
3ebecd07
CW		 3975 ring_freq = max(min_ring_freq, ring_freq);
3976 /* leave ia_freq as the default, chosen by cpufreq */
3977 } else {
3978 /* On older processors, there is no separate ring
3979 * clock domain, so in order to boost the bandwidth
3980 * of the ring, we need to upclock the CPU (ia_freq).
3981 *
3982 * For GPU frequencies less than 750MHz,
3983 * just use the lowest ring freq.
3984 */
3985 if (gpu_freq < min_freq)
3986 ia_freq = 800;
3987 else
3988 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
3989 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
3990 }
2b4e57bd 3991
42c0526c
BW		 3992 sandybridge_pcode_write(dev_priv,
3993 GEN6_PCODE_WRITE_MIN_FREQ_TABLE,
3ebecd07
CW		 3994 ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT |
3995 ring_freq << GEN6_PCODE_FREQ_RING_RATIO_SHIFT |
3996 gpu_freq);
2b4e57bd 3997 }
2b4e57bd
ED		 3998}
3999
0a073b84
JB		 4000int valleyview_rps_max_freq(struct drm_i915_private *dev_priv)
4001{
4002 u32 val, rp0;
4003
64936258 4004 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
0a073b84
JB		 4005
4006 rp0 = (val & FB_GFX_MAX_FREQ_FUSE_MASK) >> FB_GFX_MAX_FREQ_FUSE_SHIFT;
4007 /* Clamp to max */
4008 rp0 = min_t(u32, rp0, 0xea);
4009
4010 return rp0;
4011}
4012
4013static int valleyview_rps_rpe_freq(struct drm_i915_private *dev_priv)
4014{
4015 u32 val, rpe;
4016
64936258 4017 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_LO);
0a073b84 4018 rpe = (val & FB_FMAX_VMIN_FREQ_LO_MASK) >> FB_FMAX_VMIN_FREQ_LO_SHIFT;
64936258 4019 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_HI);
0a073b84
JB		 4020 rpe |= (val & FB_FMAX_VMIN_FREQ_HI_MASK) << 5;
4021
4022 return rpe;
4023}
4024
4025int valleyview_rps_min_freq(struct drm_i915_private *dev_priv)
4026{
64936258 4027 return vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM) & 0xff;
0a073b84
JB		 4028}
4029
c9cddffc
JB		 4030static void valleyview_setup_pctx(struct drm_device *dev)
4031{
4032 struct drm_i915_private *dev_priv = dev->dev_private;
4033 struct drm_i915_gem_object *pctx;
4034 unsigned long pctx_paddr;
4035 u32 pcbr;
4036 int pctx_size = 24*1024;
4037
4038 pcbr = I915_READ(VLV_PCBR);
4039 if (pcbr) {
4040 /* BIOS set it up already, grab the pre-alloc'd space */
4041 int pcbr_offset;
4042
4043 pcbr_offset = (pcbr & (~4095)) - dev_priv->mm.stolen_base;
4044 pctx = i915_gem_object_create_stolen_for_preallocated(dev_priv->dev,
4045 pcbr_offset,
190d6cd5 4046 I915_GTT_OFFSET_NONE,
c9cddffc
JB		 4047 pctx_size);
4048 goto out;
4049 }
4050
4051 /*
4052 * From the Gunit register HAS:
4053 * The Gfx driver is expected to program this register and ensure
4054 * proper allocation within Gfx stolen memory. For example, this
4055 * register should be programmed such than the PCBR range does not
4056 * overlap with other ranges, such as the frame buffer, protected
4057 * memory, or any other relevant ranges.
4058 */
4059 pctx = i915_gem_object_create_stolen(dev, pctx_size);
4060 if (!pctx) {
4061 DRM_DEBUG("not enough stolen space for PCTX, disabling\n");
4062 return;
4063 }
4064
4065 pctx_paddr = dev_priv->mm.stolen_base + pctx->stolen->start;
4066 I915_WRITE(VLV_PCBR, pctx_paddr);
4067
4068out:
4069 dev_priv->vlv_pctx = pctx;
4070}
4071
0a073b84
JB		 4072static void valleyview_enable_rps(struct drm_device *dev)
4073{
4074 struct drm_i915_private *dev_priv = dev->dev_private;
4075 struct intel_ring_buffer *ring;
a2b23fe0 4076 u32 gtfifodbg, val, rc6_mode = 0;
0a073b84
JB		 4077 int i;
4078
4079 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
4080
4081 if ((gtfifodbg = I915_READ(GTFIFODBG))) {
f7d85c1e
JB		 4082 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
4083 gtfifodbg);
0a073b84
JB		 4084 I915_WRITE(GTFIFODBG, gtfifodbg);
4085 }
4086
c9cddffc
JB		 4087 valleyview_setup_pctx(dev);
4088
c8d9a590
D		 4089 /* If VLV, Forcewake all wells, else re-direct to regular path */
4090 gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL);
0a073b84
JB		 4091
4092 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
4093 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
4094 I915_WRITE(GEN6_RP_UP_EI, 66000);
4095 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
4096
4097 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
4098
4099 I915_WRITE(GEN6_RP_CONTROL,
4100 GEN6_RP_MEDIA_TURBO |
4101 GEN6_RP_MEDIA_HW_NORMAL_MODE |
4102 GEN6_RP_MEDIA_IS_GFX |
4103 GEN6_RP_ENABLE |
4104 GEN6_RP_UP_BUSY_AVG |
4105 GEN6_RP_DOWN_IDLE_CONT);
4106
4107 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 0x00280000);
4108 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
4109 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
4110
4111 for_each_ring(ring, dev_priv, i)
4112 I915_WRITE(RING_MAX_IDLE(ring->mmio_base), 10);
4113
2f0aa304 4114 I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);
0a073b84
JB		 4115
4116 /* allows RC6 residency counter to work */
49798eb2
JB		 4117 I915_WRITE(VLV_COUNTER_CONTROL,
4118 _MASKED_BIT_ENABLE(VLV_COUNT_RANGE_HIGH |
4119 VLV_MEDIA_RC6_COUNT_EN |
4120 VLV_RENDER_RC6_COUNT_EN));
a2b23fe0 4121 if (intel_enable_rc6(dev) & INTEL_RC6_ENABLE)
6b88f295 4122 rc6_mode = GEN7_RC_CTL_TO_MODE | VLV_RC_CTL_CTX_RST_PARALLEL;
dc39fff7
BW		 4123
4124 intel_print_rc6_info(dev, rc6_mode);
4125
a2b23fe0 4126 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
0a073b84 4127
64936258 4128 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
0a073b84
JB		 4129
4130 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", val & 0x10 ? "yes" : "no");
4131 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
4132
0a073b84 4133 dev_priv->rps.cur_delay = (val >> 8) & 0xff;
73008b98 4134 DRM_DEBUG_DRIVER("current GPU freq: %d MHz (%u)\n",
2ec3815f 4135 vlv_gpu_freq(dev_priv, dev_priv->rps.cur_delay),
73008b98 4136 dev_priv->rps.cur_delay);
0a073b84
JB		 4137
4138 dev_priv->rps.max_delay = valleyview_rps_max_freq(dev_priv);
4139 dev_priv->rps.hw_max = dev_priv->rps.max_delay;
73008b98 4140 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
2ec3815f 4141 vlv_gpu_freq(dev_priv, dev_priv->rps.max_delay),
73008b98 4142 dev_priv->rps.max_delay);
0a073b84 4143
73008b98
VS		 4144 dev_priv->rps.rpe_delay = valleyview_rps_rpe_freq(dev_priv);
4145 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
2ec3815f 4146 vlv_gpu_freq(dev_priv, dev_priv->rps.rpe_delay),
73008b98 4147 dev_priv->rps.rpe_delay);
0a073b84 4148
73008b98
VS		 4149 dev_priv->rps.min_delay = valleyview_rps_min_freq(dev_priv);
4150 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
2ec3815f 4151 vlv_gpu_freq(dev_priv, dev_priv->rps.min_delay),
73008b98 4152 dev_priv->rps.min_delay);
0a073b84 4153
73008b98 4154 DRM_DEBUG_DRIVER("setting GPU freq to %d MHz (%u)\n",
2ec3815f 4155 vlv_gpu_freq(dev_priv, dev_priv->rps.rpe_delay),
73008b98 4156 dev_priv->rps.rpe_delay);
0a073b84 4157
73008b98 4158 valleyview_set_rps(dev_priv->dev, dev_priv->rps.rpe_delay);
0a073b84 4159
44fc7d5c 4160 gen6_enable_rps_interrupts(dev);
0a073b84 4161
c8d9a590 4162 gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL);
0a073b84
JB		 4163}
4164
930ebb46 4165void ironlake_teardown_rc6(struct drm_device *dev)
2b4e57bd
ED		 4166{
4167 struct drm_i915_private *dev_priv = dev->dev_private;
4168
3e373948
DV		 4169 if (dev_priv->ips.renderctx) {
4170 i915_gem_object_unpin(dev_priv->ips.renderctx);
4171 drm_gem_object_unreference(&dev_priv->ips.renderctx->base);
4172 dev_priv->ips.renderctx = NULL;
2b4e57bd
ED		 4173 }
4174
3e373948
DV		 4175 if (dev_priv->ips.pwrctx) {
4176 i915_gem_object_unpin(dev_priv->ips.pwrctx);
4177 drm_gem_object_unreference(&dev_priv->ips.pwrctx->base);
4178 dev_priv->ips.pwrctx = NULL;
2b4e57bd
ED		 4179 }
4180}
4181
930ebb46 4182static void ironlake_disable_rc6(struct drm_device *dev)
2b4e57bd
ED		 4183{
4184 struct drm_i915_private *dev_priv = dev->dev_private;
4185
4186 if (I915_READ(PWRCTXA)) {
4187 /* Wake the GPU, prevent RC6, then restore RSTDBYCTL */
4188 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) | RCX_SW_EXIT);
4189 wait_for(((I915_READ(RSTDBYCTL) & RSX_STATUS_MASK) == RSX_STATUS_ON),
4190 50);
4191
4192 I915_WRITE(PWRCTXA, 0);
4193 POSTING_READ(PWRCTXA);
4194
4195 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
4196 POSTING_READ(RSTDBYCTL);
4197 }
2b4e57bd
ED		 4198}
4199
4200static int ironlake_setup_rc6(struct drm_device *dev)
4201{
4202 struct drm_i915_private *dev_priv = dev->dev_private;
4203
3e373948
DV		 4204 if (dev_priv->ips.renderctx == NULL)
4205 dev_priv->ips.renderctx = intel_alloc_context_page(dev);
4206 if (!dev_priv->ips.renderctx)
2b4e57bd
ED		 4207 return -ENOMEM;
4208
3e373948
DV		 4209 if (dev_priv->ips.pwrctx == NULL)
4210 dev_priv->ips.pwrctx = intel_alloc_context_page(dev);
4211 if (!dev_priv->ips.pwrctx) {
2b4e57bd
ED		 4212 ironlake_teardown_rc6(dev);
4213 return -ENOMEM;
4214 }
4215
4216 return 0;
4217}
4218
930ebb46 4219static void ironlake_enable_rc6(struct drm_device *dev)
2b4e57bd
ED		 4220{
4221 struct drm_i915_private *dev_priv = dev->dev_private;
6d90c952 4222 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
3e960501 4223 bool was_interruptible;
2b4e57bd
ED		 4224 int ret;
4225
4226 /* rc6 disabled by default due to repeated reports of hanging during
4227 * boot and resume.
4228 */
4229 if (!intel_enable_rc6(dev))
4230 return;
4231
79f5b2c7
DV		 4232 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
4233
2b4e57bd 4234 ret = ironlake_setup_rc6(dev);
79f5b2c7 4235 if (ret)
2b4e57bd 4236 return;
2b4e57bd 4237
3e960501
CW		 4238 was_interruptible = dev_priv->mm.interruptible;
4239 dev_priv->mm.interruptible = false;
4240
2b4e57bd
ED		 4241 /*
4242 * GPU can automatically power down the render unit if given a page
4243 * to save state.
4244 */
6d90c952 4245 ret = intel_ring_begin(ring, 6);
2b4e57bd
ED		 4246 if (ret) {
4247 ironlake_teardown_rc6(dev);
3e960501 4248 dev_priv->mm.interruptible = was_interruptible;
2b4e57bd
ED		 4249 return;
4250 }
4251
6d90c952
DV		 4252 intel_ring_emit(ring, MI_SUSPEND_FLUSH | MI_SUSPEND_FLUSH_EN);
4253 intel_ring_emit(ring, MI_SET_CONTEXT);
f343c5f6 4254 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(dev_priv->ips.renderctx) |
6d90c952
DV		 4255 MI_MM_SPACE_GTT |
4256 MI_SAVE_EXT_STATE_EN |
4257 MI_RESTORE_EXT_STATE_EN |
4258 MI_RESTORE_INHIBIT);
4259 intel_ring_emit(ring, MI_SUSPEND_FLUSH);
4260 intel_ring_emit(ring, MI_NOOP);
4261 intel_ring_emit(ring, MI_FLUSH);
4262 intel_ring_advance(ring);
2b4e57bd
ED		 4263
4264 /*
4265 * Wait for the command parser to advance past MI_SET_CONTEXT. The HW
4266 * does an implicit flush, combined with MI_FLUSH above, it should be
4267 * safe to assume that renderctx is valid
4268 */
3e960501
CW		 4269 ret = intel_ring_idle(ring);
4270 dev_priv->mm.interruptible = was_interruptible;
2b4e57bd 4271 if (ret) {
def27a58 4272 DRM_ERROR("failed to enable ironlake power savings\n");
2b4e57bd 4273 ironlake_teardown_rc6(dev);
2b4e57bd
ED		 4274 return;
4275 }
4276
f343c5f6 4277 I915_WRITE(PWRCTXA, i915_gem_obj_ggtt_offset(dev_priv->ips.pwrctx) | PWRCTX_EN);
2b4e57bd 4278 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
dc39fff7
BW		 4279
4280 intel_print_rc6_info(dev, INTEL_RC6_ENABLE);
2b4e57bd
ED		 4281}
4282
dde18883
ED		 4283static unsigned long intel_pxfreq(u32 vidfreq)
4284{
4285 unsigned long freq;
4286 int div = (vidfreq & 0x3f0000) >> 16;
4287 int post = (vidfreq & 0x3000) >> 12;
4288 int pre = (vidfreq & 0x7);
4289
4290 if (!pre)
4291 return 0;
4292
4293 freq = ((div * 133333) / ((1<<post) * pre));
4294
4295 return freq;
4296}
4297
eb48eb00
DV		 4298static const struct cparams {
4299 u16 i;
4300 u16 t;
4301 u16 m;
4302 u16 c;
4303} cparams[] = {
4304 { 1, 1333, 301, 28664 },
4305 { 1, 1066, 294, 24460 },
4306 { 1, 800, 294, 25192 },
4307 { 0, 1333, 276, 27605 },
4308 { 0, 1066, 276, 27605 },
4309 { 0, 800, 231, 23784 },
4310};
4311
f531dcb2 4312static unsigned long __i915_chipset_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 4313{
4314 u64 total_count, diff, ret;
4315 u32 count1, count2, count3, m = 0, c = 0;
4316 unsigned long now = jiffies_to_msecs(jiffies), diff1;
4317 int i;
4318
02d71956
DV		 4319 assert_spin_locked(&mchdev_lock);
4320
20e4d407 4321 diff1 = now - dev_priv->ips.last_time1;
eb48eb00
DV		 4322
4323 /* Prevent division-by-zero if we are asking too fast.
4324 * Also, we don't get interesting results if we are polling
4325 * faster than once in 10ms, so just return the saved value
4326 * in such cases.
4327 */
4328 if (diff1 <= 10)
20e4d407 4329 return dev_priv->ips.chipset_power;
eb48eb00
DV		 4330
4331 count1 = I915_READ(DMIEC);
4332 count2 = I915_READ(DDREC);
4333 count3 = I915_READ(CSIEC);
4334
4335 total_count = count1 + count2 + count3;
4336
4337 /* FIXME: handle per-counter overflow */
20e4d407
DV		 4338 if (total_count < dev_priv->ips.last_count1) {
4339 diff = ~0UL - dev_priv->ips.last_count1;
eb48eb00
DV		 4340 diff += total_count;
4341 } else {
20e4d407 4342 diff = total_count - dev_priv->ips.last_count1;
eb48eb00
DV		 4343 }
4344
4345 for (i = 0; i < ARRAY_SIZE(cparams); i++) {
20e4d407
DV		 4346 if (cparams[i].i == dev_priv->ips.c_m &&
4347 cparams[i].t == dev_priv->ips.r_t) {
eb48eb00
DV		 4348 m = cparams[i].m;
4349 c = cparams[i].c;
4350 break;
4351 }
4352 }
4353
4354 diff = div_u64(diff, diff1);
4355 ret = ((m * diff) + c);
4356 ret = div_u64(ret, 10);
4357
20e4d407
DV		 4358 dev_priv->ips.last_count1 = total_count;
4359 dev_priv->ips.last_time1 = now;
eb48eb00 4360
20e4d407 4361 dev_priv->ips.chipset_power = ret;
eb48eb00
DV		 4362
4363 return ret;
4364}
4365
f531dcb2
CW		 4366unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)
4367{
4368 unsigned long val;
4369
4370 if (dev_priv->info->gen != 5)
4371 return 0;
4372
4373 spin_lock_irq(&mchdev_lock);
4374
4375 val = __i915_chipset_val(dev_priv);
4376
4377 spin_unlock_irq(&mchdev_lock);
4378
4379 return val;
4380}
4381
eb48eb00
DV		 4382unsigned long i915_mch_val(struct drm_i915_private *dev_priv)
4383{
4384 unsigned long m, x, b;
4385 u32 tsfs;
4386
4387 tsfs = I915_READ(TSFS);
4388
4389 m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT);
4390 x = I915_READ8(TR1);
4391
4392 b = tsfs & TSFS_INTR_MASK;
4393
4394 return ((m * x) / 127) - b;
4395}
4396
4397static u16 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)
4398{
4399 static const struct v_table {
4400 u16 vd; /* in .1 mil */
4401 u16 vm; /* in .1 mil */
4402 } v_table[] = {
4403 { 0, 0, },
4404 { 375, 0, },
4405 { 500, 0, },
4406 { 625, 0, },
4407 { 750, 0, },
4408 { 875, 0, },
4409 { 1000, 0, },
4410 { 1125, 0, },
4411 { 4125, 3000, },
4412 { 4125, 3000, },
4413 { 4125, 3000, },
4414 { 4125, 3000, },
4415 { 4125, 3000, },
4416 { 4125, 3000, },
4417 { 4125, 3000, },
4418 { 4125, 3000, },
4419 { 4125, 3000, },
4420 { 4125, 3000, },
4421 { 4125, 3000, },
4422 { 4125, 3000, },
4423 { 4125, 3000, },
4424 { 4125, 3000, },
4425 { 4125, 3000, },
4426 { 4125, 3000, },
4427 { 4125, 3000, },
4428 { 4125, 3000, },
4429 { 4125, 3000, },
4430 { 4125, 3000, },
4431 { 4125, 3000, },
4432 { 4125, 3000, },
4433 { 4125, 3000, },
4434 { 4125, 3000, },
4435 { 4250, 3125, },
4436 { 4375, 3250, },
4437 { 4500, 3375, },
4438 { 4625, 3500, },
4439 { 4750, 3625, },
4440 { 4875, 3750, },
4441 { 5000, 3875, },
4442 { 5125, 4000, },
4443 { 5250, 4125, },
4444 { 5375, 4250, },
4445 { 5500, 4375, },
4446 { 5625, 4500, },
4447 { 5750, 4625, },
4448 { 5875, 4750, },
4449 { 6000, 4875, },
4450 { 6125, 5000, },
4451 { 6250, 5125, },
4452 { 6375, 5250, },
4453 { 6500, 5375, },
4454 { 6625, 5500, },
4455 { 6750, 5625, },
4456 { 6875, 5750, },
4457 { 7000, 5875, },
4458 { 7125, 6000, },
4459 { 7250, 6125, },
4460 { 7375, 6250, },
4461 { 7500, 6375, },
4462 { 7625, 6500, },
4463 { 7750, 6625, },
4464 { 7875, 6750, },
4465 { 8000, 6875, },
4466 { 8125, 7000, },
4467 { 8250, 7125, },
4468 { 8375, 7250, },
4469 { 8500, 7375, },
4470 { 8625, 7500, },
4471 { 8750, 7625, },
4472 { 8875, 7750, },
4473 { 9000, 7875, },
4474 { 9125, 8000, },
4475 { 9250, 8125, },
4476 { 9375, 8250, },
4477 { 9500, 8375, },
4478 { 9625, 8500, },
4479 { 9750, 8625, },
4480 { 9875, 8750, },
4481 { 10000, 8875, },
4482 { 10125, 9000, },
4483 { 10250, 9125, },
4484 { 10375, 9250, },
4485 { 10500, 9375, },
4486 { 10625, 9500, },
4487 { 10750, 9625, },
4488 { 10875, 9750, },
4489 { 11000, 9875, },
4490 { 11125, 10000, },
4491 { 11250, 10125, },
4492 { 11375, 10250, },
4493 { 11500, 10375, },
4494 { 11625, 10500, },
4495 { 11750, 10625, },
4496 { 11875, 10750, },
4497 { 12000, 10875, },
4498 { 12125, 11000, },
4499 { 12250, 11125, },
4500 { 12375, 11250, },
4501 { 12500, 11375, },
4502 { 12625, 11500, },
4503 { 12750, 11625, },
4504 { 12875, 11750, },
4505 { 13000, 11875, },
4506 { 13125, 12000, },
4507 { 13250, 12125, },
4508 { 13375, 12250, },
4509 { 13500, 12375, },
4510 { 13625, 12500, },
4511 { 13750, 12625, },
4512 { 13875, 12750, },
4513 { 14000, 12875, },
4514 { 14125, 13000, },
4515 { 14250, 13125, },
4516 { 14375, 13250, },
4517 { 14500, 13375, },
4518 { 14625, 13500, },
4519 { 14750, 13625, },
4520 { 14875, 13750, },
4521 { 15000, 13875, },
4522 { 15125, 14000, },
4523 { 15250, 14125, },
4524 { 15375, 14250, },
4525 { 15500, 14375, },
4526 { 15625, 14500, },
4527 { 15750, 14625, },
4528 { 15875, 14750, },
4529 { 16000, 14875, },
4530 { 16125, 15000, },
4531 };
4532 if (dev_priv->info->is_mobile)
4533 return v_table[pxvid].vm;
4534 else
4535 return v_table[pxvid].vd;
4536}
4537
02d71956 4538static void __i915_update_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 4539{
4540 struct timespec now, diff1;
4541 u64 diff;
4542 unsigned long diffms;
4543 u32 count;
4544
02d71956 4545 assert_spin_locked(&mchdev_lock);
eb48eb00
DV		 4546
4547 getrawmonotonic(&now);
20e4d407 4548 diff1 = timespec_sub(now, dev_priv->ips.last_time2);
eb48eb00
DV		 4549
4550 /* Don't divide by 0 */
4551 diffms = diff1.tv_sec * 1000 + diff1.tv_nsec / 1000000;
4552 if (!diffms)
4553 return;
4554
4555 count = I915_READ(GFXEC);
4556
20e4d407
DV		 4557 if (count < dev_priv->ips.last_count2) {
4558 diff = ~0UL - dev_priv->ips.last_count2;
eb48eb00
DV		 4559 diff += count;
4560 } else {
20e4d407 4561 diff = count - dev_priv->ips.last_count2;
eb48eb00
DV		 4562 }
4563
20e4d407
DV		 4564 dev_priv->ips.last_count2 = count;
4565 dev_priv->ips.last_time2 = now;
eb48eb00
DV		 4566
4567 /* More magic constants... */
4568 diff = diff * 1181;
4569 diff = div_u64(diff, diffms * 10);
20e4d407 4570 dev_priv->ips.gfx_power = diff;
eb48eb00
DV		 4571}
4572
02d71956
DV		 4573void i915_update_gfx_val(struct drm_i915_private *dev_priv)
4574{
4575 if (dev_priv->info->gen != 5)
4576 return;
4577
9270388e 4578 spin_lock_irq(&mchdev_lock);
02d71956
DV		 4579
4580 __i915_update_gfx_val(dev_priv);
4581
9270388e 4582 spin_unlock_irq(&mchdev_lock);
02d71956
DV		 4583}
4584
f531dcb2 4585static unsigned long __i915_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 4586{
4587 unsigned long t, corr, state1, corr2, state2;
4588 u32 pxvid, ext_v;
4589
02d71956
DV		 4590 assert_spin_locked(&mchdev_lock);
4591
c6a828d3 4592 pxvid = I915_READ(PXVFREQ_BASE + (dev_priv->rps.cur_delay * 4));
eb48eb00
DV		 4593 pxvid = (pxvid >> 24) & 0x7f;
4594 ext_v = pvid_to_extvid(dev_priv, pxvid);
4595
4596 state1 = ext_v;
4597
4598 t = i915_mch_val(dev_priv);
4599
4600 /* Revel in the empirically derived constants */
4601
4602 /* Correction factor in 1/100000 units */
4603 if (t > 80)
4604 corr = ((t * 2349) + 135940);
4605 else if (t >= 50)
4606 corr = ((t * 964) + 29317);
4607 else /* < 50 */
4608 corr = ((t * 301) + 1004);
4609
4610 corr = corr * ((150142 * state1) / 10000 - 78642);
4611 corr /= 100000;
20e4d407 4612 corr2 = (corr * dev_priv->ips.corr);
eb48eb00
DV		 4613
4614 state2 = (corr2 * state1) / 10000;
4615 state2 /= 100; /* convert to mW */
4616
02d71956 4617 __i915_update_gfx_val(dev_priv);
eb48eb00 4618
20e4d407 4619 return dev_priv->ips.gfx_power + state2;
eb48eb00
DV		 4620}
4621
f531dcb2
CW		 4622unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)
4623{
4624 unsigned long val;
4625
4626 if (dev_priv->info->gen != 5)
4627 return 0;
4628
4629 spin_lock_irq(&mchdev_lock);
4630
4631 val = __i915_gfx_val(dev_priv);
4632
4633 spin_unlock_irq(&mchdev_lock);
4634
4635 return val;
4636}
4637
eb48eb00
DV		 4638/**
4639 * i915_read_mch_val - return value for IPS use
4640 *
4641 * Calculate and return a value for the IPS driver to use when deciding whether
4642 * we have thermal and power headroom to increase CPU or GPU power budget.
4643 */
4644unsigned long i915_read_mch_val(void)
4645{
4646 struct drm_i915_private *dev_priv;
4647 unsigned long chipset_val, graphics_val, ret = 0;
4648
9270388e 4649 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 4650 if (!i915_mch_dev)
4651 goto out_unlock;
4652 dev_priv = i915_mch_dev;
4653
f531dcb2
CW		 4654 chipset_val = __i915_chipset_val(dev_priv);
4655 graphics_val = __i915_gfx_val(dev_priv);
eb48eb00
DV		 4656
4657 ret = chipset_val + graphics_val;
4658
4659out_unlock:
9270388e 4660 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4661
4662 return ret;
4663}
4664EXPORT_SYMBOL_GPL(i915_read_mch_val);
4665
4666/**
4667 * i915_gpu_raise - raise GPU frequency limit
4668 *
4669 * Raise the limit; IPS indicates we have thermal headroom.
4670 */
4671bool i915_gpu_raise(void)
4672{
4673 struct drm_i915_private *dev_priv;
4674 bool ret = true;
4675
9270388e 4676 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 4677 if (!i915_mch_dev) {
4678 ret = false;
4679 goto out_unlock;
4680 }
4681 dev_priv = i915_mch_dev;
4682
20e4d407
DV		 4683 if (dev_priv->ips.max_delay > dev_priv->ips.fmax)
4684 dev_priv->ips.max_delay--;
eb48eb00
DV		 4685
4686out_unlock:
9270388e 4687 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4688
4689 return ret;
4690}
4691EXPORT_SYMBOL_GPL(i915_gpu_raise);
4692
4693/**
4694 * i915_gpu_lower - lower GPU frequency limit
4695 *
4696 * IPS indicates we're close to a thermal limit, so throttle back the GPU
4697 * frequency maximum.
4698 */
4699bool i915_gpu_lower(void)
4700{
4701 struct drm_i915_private *dev_priv;
4702 bool ret = true;
4703
9270388e 4704 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 4705 if (!i915_mch_dev) {
4706 ret = false;
4707 goto out_unlock;
4708 }
4709 dev_priv = i915_mch_dev;
4710
20e4d407
DV		 4711 if (dev_priv->ips.max_delay < dev_priv->ips.min_delay)
4712 dev_priv->ips.max_delay++;
eb48eb00
DV		 4713
4714out_unlock:
9270388e 4715 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4716
4717 return ret;
4718}
4719EXPORT_SYMBOL_GPL(i915_gpu_lower);
4720
4721/**
4722 * i915_gpu_busy - indicate GPU business to IPS
4723 *
4724 * Tell the IPS driver whether or not the GPU is busy.
4725 */
4726bool i915_gpu_busy(void)
4727{
4728 struct drm_i915_private *dev_priv;
f047e395 4729 struct intel_ring_buffer *ring;
eb48eb00 4730 bool ret = false;
f047e395 4731 int i;
eb48eb00 4732
9270388e 4733 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 4734 if (!i915_mch_dev)
4735 goto out_unlock;
4736 dev_priv = i915_mch_dev;
4737
f047e395
CW		 4738 for_each_ring(ring, dev_priv, i)
4739 ret |= !list_empty(&ring->request_list);
eb48eb00
DV		 4740
4741out_unlock:
9270388e 4742 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4743
4744 return ret;
4745}
4746EXPORT_SYMBOL_GPL(i915_gpu_busy);
4747
4748/**
4749 * i915_gpu_turbo_disable - disable graphics turbo
4750 *
4751 * Disable graphics turbo by resetting the max frequency and setting the
4752 * current frequency to the default.
4753 */
4754bool i915_gpu_turbo_disable(void)
4755{
4756 struct drm_i915_private *dev_priv;
4757 bool ret = true;
4758
9270388e 4759 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 4760 if (!i915_mch_dev) {
4761 ret = false;
4762 goto out_unlock;
4763 }
4764 dev_priv = i915_mch_dev;
4765
20e4d407 4766 dev_priv->ips.max_delay = dev_priv->ips.fstart;
eb48eb00 4767
20e4d407 4768 if (!ironlake_set_drps(dev_priv->dev, dev_priv->ips.fstart))
eb48eb00
DV		 4769 ret = false;
4770
4771out_unlock:
9270388e 4772 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4773
4774 return ret;
4775}
4776EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
4777
4778/**
4779 * Tells the intel_ips driver that the i915 driver is now loaded, if
4780 * IPS got loaded first.
4781 *
4782 * This awkward dance is so that neither module has to depend on the
4783 * other in order for IPS to do the appropriate communication of
4784 * GPU turbo limits to i915.
4785 */
4786static void
4787ips_ping_for_i915_load(void)
4788{
4789 void (*link)(void);
4790
4791 link = symbol_get(ips_link_to_i915_driver);
4792 if (link) {
4793 link();
4794 symbol_put(ips_link_to_i915_driver);
4795 }
4796}
4797
4798void intel_gpu_ips_init(struct drm_i915_private *dev_priv)
4799{
02d71956
DV		 4800 /* We only register the i915 ips part with intel-ips once everything is
4801 * set up, to avoid intel-ips sneaking in and reading bogus values. */
9270388e 4802 spin_lock_irq(&mchdev_lock);
eb48eb00 4803 i915_mch_dev = dev_priv;
9270388e 4804 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 4805
4806 ips_ping_for_i915_load();
4807}
4808
4809void intel_gpu_ips_teardown(void)
4810{
9270388e 4811 spin_lock_irq(&mchdev_lock);
eb48eb00 4812 i915_mch_dev = NULL;
9270388e 4813 spin_unlock_irq(&mchdev_lock);
eb48eb00 4814}
8090c6b9 4815static void intel_init_emon(struct drm_device *dev)
dde18883
ED		 4816{
4817 struct drm_i915_private *dev_priv = dev->dev_private;
4818 u32 lcfuse;
4819 u8 pxw[16];
4820 int i;
4821
4822 /* Disable to program */
4823 I915_WRITE(ECR, 0);
4824 POSTING_READ(ECR);
4825
4826 /* Program energy weights for various events */
4827 I915_WRITE(SDEW, 0x15040d00);
4828 I915_WRITE(CSIEW0, 0x007f0000);
4829 I915_WRITE(CSIEW1, 0x1e220004);
4830 I915_WRITE(CSIEW2, 0x04000004);
4831
4832 for (i = 0; i < 5; i++)
4833 I915_WRITE(PEW + (i * 4), 0);
4834 for (i = 0; i < 3; i++)
4835 I915_WRITE(DEW + (i * 4), 0);
4836
4837 /* Program P-state weights to account for frequency power adjustment */
4838 for (i = 0; i < 16; i++) {
4839 u32 pxvidfreq = I915_READ(PXVFREQ_BASE + (i * 4));
4840 unsigned long freq = intel_pxfreq(pxvidfreq);
4841 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
4842 PXVFREQ_PX_SHIFT;
4843 unsigned long val;
4844
4845 val = vid * vid;
4846 val *= (freq / 1000);
4847 val *= 255;
4848 val /= (127*127*900);
4849 if (val > 0xff)
4850 DRM_ERROR("bad pxval: %ld\n", val);
4851 pxw[i] = val;
4852 }
4853 /* Render standby states get 0 weight */
4854 pxw[14] = 0;
4855 pxw[15] = 0;
4856
4857 for (i = 0; i < 4; i++) {
4858 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
4859 (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
4860 I915_WRITE(PXW + (i * 4), val);
4861 }
4862
4863 /* Adjust magic regs to magic values (more experimental results) */
4864 I915_WRITE(OGW0, 0);
4865 I915_WRITE(OGW1, 0);
4866 I915_WRITE(EG0, 0x00007f00);
4867 I915_WRITE(EG1, 0x0000000e);
4868 I915_WRITE(EG2, 0x000e0000);
4869 I915_WRITE(EG3, 0x68000300);
4870 I915_WRITE(EG4, 0x42000000);
4871 I915_WRITE(EG5, 0x00140031);
4872 I915_WRITE(EG6, 0);
4873 I915_WRITE(EG7, 0);
4874
4875 for (i = 0; i < 8; i++)
4876 I915_WRITE(PXWL + (i * 4), 0);
4877
4878 /* Enable PMON + select events */
4879 I915_WRITE(ECR, 0x80000019);
4880
4881 lcfuse = I915_READ(LCFUSE02);
4882
20e4d407 4883 dev_priv->ips.corr = (lcfuse & LCFUSE_HIV_MASK);
dde18883
ED		 4884}
4885
8090c6b9
DV		 4886void intel_disable_gt_powersave(struct drm_device *dev)
4887{
1a01ab3b
JB		 4888 struct drm_i915_private *dev_priv = dev->dev_private;
4889
fd0c0642
DV		 4890 /* Interrupts should be disabled already to avoid re-arming. */
4891 WARN_ON(dev->irq_enabled);
4892
930ebb46 4893 if (IS_IRONLAKE_M(dev)) {
8090c6b9 4894 ironlake_disable_drps(dev);
930ebb46 4895 ironlake_disable_rc6(dev);
0a073b84 4896 } else if (INTEL_INFO(dev)->gen >= 6) {
1a01ab3b 4897 cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work);
250848ca 4898 cancel_work_sync(&dev_priv->rps.work);
4fc688ce 4899 mutex_lock(&dev_priv->rps.hw_lock);
d20d4f0c
JB		 4900 if (IS_VALLEYVIEW(dev))
4901 valleyview_disable_rps(dev);
4902 else
4903 gen6_disable_rps(dev);
c0951f0c 4904 dev_priv->rps.enabled = false;
4fc688ce 4905 mutex_unlock(&dev_priv->rps.hw_lock);
930ebb46 4906 }
8090c6b9
DV		 4907}
4908
1a01ab3b
JB		 4909static void intel_gen6_powersave_work(struct work_struct *work)
4910{
4911 struct drm_i915_private *dev_priv =
4912 container_of(work, struct drm_i915_private,
4913 rps.delayed_resume_work.work);
4914 struct drm_device *dev = dev_priv->dev;
4915
4fc688ce 4916 mutex_lock(&dev_priv->rps.hw_lock);
0a073b84
JB		 4917
4918 if (IS_VALLEYVIEW(dev)) {
4919 valleyview_enable_rps(dev);
6edee7f3
BW		 4920 } else if (IS_BROADWELL(dev)) {
4921 gen8_enable_rps(dev);
4922 gen6_update_ring_freq(dev);
0a073b84
JB		 4923 } else {
4924 gen6_enable_rps(dev);
4925 gen6_update_ring_freq(dev);
4926 }
c0951f0c 4927 dev_priv->rps.enabled = true;
4fc688ce 4928 mutex_unlock(&dev_priv->rps.hw_lock);
1a01ab3b
JB		 4929}
4930
8090c6b9
DV		 4931void intel_enable_gt_powersave(struct drm_device *dev)
4932{
1a01ab3b
JB		 4933 struct drm_i915_private *dev_priv = dev->dev_private;
4934
8090c6b9
DV		 4935 if (IS_IRONLAKE_M(dev)) {
4936 ironlake_enable_drps(dev);
4937 ironlake_enable_rc6(dev);
4938 intel_init_emon(dev);
0a073b84 4939 } else if (IS_GEN6(dev) || IS_GEN7(dev)) {
1a01ab3b
JB		 4940 /*
4941 * PCU communication is slow and this doesn't need to be
4942 * done at any specific time, so do this out of our fast path
4943 * to make resume and init faster.
4944 */
4945 schedule_delayed_work(&dev_priv->rps.delayed_resume_work,
4946 round_jiffies_up_relative(HZ));
8090c6b9
DV		 4947 }
4948}
4949
3107bd48
DV		 4950static void ibx_init_clock_gating(struct drm_device *dev)
4951{
4952 struct drm_i915_private *dev_priv = dev->dev_private;
4953
4954 /*
4955 * On Ibex Peak and Cougar Point, we need to disable clock
4956 * gating for the panel power sequencer or it will fail to
4957 * start up when no ports are active.
4958 */
4959 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
4960}
4961
0e088b8f
VS		 4962static void g4x_disable_trickle_feed(struct drm_device *dev)
4963{
4964 struct drm_i915_private *dev_priv = dev->dev_private;
4965 int pipe;
4966
4967 for_each_pipe(pipe) {
4968 I915_WRITE(DSPCNTR(pipe),
4969 I915_READ(DSPCNTR(pipe)) |
4970 DISPPLANE_TRICKLE_FEED_DISABLE);
1dba99f4 4971 intel_flush_primary_plane(dev_priv, pipe);
0e088b8f
VS		 4972 }
4973}
4974
1fa61106 4975static void ironlake_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 4976{
4977 struct drm_i915_private *dev_priv = dev->dev_private;
231e54f6 4978 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 4979
f1e8fa56
DL		 4980 /*
4981 * Required for FBC
4982 * WaFbcDisableDpfcClockGating:ilk
4983 */
4d47e4f5
DL		 4984 dspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |
4985 ILK_DPFCUNIT_CLOCK_GATE_DISABLE |
4986 ILK_DPFDUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 4987
4988 I915_WRITE(PCH_3DCGDIS0,
4989 MARIUNIT_CLOCK_GATE_DISABLE |
4990 SVSMUNIT_CLOCK_GATE_DISABLE);
4991 I915_WRITE(PCH_3DCGDIS1,
4992 VFMUNIT_CLOCK_GATE_DISABLE);
4993
6f1d69b0
ED		 4994 /*
4995 * According to the spec the following bits should be set in
4996 * order to enable memory self-refresh
4997 * The bit 22/21 of 0x42004
4998 * The bit 5 of 0x42020
4999 * The bit 15 of 0x45000
5000 */
5001 I915_WRITE(ILK_DISPLAY_CHICKEN2,
5002 (I915_READ(ILK_DISPLAY_CHICKEN2) |
5003 ILK_DPARB_GATE | ILK_VSDPFD_FULL));
4d47e4f5 5004 dspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 5005 I915_WRITE(DISP_ARB_CTL,
5006 (I915_READ(DISP_ARB_CTL) |
5007 DISP_FBC_WM_DIS));
5008 I915_WRITE(WM3_LP_ILK, 0);
5009 I915_WRITE(WM2_LP_ILK, 0);
5010 I915_WRITE(WM1_LP_ILK, 0);
5011
5012 /*
5013 * Based on the document from hardware guys the following bits
5014 * should be set unconditionally in order to enable FBC.
5015 * The bit 22 of 0x42000
5016 * The bit 22 of 0x42004
5017 * The bit 7,8,9 of 0x42020.
5018 */
5019 if (IS_IRONLAKE_M(dev)) {
4bb35334 5020 /* WaFbcAsynchFlipDisableFbcQueue:ilk */
6f1d69b0
ED		 5021 I915_WRITE(ILK_DISPLAY_CHICKEN1,
5022 I915_READ(ILK_DISPLAY_CHICKEN1) |
5023 ILK_FBCQ_DIS);
5024 I915_WRITE(ILK_DISPLAY_CHICKEN2,
5025 I915_READ(ILK_DISPLAY_CHICKEN2) |
5026 ILK_DPARB_GATE);
6f1d69b0
ED		 5027 }
5028
4d47e4f5
DL		 5029 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
5030
6f1d69b0
ED		 5031 I915_WRITE(ILK_DISPLAY_CHICKEN2,
5032 I915_READ(ILK_DISPLAY_CHICKEN2) |
5033 ILK_ELPIN_409_SELECT);
5034 I915_WRITE(_3D_CHICKEN2,
5035 _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
5036 _3D_CHICKEN2_WM_READ_PIPELINED);
4358a374 5037
ecdb4eb7 5038 /* WaDisableRenderCachePipelinedFlush:ilk */
4358a374
DV		 5039 I915_WRITE(CACHE_MODE_0,
5040 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
3107bd48 5041
0e088b8f 5042 g4x_disable_trickle_feed(dev);
bdad2b2f 5043
3107bd48
DV		 5044 ibx_init_clock_gating(dev);
5045}
5046
5047static void cpt_init_clock_gating(struct drm_device *dev)
5048{
5049 struct drm_i915_private *dev_priv = dev->dev_private;
5050 int pipe;
3f704fa2 5051 uint32_t val;
3107bd48
DV		 5052
5053 /*
5054 * On Ibex Peak and Cougar Point, we need to disable clock
5055 * gating for the panel power sequencer or it will fail to
5056 * start up when no ports are active.
5057 */
cd664078
JB		 5058 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |
5059 PCH_DPLUNIT_CLOCK_GATE_DISABLE |
5060 PCH_CPUNIT_CLOCK_GATE_DISABLE);
3107bd48
DV		 5061 I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
5062 DPLS_EDP_PPS_FIX_DIS);
335c07b7
TI		 5063 /* The below fixes the weird display corruption, a few pixels shifted
5064 * downward, on (only) LVDS of some HP laptops with IVY.
5065 */
3f704fa2 5066 for_each_pipe(pipe) {
dc4bd2d1
PZ		 5067 val = I915_READ(TRANS_CHICKEN2(pipe));
5068 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
5069 val &= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
41aa3448 5070 if (dev_priv->vbt.fdi_rx_polarity_inverted)
3f704fa2 5071 val |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
dc4bd2d1
PZ		 5072 val &= ~TRANS_CHICKEN2_FRAME_START_DELAY_MASK;
5073 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;
5074 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;
3f704fa2
PZ		 5075 I915_WRITE(TRANS_CHICKEN2(pipe), val);
5076 }
3107bd48
DV		 5077 /* WADP0ClockGatingDisable */
5078 for_each_pipe(pipe) {
5079 I915_WRITE(TRANS_CHICKEN1(pipe),
5080 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
5081 }
6f1d69b0
ED		 5082}
5083
1d7aaa0c
DV		 5084static void gen6_check_mch_setup(struct drm_device *dev)
5085{
5086 struct drm_i915_private *dev_priv = dev->dev_private;
5087 uint32_t tmp;
5088
5089 tmp = I915_READ(MCH_SSKPD);
5090 if ((tmp & MCH_SSKPD_WM0_MASK) != MCH_SSKPD_WM0_VAL) {
5091 DRM_INFO("Wrong MCH_SSKPD value: 0x%08x\n", tmp);
5092 DRM_INFO("This can cause pipe underruns and display issues.\n");
5093 DRM_INFO("Please upgrade your BIOS to fix this.\n");
5094 }
5095}
5096
1fa61106 5097static void gen6_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5098{
5099 struct drm_i915_private *dev_priv = dev->dev_private;
231e54f6 5100 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 5101
231e54f6 5102 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6f1d69b0
ED		 5103
5104 I915_WRITE(ILK_DISPLAY_CHICKEN2,
5105 I915_READ(ILK_DISPLAY_CHICKEN2) |
5106 ILK_ELPIN_409_SELECT);
5107
ecdb4eb7 5108 /* WaDisableHiZPlanesWhenMSAAEnabled:snb */
4283908e
DV		 5109 I915_WRITE(_3D_CHICKEN,
5110 _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB));
5111
ecdb4eb7 5112 /* WaSetupGtModeTdRowDispatch:snb */
6547fbdb
DV		 5113 if (IS_SNB_GT1(dev))
5114 I915_WRITE(GEN6_GT_MODE,
5115 _MASKED_BIT_ENABLE(GEN6_TD_FOUR_ROW_DISPATCH_DISABLE));
5116
6f1d69b0
ED		 5117 I915_WRITE(WM3_LP_ILK, 0);
5118 I915_WRITE(WM2_LP_ILK, 0);
5119 I915_WRITE(WM1_LP_ILK, 0);
5120
6f1d69b0 5121 I915_WRITE(CACHE_MODE_0,
50743298 5122 _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
6f1d69b0
ED		 5123
5124 I915_WRITE(GEN6_UCGCTL1,
5125 I915_READ(GEN6_UCGCTL1) |
5126 GEN6_BLBUNIT_CLOCK_GATE_DISABLE |
5127 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
5128
5129 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
5130 * gating disable must be set. Failure to set it results in
5131 * flickering pixels due to Z write ordering failures after
5132 * some amount of runtime in the Mesa "fire" demo, and Unigine
5133 * Sanctuary and Tropics, and apparently anything else with
5134 * alpha test or pixel discard.
5135 *
5136 * According to the spec, bit 11 (RCCUNIT) must also be set,
5137 * but we didn't debug actual testcases to find it out.
0f846f81 5138 *
ecdb4eb7
DL		 5139 * Also apply WaDisableVDSUnitClockGating:snb and
5140 * WaDisableRCPBUnitClockGating:snb.
6f1d69b0
ED		 5141 */
5142 I915_WRITE(GEN6_UCGCTL2,
0f846f81 5143 GEN7_VDSUNIT_CLOCK_GATE_DISABLE |
6f1d69b0
ED		 5144 GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
5145 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
5146
5147 /* Bspec says we need to always set all mask bits. */
26b6e44a
KG		 5148 I915_WRITE(_3D_CHICKEN3, (0xFFFF << 16) |
5149 _3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL);
6f1d69b0
ED		 5150
5151 /*
5152 * According to the spec the following bits should be
5153 * set in order to enable memory self-refresh and fbc:
5154 * The bit21 and bit22 of 0x42000
5155 * The bit21 and bit22 of 0x42004
5156 * The bit5 and bit7 of 0x42020
5157 * The bit14 of 0x70180
5158 * The bit14 of 0x71180
4bb35334
DL		 5159 *
5160 * WaFbcAsynchFlipDisableFbcQueue:snb
6f1d69b0
ED		 5161 */
5162 I915_WRITE(ILK_DISPLAY_CHICKEN1,
5163 I915_READ(ILK_DISPLAY_CHICKEN1) |
5164 ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
5165 I915_WRITE(ILK_DISPLAY_CHICKEN2,
5166 I915_READ(ILK_DISPLAY_CHICKEN2) |
5167 ILK_DPARB_GATE | ILK_VSDPFD_FULL);
231e54f6
DL		 5168 I915_WRITE(ILK_DSPCLK_GATE_D,
5169 I915_READ(ILK_DSPCLK_GATE_D) |
5170 ILK_DPARBUNIT_CLOCK_GATE_ENABLE |
5171 ILK_DPFDUNIT_CLOCK_GATE_ENABLE);
6f1d69b0 5172
0e088b8f 5173 g4x_disable_trickle_feed(dev);
f8f2ac9a
BW		 5174
5175 /* The default value should be 0x200 according to docs, but the two
5176 * platforms I checked have a 0 for this. (Maybe BIOS overrides?) */
5177 I915_WRITE(GEN6_GT_MODE, _MASKED_BIT_DISABLE(0xffff));
5178 I915_WRITE(GEN6_GT_MODE, _MASKED_BIT_ENABLE(GEN6_GT_MODE_HI));
3107bd48
DV		 5179
5180 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 5181
5182 gen6_check_mch_setup(dev);
6f1d69b0
ED		 5183}
5184
5185static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
5186{
5187 uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);
5188
5189 reg &= ~GEN7_FF_SCHED_MASK;
5190 reg |= GEN7_FF_TS_SCHED_HW;
5191 reg |= GEN7_FF_VS_SCHED_HW;
5192 reg |= GEN7_FF_DS_SCHED_HW;
5193
41c0b3a8
BW		 5194 if (IS_HASWELL(dev_priv->dev))
5195 reg &= ~GEN7_FF_VS_REF_CNT_FFME;
5196
6f1d69b0
ED		 5197 I915_WRITE(GEN7_FF_THREAD_MODE, reg);
5198}
5199
17a303ec
PZ		 5200static void lpt_init_clock_gating(struct drm_device *dev)
5201{
5202 struct drm_i915_private *dev_priv = dev->dev_private;
5203
5204 /*
5205 * TODO: this bit should only be enabled when really needed, then
5206 * disabled when not needed anymore in order to save power.
5207 */
5208 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE)
5209 I915_WRITE(SOUTH_DSPCLK_GATE_D,
5210 I915_READ(SOUTH_DSPCLK_GATE_D) |
5211 PCH_LP_PARTITION_LEVEL_DISABLE);
0a790cdb
PZ		 5212
5213 /* WADPOClockGatingDisable:hsw */
5214 I915_WRITE(_TRANSA_CHICKEN1,
5215 I915_READ(_TRANSA_CHICKEN1) |
5216 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
17a303ec
PZ		 5217}
5218
7d708ee4
ID		 5219static void lpt_suspend_hw(struct drm_device *dev)
5220{
5221 struct drm_i915_private *dev_priv = dev->dev_private;
5222
5223 if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
5224 uint32_t val = I915_READ(SOUTH_DSPCLK_GATE_D);
5225
5226 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
5227 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
5228 }
5229}
5230
1020a5c2
BW		 5231static void gen8_init_clock_gating(struct drm_device *dev)
5232{
5233 struct drm_i915_private *dev_priv = dev->dev_private;
fe4ab3ce 5234 enum pipe i;
1020a5c2
BW		 5235
5236 I915_WRITE(WM3_LP_ILK, 0);
5237 I915_WRITE(WM2_LP_ILK, 0);
5238 I915_WRITE(WM1_LP_ILK, 0);
50ed5fbd
BW		 5239
5240 /* FIXME(BDW): Check all the w/a, some might only apply to
5241 * pre-production hw. */
5242
fd392b60
BW		 5243 WARN(!i915_preliminary_hw_support,
5244 "GEN8_CENTROID_PIXEL_OPT_DIS not be needed for production\n");
5245 I915_WRITE(HALF_SLICE_CHICKEN3,
5246 _MASKED_BIT_ENABLE(GEN8_CENTROID_PIXEL_OPT_DIS));
bf66347c
BW		 5247 I915_WRITE(HALF_SLICE_CHICKEN3,
5248 _MASKED_BIT_ENABLE(GEN8_SAMPLER_POWER_BYPASS_DIS));
4afe8d33
BW		 5249 I915_WRITE(GAMTARBMODE, _MASKED_BIT_ENABLE(ARB_MODE_BWGTLB_DISABLE));
5250
7f88da0c
BW		 5251 I915_WRITE(_3D_CHICKEN3,
5252 _3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH(2));
5253
a75f3628
BW		 5254 I915_WRITE(COMMON_SLICE_CHICKEN2,
5255 _MASKED_BIT_ENABLE(GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE));
5256
4c2e7a5f
BW		 5257 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
5258 _MASKED_BIT_ENABLE(GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE));
5259
50ed5fbd
BW		 5260 /* WaSwitchSolVfFArbitrationPriority */
5261 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
fe4ab3ce
BW		 5262
5263 /* WaPsrDPAMaskVBlankInSRD */
5264 I915_WRITE(CHICKEN_PAR1_1,
5265 I915_READ(CHICKEN_PAR1_1) | DPA_MASK_VBLANK_SRD);
5266
5267 /* WaPsrDPRSUnmaskVBlankInSRD */
5268 for_each_pipe(i) {
5269 I915_WRITE(CHICKEN_PIPESL_1(i),
5270 I915_READ(CHICKEN_PIPESL_1(i) |
5271 DPRS_MASK_VBLANK_SRD));
5272 }
1020a5c2
BW		 5273}
5274
cad2a2d7
ED		 5275static void haswell_init_clock_gating(struct drm_device *dev)
5276{
5277 struct drm_i915_private *dev_priv = dev->dev_private;
cad2a2d7
ED		 5278
5279 I915_WRITE(WM3_LP_ILK, 0);
5280 I915_WRITE(WM2_LP_ILK, 0);
5281 I915_WRITE(WM1_LP_ILK, 0);
5282
5283 /* According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 5284 * This implements the WaDisableRCZUnitClockGating:hsw workaround.
cad2a2d7
ED		 5285 */
5286 I915_WRITE(GEN6_UCGCTL2, GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
5287
ecdb4eb7 5288 /* Apply the WaDisableRHWOOptimizationForRenderHang:hsw workaround. */
cad2a2d7
ED		 5289 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
5290 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
5291
ecdb4eb7 5292 /* WaApplyL3ControlAndL3ChickenMode:hsw */
cad2a2d7
ED		 5293 I915_WRITE(GEN7_L3CNTLREG1,
5294 GEN7_WA_FOR_GEN7_L3_CONTROL);
5295 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
5296 GEN7_WA_L3_CHICKEN_MODE);
5297
f3fc4884
FJ		 5298 /* L3 caching of data atomics doesn't work -- disable it. */
5299 I915_WRITE(HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
5300 I915_WRITE(HSW_ROW_CHICKEN3,
5301 _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE));
5302
ecdb4eb7 5303 /* This is required by WaCatErrorRejectionIssue:hsw */
cad2a2d7
ED		 5304 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
5305 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
5306 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
5307
ecdb4eb7 5308 /* WaVSRefCountFullforceMissDisable:hsw */
cad2a2d7
ED		 5309 gen7_setup_fixed_func_scheduler(dev_priv);
5310
ecdb4eb7 5311 /* WaDisable4x2SubspanOptimization:hsw */
cad2a2d7
ED		 5312 I915_WRITE(CACHE_MODE_1,
5313 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
1544d9d5 5314
ecdb4eb7 5315 /* WaSwitchSolVfFArbitrationPriority:hsw */
e3dff585
BW		 5316 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
5317
90a88643
PZ		 5318 /* WaRsPkgCStateDisplayPMReq:hsw */
5319 I915_WRITE(CHICKEN_PAR1_1,
5320 I915_READ(CHICKEN_PAR1_1) | FORCE_ARB_IDLE_PLANES);
1544d9d5 5321
17a303ec 5322 lpt_init_clock_gating(dev);
cad2a2d7
ED		 5323}
5324
1fa61106 5325static void ivybridge_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5326{
5327 struct drm_i915_private *dev_priv = dev->dev_private;
20848223 5328 uint32_t snpcr;
6f1d69b0 5329
6f1d69b0
ED		 5330 I915_WRITE(WM3_LP_ILK, 0);
5331 I915_WRITE(WM2_LP_ILK, 0);
5332 I915_WRITE(WM1_LP_ILK, 0);
5333
231e54f6 5334 I915_WRITE(ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);
6f1d69b0 5335
ecdb4eb7 5336 /* WaDisableEarlyCull:ivb */
87f8020e
JB		 5337 I915_WRITE(_3D_CHICKEN3,
5338 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
5339
ecdb4eb7 5340 /* WaDisableBackToBackFlipFix:ivb */
6f1d69b0
ED		 5341 I915_WRITE(IVB_CHICKEN3,
5342 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
5343 CHICKEN3_DGMG_DONE_FIX_DISABLE);
5344
ecdb4eb7 5345 /* WaDisablePSDDualDispatchEnable:ivb */
12f3382b
JB		 5346 if (IS_IVB_GT1(dev))
5347 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
5348 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
5349 else
5350 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1_GT2,
5351 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
5352
ecdb4eb7 5353 /* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
6f1d69b0
ED		 5354 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
5355 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
5356
ecdb4eb7 5357 /* WaApplyL3ControlAndL3ChickenMode:ivb */
6f1d69b0
ED		 5358 I915_WRITE(GEN7_L3CNTLREG1,
5359 GEN7_WA_FOR_GEN7_L3_CONTROL);
5360 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
8ab43976
JB		 5361 GEN7_WA_L3_CHICKEN_MODE);
5362 if (IS_IVB_GT1(dev))
5363 I915_WRITE(GEN7_ROW_CHICKEN2,
5364 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
5365 else
5366 I915_WRITE(GEN7_ROW_CHICKEN2_GT2,
5367 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
5368
6f1d69b0 5369
ecdb4eb7 5370 /* WaForceL3Serialization:ivb */
61939d97
JB		 5371 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
5372 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
5373
0f846f81
JB		 5374 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
5375 * gating disable must be set. Failure to set it results in
5376 * flickering pixels due to Z write ordering failures after
5377 * some amount of runtime in the Mesa "fire" demo, and Unigine
5378 * Sanctuary and Tropics, and apparently anything else with
5379 * alpha test or pixel discard.
5380 *
5381 * According to the spec, bit 11 (RCCUNIT) must also be set,
5382 * but we didn't debug actual testcases to find it out.
5383 *
5384 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 5385 * This implements the WaDisableRCZUnitClockGating:ivb workaround.
0f846f81
JB		 5386 */
5387 I915_WRITE(GEN6_UCGCTL2,
5388 GEN6_RCZUNIT_CLOCK_GATE_DISABLE |
5389 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
5390
ecdb4eb7 5391 /* This is required by WaCatErrorRejectionIssue:ivb */
6f1d69b0
ED		 5392 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
5393 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
5394 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
5395
0e088b8f 5396 g4x_disable_trickle_feed(dev);
6f1d69b0 5397
ecdb4eb7 5398 /* WaVSRefCountFullforceMissDisable:ivb */
6f1d69b0 5399 gen7_setup_fixed_func_scheduler(dev_priv);
97e1930f 5400
ecdb4eb7 5401 /* WaDisable4x2SubspanOptimization:ivb */
97e1930f
DV		 5402 I915_WRITE(CACHE_MODE_1,
5403 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
20848223
BW		 5404
5405 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
5406 snpcr &= ~GEN6_MBC_SNPCR_MASK;
5407 snpcr |= GEN6_MBC_SNPCR_MED;
5408 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
3107bd48 5409
ab5c608b
BW		 5410 if (!HAS_PCH_NOP(dev))
5411 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 5412
5413 gen6_check_mch_setup(dev);
6f1d69b0
ED		 5414}
5415
1fa61106 5416static void valleyview_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5417{
5418 struct drm_i915_private *dev_priv = dev->dev_private;
85b1d7b3
JB		 5419 u32 val;
5420
5421 mutex_lock(&dev_priv->rps.hw_lock);
5422 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5423 mutex_unlock(&dev_priv->rps.hw_lock);
5424 switch ((val >> 6) & 3) {
5425 case 0:
85b1d7b3
JB		 5426 dev_priv->mem_freq = 800;
5427 break;
f64a28a7 5428 case 1:
85b1d7b3
JB		 5429 dev_priv->mem_freq = 1066;
5430 break;
f64a28a7 5431 case 2:
85b1d7b3
JB		 5432 dev_priv->mem_freq = 1333;
5433 break;
f64a28a7 5434 case 3:
2325991e 5435 dev_priv->mem_freq = 1333;
f64a28a7 5436 break;
85b1d7b3
JB		 5437 }
5438 DRM_DEBUG_DRIVER("DDR speed: %d MHz", dev_priv->mem_freq);
6f1d69b0 5439
d7fe0cc0 5440 I915_WRITE(DSPCLK_GATE_D, VRHUNIT_CLOCK_GATE_DISABLE);
6f1d69b0 5441
ecdb4eb7 5442 /* WaDisableEarlyCull:vlv */
87f8020e
JB		 5443 I915_WRITE(_3D_CHICKEN3,
5444 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
5445
ecdb4eb7 5446 /* WaDisableBackToBackFlipFix:vlv */
6f1d69b0
ED		 5447 I915_WRITE(IVB_CHICKEN3,
5448 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
5449 CHICKEN3_DGMG_DONE_FIX_DISABLE);
5450
ecdb4eb7 5451 /* WaDisablePSDDualDispatchEnable:vlv */
12f3382b 5452 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
d3bc0303
JB		 5453 _MASKED_BIT_ENABLE(GEN7_MAX_PS_THREAD_DEP |
5454 GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 5455
ecdb4eb7 5456 /* Apply the WaDisableRHWOOptimizationForRenderHang:vlv workaround. */
6f1d69b0
ED		 5457 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
5458 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
5459
ecdb4eb7 5460 /* WaApplyL3ControlAndL3ChickenMode:vlv */
d0cf5ead 5461 I915_WRITE(GEN7_L3CNTLREG1, I915_READ(GEN7_L3CNTLREG1) | GEN7_L3AGDIS);
6f1d69b0
ED		 5462 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER, GEN7_WA_L3_CHICKEN_MODE);
5463
ecdb4eb7 5464 /* WaForceL3Serialization:vlv */
61939d97
JB		 5465 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
5466 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
5467
ecdb4eb7 5468 /* WaDisableDopClockGating:vlv */
8ab43976
JB		 5469 I915_WRITE(GEN7_ROW_CHICKEN2,
5470 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
5471
ecdb4eb7 5472 /* This is required by WaCatErrorRejectionIssue:vlv */
6f1d69b0
ED		 5473 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
5474 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
5475 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
5476
0f846f81
JB		 5477 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
5478 * gating disable must be set. Failure to set it results in
5479 * flickering pixels due to Z write ordering failures after
5480 * some amount of runtime in the Mesa "fire" demo, and Unigine
5481 * Sanctuary and Tropics, and apparently anything else with
5482 * alpha test or pixel discard.
5483 *
5484 * According to the spec, bit 11 (RCCUNIT) must also be set,
5485 * but we didn't debug actual testcases to find it out.
5486 *
5487 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 5488 * This implements the WaDisableRCZUnitClockGating:vlv workaround.
0f846f81 5489 *
ecdb4eb7
DL		 5490 * Also apply WaDisableVDSUnitClockGating:vlv and
5491 * WaDisableRCPBUnitClockGating:vlv.
0f846f81
JB		 5492 */
5493 I915_WRITE(GEN6_UCGCTL2,
5494 GEN7_VDSUNIT_CLOCK_GATE_DISABLE |
6edaa7fc 5495 GEN7_TDLUNIT_CLOCK_GATE_DISABLE |
0f846f81
JB		 5496 GEN6_RCZUNIT_CLOCK_GATE_DISABLE |
5497 GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
5498 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
5499
e3f33d46
JB		 5500 I915_WRITE(GEN7_UCGCTL4, GEN7_L3BANK2X_CLOCK_GATE_DISABLE);
5501
e0d8d59b 5502 I915_WRITE(MI_ARB_VLV, MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE);
6f1d69b0 5503
6b26c86d
DV		 5504 I915_WRITE(CACHE_MODE_1,
5505 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
7983117f 5506
2d809570 5507 /*
ecdb4eb7 5508 * WaDisableVLVClockGating_VBIIssue:vlv
2d809570
JB		 5509 * Disable clock gating on th GCFG unit to prevent a delay
5510 * in the reporting of vblank events.
5511 */
4e8c84a5
JB		 5512 I915_WRITE(VLV_GUNIT_CLOCK_GATE, 0xffffffff);
5513
5514 /* Conservative clock gating settings for now */
5515 I915_WRITE(0x9400, 0xffffffff);
5516 I915_WRITE(0x9404, 0xffffffff);
5517 I915_WRITE(0x9408, 0xffffffff);
5518 I915_WRITE(0x940c, 0xffffffff);
5519 I915_WRITE(0x9410, 0xffffffff);
5520 I915_WRITE(0x9414, 0xffffffff);
5521 I915_WRITE(0x9418, 0xffffffff);
6f1d69b0
ED		 5522}
5523
1fa61106 5524static void g4x_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5525{
5526 struct drm_i915_private *dev_priv = dev->dev_private;
5527 uint32_t dspclk_gate;
5528
5529 I915_WRITE(RENCLK_GATE_D1, 0);
5530 I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
5531 GS_UNIT_CLOCK_GATE_DISABLE |
5532 CL_UNIT_CLOCK_GATE_DISABLE);
5533 I915_WRITE(RAMCLK_GATE_D, 0);
5534 dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
5535 OVRUNIT_CLOCK_GATE_DISABLE |
5536 OVCUNIT_CLOCK_GATE_DISABLE;
5537 if (IS_GM45(dev))
5538 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
5539 I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
4358a374
DV		 5540
5541 /* WaDisableRenderCachePipelinedFlush */
5542 I915_WRITE(CACHE_MODE_0,
5543 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
de1aa629 5544
0e088b8f 5545 g4x_disable_trickle_feed(dev);
6f1d69b0
ED		 5546}
5547
1fa61106 5548static void crestline_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5549{
5550 struct drm_i915_private *dev_priv = dev->dev_private;
5551
5552 I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
5553 I915_WRITE(RENCLK_GATE_D2, 0);
5554 I915_WRITE(DSPCLK_GATE_D, 0);
5555 I915_WRITE(RAMCLK_GATE_D, 0);
5556 I915_WRITE16(DEUC, 0);
20f94967
VS		 5557 I915_WRITE(MI_ARB_STATE,
5558 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 5559}
5560
1fa61106 5561static void broadwater_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5562{
5563 struct drm_i915_private *dev_priv = dev->dev_private;
5564
5565 I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
5566 I965_RCC_CLOCK_GATE_DISABLE |
5567 I965_RCPB_CLOCK_GATE_DISABLE |
5568 I965_ISC_CLOCK_GATE_DISABLE |
5569 I965_FBC_CLOCK_GATE_DISABLE);
5570 I915_WRITE(RENCLK_GATE_D2, 0);
20f94967
VS		 5571 I915_WRITE(MI_ARB_STATE,
5572 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 5573}
5574
1fa61106 5575static void gen3_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5576{
5577 struct drm_i915_private *dev_priv = dev->dev_private;
5578 u32 dstate = I915_READ(D_STATE);
5579
5580 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
5581 DSTATE_DOT_CLOCK_GATING;
5582 I915_WRITE(D_STATE, dstate);
13a86b85
CW		 5583
5584 if (IS_PINEVIEW(dev))
5585 I915_WRITE(ECOSKPD, _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));
974a3b0f
DV		 5586
5587 /* IIR "flip pending" means done if this bit is set */
5588 I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE));
6f1d69b0
ED		 5589}
5590
1fa61106 5591static void i85x_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5592{
5593 struct drm_i915_private *dev_priv = dev->dev_private;
5594
5595 I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
5596}
5597
1fa61106 5598static void i830_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 5599{
5600 struct drm_i915_private *dev_priv = dev->dev_private;
5601
5602 I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);
5603}
5604
6f1d69b0
ED		 5605void intel_init_clock_gating(struct drm_device *dev)
5606{
5607 struct drm_i915_private *dev_priv = dev->dev_private;
5608
5609 dev_priv->display.init_clock_gating(dev);
6f1d69b0
ED		 5610}
5611
7d708ee4
ID		 5612void intel_suspend_hw(struct drm_device *dev)
5613{
5614 if (HAS_PCH_LPT(dev))
5615 lpt_suspend_hw(dev);
5616}
5617
c1ca727f
ID		 5618#define for_each_power_well(i, power_well, domain_mask, power_domains) \
5619 for (i = 0; \
5620 i < (power_domains)->power_well_count && \
5621 ((power_well) = &(power_domains)->power_wells[i]); \
5622 i++) \
5623 if ((power_well)->domains & (domain_mask))
5624
5625#define for_each_power_well_rev(i, power_well, domain_mask, power_domains) \
5626 for (i = (power_domains)->power_well_count - 1; \
5627 i >= 0 && ((power_well) = &(power_domains)->power_wells[i]);\
5628 i--) \
5629 if ((power_well)->domains & (domain_mask))
5630
15d199ea
PZ		 5631/**
5632 * We should only use the power well if we explicitly asked the hardware to
5633 * enable it, so check if it's enabled and also check if we've requested it to
5634 * be enabled.
5635 */
c1ca727f
ID		 5636static bool hsw_power_well_enabled(struct drm_device *dev,
5637 struct i915_power_well *power_well)
5638{
5639 struct drm_i915_private *dev_priv = dev->dev_private;
5640
5641 return I915_READ(HSW_PWR_WELL_DRIVER) ==
5642 (HSW_PWR_WELL_ENABLE_REQUEST | HSW_PWR_WELL_STATE_ENABLED);
5643}
5644
ddf9c536
ID		 5645bool intel_display_power_enabled_sw(struct drm_device *dev,
5646 enum intel_display_power_domain domain)
5647{
5648 struct drm_i915_private *dev_priv = dev->dev_private;
5649 struct i915_power_domains *power_domains;
5650
5651 power_domains = &dev_priv->power_domains;
5652
5653 return power_domains->domain_use_count[domain];
5654}
5655
b97186f0
PZ		 5656bool intel_display_power_enabled(struct drm_device *dev,
5657 enum intel_display_power_domain domain)
15d199ea
PZ		 5658{
5659 struct drm_i915_private *dev_priv = dev->dev_private;
c1ca727f
ID		 5660 struct i915_power_domains *power_domains;
5661 struct i915_power_well *power_well;
5662 bool is_enabled;
5663 int i;
15d199ea 5664
c1ca727f
ID		 5665 power_domains = &dev_priv->power_domains;
5666
5667 is_enabled = true;
5668
5669 mutex_lock(&power_domains->lock);
5670 for_each_power_well_rev(i, power_well, BIT(domain), power_domains) {
6f3ef5dd
ID		 5671 if (power_well->always_on)
5672 continue;
5673
c1ca727f
ID		 5674 if (!power_well->is_enabled(dev, power_well)) {
5675 is_enabled = false;
5676 break;
5677 }
5678 }
5679 mutex_unlock(&power_domains->lock);
5680
5681 return is_enabled;
15d199ea
PZ		 5682}
5683
c1ca727f
ID		 5684static void hsw_set_power_well(struct drm_device *dev,
5685 struct i915_power_well *power_well, bool enable)
d0d3e513
ED		 5686{
5687 struct drm_i915_private *dev_priv = dev->dev_private;
fa42e23c 5688 bool is_enabled, enable_requested;
596cc11e 5689 unsigned long irqflags;
fa42e23c 5690 uint32_t tmp;
d0d3e513 5691
d62292c8
PZ		 5692 WARN_ON(dev_priv->pc8.enabled);
5693
fa42e23c 5694 tmp = I915_READ(HSW_PWR_WELL_DRIVER);
6aedd1f5
PZ		 5695 is_enabled = tmp & HSW_PWR_WELL_STATE_ENABLED;
5696 enable_requested = tmp & HSW_PWR_WELL_ENABLE_REQUEST;
d0d3e513 5697
fa42e23c
PZ		 5698 if (enable) {
5699 if (!enable_requested)
6aedd1f5
PZ		 5700 I915_WRITE(HSW_PWR_WELL_DRIVER,
5701 HSW_PWR_WELL_ENABLE_REQUEST);
d0d3e513 5702
fa42e23c
PZ		 5703 if (!is_enabled) {
5704 DRM_DEBUG_KMS("Enabling power well\n");
5705 if (wait_for((I915_READ(HSW_PWR_WELL_DRIVER) &
6aedd1f5 5706 HSW_PWR_WELL_STATE_ENABLED), 20))
fa42e23c
PZ		 5707 DRM_ERROR("Timeout enabling power well\n");
5708 }
596cc11e
BW		 5709
5710 if (IS_BROADWELL(dev)) {
5711 spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
5712 I915_WRITE(GEN8_DE_PIPE_IMR(PIPE_B),
5713 dev_priv->de_irq_mask[PIPE_B]);
5714 I915_WRITE(GEN8_DE_PIPE_IER(PIPE_B),
5715 ~dev_priv->de_irq_mask[PIPE_B] |
5716 GEN8_PIPE_VBLANK);
5717 I915_WRITE(GEN8_DE_PIPE_IMR(PIPE_C),
5718 dev_priv->de_irq_mask[PIPE_C]);
5719 I915_WRITE(GEN8_DE_PIPE_IER(PIPE_C),
5720 ~dev_priv->de_irq_mask[PIPE_C] |
5721 GEN8_PIPE_VBLANK);
5722 POSTING_READ(GEN8_DE_PIPE_IER(PIPE_C));
5723 spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
5724 }
fa42e23c
PZ		 5725 } else {
5726 if (enable_requested) {
9dbd8feb
PZ		 5727 enum pipe p;
5728
fa42e23c 5729 I915_WRITE(HSW_PWR_WELL_DRIVER, 0);
9dbd8feb 5730 POSTING_READ(HSW_PWR_WELL_DRIVER);
fa42e23c 5731 DRM_DEBUG_KMS("Requesting to disable the power well\n");
9dbd8feb
PZ		 5732
5733 /*
5734 * After this, the registers on the pipes that are part
5735 * of the power well will become zero, so we have to
5736 * adjust our counters according to that.
5737 *
5738 * FIXME: Should we do this in general in
5739 * drm_vblank_post_modeset?
5740 */
5741 spin_lock_irqsave(&dev->vbl_lock, irqflags);
5742 for_each_pipe(p)
5743 if (p != PIPE_A)
5380e929 5744 dev->vblank[p].last = 0;
9dbd8feb 5745 spin_unlock_irqrestore(&dev->vbl_lock, irqflags);
d0d3e513
ED		 5746 }
5747 }
fa42e23c 5748}
d0d3e513 5749
b4ed4484
ID		 5750static void __intel_power_well_get(struct drm_device *dev,
5751 struct i915_power_well *power_well)
2d66aef5 5752{
d62292c8
PZ		 5753 struct drm_i915_private *dev_priv = dev->dev_private;
5754
5755 if (!power_well->count++ && power_well->set) {
5756 hsw_disable_package_c8(dev_priv);
c1ca727f 5757 power_well->set(dev, power_well, true);
d62292c8 5758 }
2d66aef5
VS		 5759}
5760
b4ed4484
ID		 5761static void __intel_power_well_put(struct drm_device *dev,
5762 struct i915_power_well *power_well)
2d66aef5 5763{
d62292c8
PZ		 5764 struct drm_i915_private *dev_priv = dev->dev_private;
5765
2d66aef5 5766 WARN_ON(!power_well->count);
c1ca727f 5767
d62292c8
PZ		 5768 if (!--power_well->count && power_well->set &&
5769 i915_disable_power_well) {
c1ca727f 5770 power_well->set(dev, power_well, false);
d62292c8
PZ		 5771 hsw_enable_package_c8(dev_priv);
5772 }
2d66aef5
VS		 5773}
5774
6765625e
VS		 5775void intel_display_power_get(struct drm_device *dev,
5776 enum intel_display_power_domain domain)
5777{
5778 struct drm_i915_private *dev_priv = dev->dev_private;
83c00f55 5779 struct i915_power_domains *power_domains;
c1ca727f
ID		 5780 struct i915_power_well *power_well;
5781 int i;
6765625e 5782
83c00f55
ID		 5783 power_domains = &dev_priv->power_domains;
5784
5785 mutex_lock(&power_domains->lock);
1da51581 5786
c1ca727f
ID		 5787 for_each_power_well(i, power_well, BIT(domain), power_domains)
5788 __intel_power_well_get(dev, power_well);
1da51581 5789
ddf9c536
ID		 5790 power_domains->domain_use_count[domain]++;
5791
83c00f55 5792 mutex_unlock(&power_domains->lock);
6765625e
VS		 5793}
5794
5795void intel_display_power_put(struct drm_device *dev,
5796 enum intel_display_power_domain domain)
5797{
5798 struct drm_i915_private *dev_priv = dev->dev_private;
83c00f55 5799 struct i915_power_domains *power_domains;
c1ca727f
ID		 5800 struct i915_power_well *power_well;
5801 int i;
6765625e 5802
83c00f55
ID		 5803 power_domains = &dev_priv->power_domains;
5804
5805 mutex_lock(&power_domains->lock);
1da51581 5806
1da51581
ID		 5807 WARN_ON(!power_domains->domain_use_count[domain]);
5808 power_domains->domain_use_count[domain]--;
ddf9c536
ID		 5809
5810 for_each_power_well_rev(i, power_well, BIT(domain), power_domains)
5811 __intel_power_well_put(dev, power_well);
1da51581 5812
83c00f55 5813 mutex_unlock(&power_domains->lock);
6765625e
VS		 5814}
5815
83c00f55 5816static struct i915_power_domains *hsw_pwr;
a38911a3
WX		 5817
5818/* Display audio driver power well request */
5819void i915_request_power_well(void)
5820{
b4ed4484
ID		 5821 struct drm_i915_private *dev_priv;
5822
a38911a3
WX		 5823 if (WARN_ON(!hsw_pwr))
5824 return;
5825
b4ed4484
ID		 5826 dev_priv = container_of(hsw_pwr, struct drm_i915_private,
5827 power_domains);
fbeeaa23 5828 intel_display_power_get(dev_priv->dev, POWER_DOMAIN_AUDIO);
a38911a3
WX		 5829}
5830EXPORT_SYMBOL_GPL(i915_request_power_well);
5831
5832/* Display audio driver power well release */
5833void i915_release_power_well(void)
5834{
b4ed4484
ID		 5835 struct drm_i915_private *dev_priv;
5836
a38911a3
WX		 5837 if (WARN_ON(!hsw_pwr))
5838 return;
5839
b4ed4484
ID		 5840 dev_priv = container_of(hsw_pwr, struct drm_i915_private,
5841 power_domains);
fbeeaa23 5842 intel_display_power_put(dev_priv->dev, POWER_DOMAIN_AUDIO);
a38911a3
WX		 5843}
5844EXPORT_SYMBOL_GPL(i915_release_power_well);
5845
1c2256df
ID		 5846static struct i915_power_well i9xx_always_on_power_well[] = {
5847 {
5848 .name = "always-on",
5849 .always_on = 1,
5850 .domains = POWER_DOMAIN_MASK,
5851 },
5852};
5853
c1ca727f 5854static struct i915_power_well hsw_power_wells[] = {
6f3ef5dd
ID		 5855 {
5856 .name = "always-on",
5857 .always_on = 1,
5858 .domains = HSW_ALWAYS_ON_POWER_DOMAINS,
5859 },
c1ca727f
ID		 5860 {
5861 .name = "display",
5862 .domains = POWER_DOMAIN_MASK & ~HSW_ALWAYS_ON_POWER_DOMAINS,
5863 .is_enabled = hsw_power_well_enabled,
5864 .set = hsw_set_power_well,
5865 },
5866};
5867
5868static struct i915_power_well bdw_power_wells[] = {
6f3ef5dd
ID		 5869 {
5870 .name = "always-on",
5871 .always_on = 1,
5872 .domains = BDW_ALWAYS_ON_POWER_DOMAINS,
5873 },
c1ca727f
ID		 5874 {
5875 .name = "display",
5876 .domains = POWER_DOMAIN_MASK & ~BDW_ALWAYS_ON_POWER_DOMAINS,
5877 .is_enabled = hsw_power_well_enabled,
5878 .set = hsw_set_power_well,
5879 },
5880};
5881
5882#define set_power_wells(power_domains, __power_wells) ({ \
5883 (power_domains)->power_wells = (__power_wells); \
5884 (power_domains)->power_well_count = ARRAY_SIZE(__power_wells); \
5885})
5886
ddb642fb 5887int intel_power_domains_init(struct drm_device *dev)
a38911a3
WX		 5888{
5889 struct drm_i915_private *dev_priv = dev->dev_private;
83c00f55 5890 struct i915_power_domains *power_domains = &dev_priv->power_domains;
c1ca727f 5891
83c00f55 5892 mutex_init(&power_domains->lock);
a38911a3 5893
c1ca727f
ID		 5894 /*
5895 * The enabling order will be from lower to higher indexed wells,
5896 * the disabling order is reversed.
5897 */
5898 if (IS_HASWELL(dev)) {
5899 set_power_wells(power_domains, hsw_power_wells);
5900 hsw_pwr = power_domains;
5901 } else if (IS_BROADWELL(dev)) {
5902 set_power_wells(power_domains, bdw_power_wells);
5903 hsw_pwr = power_domains;
5904 } else {
1c2256df 5905 set_power_wells(power_domains, i9xx_always_on_power_well);
c1ca727f 5906 }
a38911a3
WX		 5907
5908 return 0;
5909}
5910
ddb642fb 5911void intel_power_domains_remove(struct drm_device *dev)
a38911a3
WX		 5912{
5913 hsw_pwr = NULL;
5914}
5915
ddb642fb 5916static void intel_power_domains_resume(struct drm_device *dev)
9cdb826c
VS		 5917{
5918 struct drm_i915_private *dev_priv = dev->dev_private;
83c00f55
ID		 5919 struct i915_power_domains *power_domains = &dev_priv->power_domains;
5920 struct i915_power_well *power_well;
c1ca727f 5921 int i;
9cdb826c 5922
83c00f55 5923 mutex_lock(&power_domains->lock);
c1ca727f
ID		 5924 for_each_power_well(i, power_well, POWER_DOMAIN_MASK, power_domains) {
5925 if (power_well->set)
5926 power_well->set(dev, power_well, power_well->count > 0);
5927 }
83c00f55 5928 mutex_unlock(&power_domains->lock);
a38911a3
WX		 5929}
5930
fa42e23c
PZ		 5931/*
5932 * Starting with Haswell, we have a "Power Down Well" that can be turned off
5933 * when not needed anymore. We have 4 registers that can request the power well
5934 * to be enabled, and it will only be disabled if none of the registers is
5935 * requesting it to be enabled.
d0d3e513 5936 */
ddb642fb 5937void intel_power_domains_init_hw(struct drm_device *dev)
d0d3e513
ED		 5938{
5939 struct drm_i915_private *dev_priv = dev->dev_private;
d0d3e513 5940
fa42e23c 5941 /* For now, we need the power well to be always enabled. */
baa70707 5942 intel_display_set_init_power(dev, true);
ddb642fb 5943 intel_power_domains_resume(dev);
d0d3e513 5944
f7243ac9
ID		 5945 if (!(IS_HASWELL(dev) || IS_BROADWELL(dev)))
5946 return;
5947
fa42e23c
PZ		 5948 /* We're taking over the BIOS, so clear any requests made by it since
5949 * the driver is in charge now. */
6aedd1f5 5950 if (I915_READ(HSW_PWR_WELL_BIOS) & HSW_PWR_WELL_ENABLE_REQUEST)
fa42e23c 5951 I915_WRITE(HSW_PWR_WELL_BIOS, 0);
d0d3e513
ED		 5952}
5953
c67a470b
PZ		 5954/* Disables PC8 so we can use the GMBUS and DP AUX interrupts. */
5955void intel_aux_display_runtime_get(struct drm_i915_private *dev_priv)
5956{
5957 hsw_disable_package_c8(dev_priv);
5958}
5959
5960void intel_aux_display_runtime_put(struct drm_i915_private *dev_priv)
5961{
5962 hsw_enable_package_c8(dev_priv);
5963}
5964
8a187455
PZ		 5965void intel_runtime_pm_get(struct drm_i915_private *dev_priv)
5966{
5967 struct drm_device *dev = dev_priv->dev;
5968 struct device *device = &dev->pdev->dev;
5969
5970 if (!HAS_RUNTIME_PM(dev))
5971 return;
5972
5973 pm_runtime_get_sync(device);
5974 WARN(dev_priv->pm.suspended, "Device still suspended.\n");
5975}
5976
5977void intel_runtime_pm_put(struct drm_i915_private *dev_priv)
5978{
5979 struct drm_device *dev = dev_priv->dev;
5980 struct device *device = &dev->pdev->dev;
5981
5982 if (!HAS_RUNTIME_PM(dev))
5983 return;
5984
5985 pm_runtime_mark_last_busy(device);
5986 pm_runtime_put_autosuspend(device);
5987}
5988
5989void intel_init_runtime_pm(struct drm_i915_private *dev_priv)
5990{
5991 struct drm_device *dev = dev_priv->dev;
5992 struct device *device = &dev->pdev->dev;
5993
5994 dev_priv->pm.suspended = false;
5995
5996 if (!HAS_RUNTIME_PM(dev))
5997 return;
5998
5999 pm_runtime_set_active(device);
6000
6001 pm_runtime_set_autosuspend_delay(device, 10000); /* 10s */
6002 pm_runtime_mark_last_busy(device);
6003 pm_runtime_use_autosuspend(device);
6004}
6005
6006void intel_fini_runtime_pm(struct drm_i915_private *dev_priv)
6007{
6008 struct drm_device *dev = dev_priv->dev;
6009 struct device *device = &dev->pdev->dev;
6010
6011 if (!HAS_RUNTIME_PM(dev))
6012 return;
6013
6014 /* Make sure we're not suspended first. */
6015 pm_runtime_get_sync(device);
6016 pm_runtime_disable(device);
6017}
6018
1fa61106
ED		 6019/* Set up chip specific power management-related functions */
6020void intel_init_pm(struct drm_device *dev)
6021{
6022 struct drm_i915_private *dev_priv = dev->dev_private;
6023
6024 if (I915_HAS_FBC(dev)) {
40045465 6025 if (INTEL_INFO(dev)->gen >= 7) {
1fa61106 6026 dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
40045465
VS		 6027 dev_priv->display.enable_fbc = gen7_enable_fbc;
6028 dev_priv->display.disable_fbc = ironlake_disable_fbc;
6029 } else if (INTEL_INFO(dev)->gen >= 5) {
6030 dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
6031 dev_priv->display.enable_fbc = ironlake_enable_fbc;
1fa61106
ED		 6032 dev_priv->display.disable_fbc = ironlake_disable_fbc;
6033 } else if (IS_GM45(dev)) {
6034 dev_priv->display.fbc_enabled = g4x_fbc_enabled;
6035 dev_priv->display.enable_fbc = g4x_enable_fbc;
6036 dev_priv->display.disable_fbc = g4x_disable_fbc;
40045465 6037 } else {
1fa61106
ED		 6038 dev_priv->display.fbc_enabled = i8xx_fbc_enabled;
6039 dev_priv->display.enable_fbc = i8xx_enable_fbc;
6040 dev_priv->display.disable_fbc = i8xx_disable_fbc;
6041 }
1fa61106
ED		 6042 }
6043
c921aba8
DV		 6044 /* For cxsr */
6045 if (IS_PINEVIEW(dev))
6046 i915_pineview_get_mem_freq(dev);
6047 else if (IS_GEN5(dev))
6048 i915_ironlake_get_mem_freq(dev);
6049
1fa61106
ED		 6050 /* For FIFO watermark updates */
6051 if (HAS_PCH_SPLIT(dev)) {
53615a5e
VS		 6052 intel_setup_wm_latency(dev);
6053
1fa61106 6054 if (IS_GEN5(dev)) {
53615a5e
VS		 6055 if (dev_priv->wm.pri_latency[1] &&
6056 dev_priv->wm.spr_latency[1] &&
6057 dev_priv->wm.cur_latency[1])
1fa61106
ED		 6058 dev_priv->display.update_wm = ironlake_update_wm;
6059 else {
6060 DRM_DEBUG_KMS("Failed to get proper latency. "
6061 "Disable CxSR\n");
6062 dev_priv->display.update_wm = NULL;
6063 }
6064 dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
6065 } else if (IS_GEN6(dev)) {
53615a5e
VS		 6066 if (dev_priv->wm.pri_latency[0] &&
6067 dev_priv->wm.spr_latency[0] &&
6068 dev_priv->wm.cur_latency[0]) {
1fa61106
ED		 6069 dev_priv->display.update_wm = sandybridge_update_wm;
6070 dev_priv->display.update_sprite_wm = sandybridge_update_sprite_wm;
6071 } else {
6072 DRM_DEBUG_KMS("Failed to read display plane latency. "
6073 "Disable CxSR\n");
6074 dev_priv->display.update_wm = NULL;
6075 }
6076 dev_priv->display.init_clock_gating = gen6_init_clock_gating;
6077 } else if (IS_IVYBRIDGE(dev)) {
53615a5e
VS		 6078 if (dev_priv->wm.pri_latency[0] &&
6079 dev_priv->wm.spr_latency[0] &&
6080 dev_priv->wm.cur_latency[0]) {
c43d0188 6081 dev_priv->display.update_wm = ivybridge_update_wm;
1fa61106
ED		 6082 dev_priv->display.update_sprite_wm = sandybridge_update_sprite_wm;
6083 } else {
6084 DRM_DEBUG_KMS("Failed to read display plane latency. "
6085 "Disable CxSR\n");
6086 dev_priv->display.update_wm = NULL;
6087 }
6088 dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
6b8a5eeb 6089 } else if (IS_HASWELL(dev)) {
53615a5e
VS		 6090 if (dev_priv->wm.pri_latency[0] &&
6091 dev_priv->wm.spr_latency[0] &&
6092 dev_priv->wm.cur_latency[0]) {
1011d8c4 6093 dev_priv->display.update_wm = haswell_update_wm;
526682e9
PZ		 6094 dev_priv->display.update_sprite_wm =
6095 haswell_update_sprite_wm;
6b8a5eeb
ED		 6096 } else {
6097 DRM_DEBUG_KMS("Failed to read display plane latency. "
6098 "Disable CxSR\n");
6099 dev_priv->display.update_wm = NULL;
6100 }
cad2a2d7 6101 dev_priv->display.init_clock_gating = haswell_init_clock_gating;
1020a5c2
BW		 6102 } else if (INTEL_INFO(dev)->gen == 8) {
6103 dev_priv->display.init_clock_gating = gen8_init_clock_gating;
1fa61106
ED		 6104 } else
6105 dev_priv->display.update_wm = NULL;
6106 } else if (IS_VALLEYVIEW(dev)) {
6107 dev_priv->display.update_wm = valleyview_update_wm;
6108 dev_priv->display.init_clock_gating =
6109 valleyview_init_clock_gating;
1fa61106
ED		 6110 } else if (IS_PINEVIEW(dev)) {
6111 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),
6112 dev_priv->is_ddr3,
6113 dev_priv->fsb_freq,
6114 dev_priv->mem_freq)) {
6115 DRM_INFO("failed to find known CxSR latency "
6116 "(found ddr%s fsb freq %d, mem freq %d), "
6117 "disabling CxSR\n",
6118 (dev_priv->is_ddr3 == 1) ? "3" : "2",
6119 dev_priv->fsb_freq, dev_priv->mem_freq);
6120 /* Disable CxSR and never update its watermark again */
6121 pineview_disable_cxsr(dev);
6122 dev_priv->display.update_wm = NULL;
6123 } else
6124 dev_priv->display.update_wm = pineview_update_wm;
6125 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
6126 } else if (IS_G4X(dev)) {
6127 dev_priv->display.update_wm = g4x_update_wm;
6128 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
6129 } else if (IS_GEN4(dev)) {
6130 dev_priv->display.update_wm = i965_update_wm;
6131 if (IS_CRESTLINE(dev))
6132 dev_priv->display.init_clock_gating = crestline_init_clock_gating;
6133 else if (IS_BROADWATER(dev))
6134 dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
6135 } else if (IS_GEN3(dev)) {
6136 dev_priv->display.update_wm = i9xx_update_wm;
6137 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
6138 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
6139 } else if (IS_I865G(dev)) {
6140 dev_priv->display.update_wm = i830_update_wm;
6141 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
6142 dev_priv->display.get_fifo_size = i830_get_fifo_size;
6143 } else if (IS_I85X(dev)) {
6144 dev_priv->display.update_wm = i9xx_update_wm;
6145 dev_priv->display.get_fifo_size = i85x_get_fifo_size;
6146 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
6147 } else {
6148 dev_priv->display.update_wm = i830_update_wm;
6149 dev_priv->display.init_clock_gating = i830_init_clock_gating;
6150 if (IS_845G(dev))
6151 dev_priv->display.get_fifo_size = i845_get_fifo_size;
6152 else
6153 dev_priv->display.get_fifo_size = i830_get_fifo_size;
6154 }
6155}
6156
42c0526c
BW		 6157int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val)
6158{
4fc688ce 6159 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c
BW		 6160
6161 if (I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
6162 DRM_DEBUG_DRIVER("warning: pcode (read) mailbox access failed\n");
6163 return -EAGAIN;
6164 }
6165
6166 I915_WRITE(GEN6_PCODE_DATA, *val);
6167 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
6168
6169 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
6170 500)) {
6171 DRM_ERROR("timeout waiting for pcode read (%d) to finish\n", mbox);
6172 return -ETIMEDOUT;
6173 }
6174
6175 *val = I915_READ(GEN6_PCODE_DATA);
6176 I915_WRITE(GEN6_PCODE_DATA, 0);
6177
6178 return 0;
6179}
6180
6181int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val)
6182{
4fc688ce 6183 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c
BW		 6184
6185 if (I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
6186 DRM_DEBUG_DRIVER("warning: pcode (write) mailbox access failed\n");
6187 return -EAGAIN;
6188 }
6189
6190 I915_WRITE(GEN6_PCODE_DATA, val);
6191 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
6192
6193 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
6194 500)) {
6195 DRM_ERROR("timeout waiting for pcode write (%d) to finish\n", mbox);
6196 return -ETIMEDOUT;
6197 }
6198
6199 I915_WRITE(GEN6_PCODE_DATA, 0);
6200
6201 return 0;
6202}
a0e4e199 6203
2ec3815f 6204int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val)
855ba3be 6205{
07ab118b 6206 int div;
855ba3be 6207
07ab118b 6208 /* 4 x czclk */
2ec3815f 6209 switch (dev_priv->mem_freq) {
855ba3be 6210 case 800:
07ab118b 6211 div = 10;
855ba3be
JB		 6212 break;
6213 case 1066:
07ab118b 6214 div = 12;
855ba3be
JB		 6215 break;
6216 case 1333:
07ab118b 6217 div = 16;
855ba3be
JB		 6218 break;
6219 default:
6220 return -1;
6221 }
6222
2ec3815f 6223 return DIV_ROUND_CLOSEST(dev_priv->mem_freq * (val + 6 - 0xbd), 4 * div);
855ba3be
JB		 6224}
6225
2ec3815f 6226int vlv_freq_opcode(struct drm_i915_private *dev_priv, int val)
855ba3be 6227{
07ab118b 6228 int mul;
855ba3be 6229
07ab118b 6230 /* 4 x czclk */
2ec3815f 6231 switch (dev_priv->mem_freq) {
855ba3be 6232 case 800:
07ab118b 6233 mul = 10;
855ba3be
JB		 6234 break;
6235 case 1066:
07ab118b 6236 mul = 12;
855ba3be
JB		 6237 break;
6238 case 1333:
07ab118b 6239 mul = 16;
855ba3be
JB		 6240 break;
6241 default:
6242 return -1;
6243 }
6244
2ec3815f 6245 return DIV_ROUND_CLOSEST(4 * mul * val, dev_priv->mem_freq) + 0xbd - 6;
855ba3be
JB		 6246}
6247
907b28c5
CW		 6248void intel_pm_init(struct drm_device *dev)
6249{
6250 struct drm_i915_private *dev_priv = dev->dev_private;
6251
6252 INIT_DELAYED_WORK(&dev_priv->rps.delayed_resume_work,
6253 intel_gen6_powersave_work);
6254}
Linux kernel - Deliverables
This page took 0.701596 seconds and 5 git commands to generate.