projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Mass convert dev->dev_private to to_i915(dev)
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_pm.c
CommitLineData
85208be0
ED		 1/*
2 * Copyright © 2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 *
26 */
27
2b4e57bd 28#include <linux/cpufreq.h>
9c2f7a9d 29#include <drm/drm_plane_helper.h>
85208be0
ED		 30#include "i915_drv.h"
31#include "intel_drv.h"
eb48eb00
DV		 32#include "../../../platform/x86/intel_ips.h"
33#include <linux/module.h>
85208be0 34
dc39fff7 35/**
18afd443
JN		 36 * DOC: RC6
37 *
dc39fff7
BW		 38 * RC6 is a special power stage which allows the GPU to enter an very
39 * low-voltage mode when idle, using down to 0V while at this stage. This
40 * stage is entered automatically when the GPU is idle when RC6 support is
41 * enabled, and as soon as new workload arises GPU wakes up automatically as well.
42 *
43 * There are different RC6 modes available in Intel GPU, which differentiate
44 * among each other with the latency required to enter and leave RC6 and
45 * voltage consumed by the GPU in different states.
46 *
47 * The combination of the following flags define which states GPU is allowed
48 * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
49 * RC6pp is deepest RC6. Their support by hardware varies according to the
50 * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
51 * which brings the most power savings; deeper states save more power, but
52 * require higher latency to switch to and wake up.
53 */
54#define INTEL_RC6_ENABLE (1<<0)
55#define INTEL_RC6p_ENABLE (1<<1)
56#define INTEL_RC6pp_ENABLE (1<<2)
57
b033bb6d 58static void gen9_init_clock_gating(struct drm_device *dev)
a82abe43 59{
fac5e23e 60 struct drm_i915_private *dev_priv = to_i915(dev);
32608ca2 61
b033bb6d 62 /* See Bspec note for PSR2_CTL bit 31, Wa#828:skl,bxt,kbl */
dc00b6a0
DV		 63 I915_WRITE(CHICKEN_PAR1_1,
64 I915_READ(CHICKEN_PAR1_1) | SKL_EDP_PSR_FIX_RDWRAP);
65
b033bb6d
MK		 66 I915_WRITE(GEN8_CONFIG0,
67 I915_READ(GEN8_CONFIG0) | GEN9_DEFAULT_FIXES);
590e8ff0
MK		 68
69 /* WaEnableChickenDCPR:skl,bxt,kbl */
70 I915_WRITE(GEN8_CHICKEN_DCPR_1,
71 I915_READ(GEN8_CHICKEN_DCPR_1) | MASK_WAKEMEM);
0f78dee6
MK		 72
73 /* WaFbcTurnOffFbcWatermark:skl,bxt,kbl */
303d4ea5
MK		 74 /* WaFbcWakeMemOn:skl,bxt,kbl */
75 I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) |
76 DISP_FBC_WM_DIS |
77 DISP_FBC_MEMORY_WAKE);
d1b4eefd
MK		 78
79 /* WaFbcHighMemBwCorruptionAvoidance:skl,bxt,kbl */
80 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
81 ILK_DPFC_DISABLE_DUMMY0);
b033bb6d
MK		 82}
83
84static void bxt_init_clock_gating(struct drm_device *dev)
85{
fac5e23e 86 struct drm_i915_private *dev_priv = to_i915(dev);
b033bb6d
MK		 87
88 gen9_init_clock_gating(dev);
89
a7546159
NH		 90 /* WaDisableSDEUnitClockGating:bxt */
91 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
92 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
93
32608ca2
ID		 94 /*
95 * FIXME:
868434c5 96 * GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ applies on 3x6 GT SKUs only.
32608ca2 97 */
32608ca2 98 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
868434c5 99 GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ);
d965e7ac
ID		 100
101 /*
102 * Wa: Backlight PWM may stop in the asserted state, causing backlight
103 * to stay fully on.
104 */
105 if (IS_BXT_REVID(dev_priv, BXT_REVID_B0, REVID_FOREVER))
106 I915_WRITE(GEN9_CLKGATE_DIS_0, I915_READ(GEN9_CLKGATE_DIS_0) |
107 PWM1_GATING_DIS | PWM2_GATING_DIS);
a82abe43
ID		 108}
109
c921aba8
DV		 110static void i915_pineview_get_mem_freq(struct drm_device *dev)
111{
fac5e23e 112 struct drm_i915_private *dev_priv = to_i915(dev);
c921aba8
DV		 113 u32 tmp;
114
115 tmp = I915_READ(CLKCFG);
116
117 switch (tmp & CLKCFG_FSB_MASK) {
118 case CLKCFG_FSB_533:
119 dev_priv->fsb_freq = 533; /* 133*4 */
120 break;
121 case CLKCFG_FSB_800:
122 dev_priv->fsb_freq = 800; /* 200*4 */
123 break;
124 case CLKCFG_FSB_667:
125 dev_priv->fsb_freq = 667; /* 167*4 */
126 break;
127 case CLKCFG_FSB_400:
128 dev_priv->fsb_freq = 400; /* 100*4 */
129 break;
130 }
131
132 switch (tmp & CLKCFG_MEM_MASK) {
133 case CLKCFG_MEM_533:
134 dev_priv->mem_freq = 533;
135 break;
136 case CLKCFG_MEM_667:
137 dev_priv->mem_freq = 667;
138 break;
139 case CLKCFG_MEM_800:
140 dev_priv->mem_freq = 800;
141 break;
142 }
143
144 /* detect pineview DDR3 setting */
145 tmp = I915_READ(CSHRDDR3CTL);
146 dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0;
147}
148
149static void i915_ironlake_get_mem_freq(struct drm_device *dev)
150{
fac5e23e 151 struct drm_i915_private *dev_priv = to_i915(dev);
c921aba8
DV		 152 u16 ddrpll, csipll;
153
154 ddrpll = I915_READ16(DDRMPLL1);
155 csipll = I915_READ16(CSIPLL0);
156
157 switch (ddrpll & 0xff) {
158 case 0xc:
159 dev_priv->mem_freq = 800;
160 break;
161 case 0x10:
162 dev_priv->mem_freq = 1066;
163 break;
164 case 0x14:
165 dev_priv->mem_freq = 1333;
166 break;
167 case 0x18:
168 dev_priv->mem_freq = 1600;
169 break;
170 default:
171 DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n",
172 ddrpll & 0xff);
173 dev_priv->mem_freq = 0;
174 break;
175 }
176
20e4d407 177 dev_priv->ips.r_t = dev_priv->mem_freq;
c921aba8
DV		 178
179 switch (csipll & 0x3ff) {
180 case 0x00c:
181 dev_priv->fsb_freq = 3200;
182 break;
183 case 0x00e:
184 dev_priv->fsb_freq = 3733;
185 break;
186 case 0x010:
187 dev_priv->fsb_freq = 4266;
188 break;
189 case 0x012:
190 dev_priv->fsb_freq = 4800;
191 break;
192 case 0x014:
193 dev_priv->fsb_freq = 5333;
194 break;
195 case 0x016:
196 dev_priv->fsb_freq = 5866;
197 break;
198 case 0x018:
199 dev_priv->fsb_freq = 6400;
200 break;
201 default:
202 DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n",
203 csipll & 0x3ff);
204 dev_priv->fsb_freq = 0;
205 break;
206 }
207
208 if (dev_priv->fsb_freq == 3200) {
20e4d407 209 dev_priv->ips.c_m = 0;
c921aba8 210 } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) {
20e4d407 211 dev_priv->ips.c_m = 1;
c921aba8 212 } else {
20e4d407 213 dev_priv->ips.c_m = 2;
c921aba8
DV		 214 }
215}
216
b445e3b0
ED		 217static const struct cxsr_latency cxsr_latency_table[] = {
218 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
219 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */
220 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */
221 {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */
222 {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */
223
224 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
225 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */
226 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */
227 {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */
228 {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */
229
230 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
231 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
232 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
233 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
234 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
235
236 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
237 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */
238 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */
239 {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */
240 {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */
241
242 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
243 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */
244 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */
245 {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */
246 {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */
247
248 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
249 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */
250 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
251 {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */
252 {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */
253};
254
63c62275 255static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,
b445e3b0
ED		 256 int is_ddr3,
257 int fsb,
258 int mem)
259{
260 const struct cxsr_latency *latency;
261 int i;
262
263 if (fsb == 0 || mem == 0)
264 return NULL;
265
266 for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
267 latency = &cxsr_latency_table[i];
268 if (is_desktop == latency->is_desktop &&
269 is_ddr3 == latency->is_ddr3 &&
270 fsb == latency->fsb_freq && mem == latency->mem_freq)
271 return latency;
272 }
273
274 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
275
276 return NULL;
277}
278
fc1ac8de
VS		 279static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable)
280{
281 u32 val;
282
283 mutex_lock(&dev_priv->rps.hw_lock);
284
285 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
286 if (enable)
287 val &= ~FORCE_DDR_HIGH_FREQ;
288 else
289 val |= FORCE_DDR_HIGH_FREQ;
290 val &= ~FORCE_DDR_LOW_FREQ;
291 val |= FORCE_DDR_FREQ_REQ_ACK;
292 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
293
294 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
295 FORCE_DDR_FREQ_REQ_ACK) == 0, 3))
296 DRM_ERROR("timed out waiting for Punit DDR DVFS request\n");
297
298 mutex_unlock(&dev_priv->rps.hw_lock);
299}
300
cfb41411
VS		 301static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable)
302{
303 u32 val;
304
305 mutex_lock(&dev_priv->rps.hw_lock);
306
307 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
308 if (enable)
309 val |= DSP_MAXFIFO_PM5_ENABLE;
310 else
311 val &= ~DSP_MAXFIFO_PM5_ENABLE;
312 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
313
314 mutex_unlock(&dev_priv->rps.hw_lock);
315}
316
f4998963
VS		 317#define FW_WM(value, plane) \
318 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK)
319
5209b1f4 320void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, bool enable)
b445e3b0 321{
5209b1f4
ID		 322 struct drm_device *dev = dev_priv->dev;
323 u32 val;
b445e3b0 324
666a4537 325 if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) {
5209b1f4 326 I915_WRITE(FW_BLC_SELF_VLV, enable ? FW_CSPWRDWNEN : 0);
a7a6c498 327 POSTING_READ(FW_BLC_SELF_VLV);
852eb00d 328 dev_priv->wm.vlv.cxsr = enable;
5209b1f4
ID		 329 } else if (IS_G4X(dev) || IS_CRESTLINE(dev)) {
330 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0);
a7a6c498 331 POSTING_READ(FW_BLC_SELF);
5209b1f4
ID		 332 } else if (IS_PINEVIEW(dev)) {
333 val = I915_READ(DSPFW3) & ~PINEVIEW_SELF_REFRESH_EN;
334 val |= enable ? PINEVIEW_SELF_REFRESH_EN : 0;
335 I915_WRITE(DSPFW3, val);
a7a6c498 336 POSTING_READ(DSPFW3);
5209b1f4
ID		 337 } else if (IS_I945G(dev) || IS_I945GM(dev)) {
338 val = enable ? _MASKED_BIT_ENABLE(FW_BLC_SELF_EN) :
339 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN);
340 I915_WRITE(FW_BLC_SELF, val);
a7a6c498 341 POSTING_READ(FW_BLC_SELF);
5209b1f4
ID		 342 } else if (IS_I915GM(dev)) {
343 val = enable ? _MASKED_BIT_ENABLE(INSTPM_SELF_EN) :
344 _MASKED_BIT_DISABLE(INSTPM_SELF_EN);
345 I915_WRITE(INSTPM, val);
a7a6c498 346 POSTING_READ(INSTPM);
5209b1f4
ID		 347 } else {
348 return;
349 }
b445e3b0 350
5209b1f4
ID		 351 DRM_DEBUG_KMS("memory self-refresh is %s\n",
352 enable ? "enabled" : "disabled");
b445e3b0
ED		 353}
354
fc1ac8de 355
b445e3b0
ED		 356/*
357 * Latency for FIFO fetches is dependent on several factors:
358 * - memory configuration (speed, channels)
359 * - chipset
360 * - current MCH state
361 * It can be fairly high in some situations, so here we assume a fairly
362 * pessimal value. It's a tradeoff between extra memory fetches (if we
363 * set this value too high, the FIFO will fetch frequently to stay full)
364 * and power consumption (set it too low to save power and we might see
365 * FIFO underruns and display "flicker").
366 *
367 * A value of 5us seems to be a good balance; safe for very low end
368 * platforms but not overly aggressive on lower latency configs.
369 */
5aef6003 370static const int pessimal_latency_ns = 5000;
b445e3b0 371
b5004720
VS		 372#define VLV_FIFO_START(dsparb, dsparb2, lo_shift, hi_shift) \
373 ((((dsparb) >> (lo_shift)) & 0xff) | ((((dsparb2) >> (hi_shift)) & 0x1) << 8))
374
375static int vlv_get_fifo_size(struct drm_device *dev,
376 enum pipe pipe, int plane)
377{
fac5e23e 378 struct drm_i915_private *dev_priv = to_i915(dev);
b5004720
VS		 379 int sprite0_start, sprite1_start, size;
380
381 switch (pipe) {
382 uint32_t dsparb, dsparb2, dsparb3;
383 case PIPE_A:
384 dsparb = I915_READ(DSPARB);
385 dsparb2 = I915_READ(DSPARB2);
386 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 0, 0);
387 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 8, 4);
388 break;
389 case PIPE_B:
390 dsparb = I915_READ(DSPARB);
391 dsparb2 = I915_READ(DSPARB2);
392 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 16, 8);
393 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 24, 12);
394 break;
395 case PIPE_C:
396 dsparb2 = I915_READ(DSPARB2);
397 dsparb3 = I915_READ(DSPARB3);
398 sprite0_start = VLV_FIFO_START(dsparb3, dsparb2, 0, 16);
399 sprite1_start = VLV_FIFO_START(dsparb3, dsparb2, 8, 20);
400 break;
401 default:
402 return 0;
403 }
404
405 switch (plane) {
406 case 0:
407 size = sprite0_start;
408 break;
409 case 1:
410 size = sprite1_start - sprite0_start;
411 break;
412 case 2:
413 size = 512 - 1 - sprite1_start;
414 break;
415 default:
416 return 0;
417 }
418
419 DRM_DEBUG_KMS("Pipe %c %s %c FIFO size: %d\n",
420 pipe_name(pipe), plane == 0 ? "primary" : "sprite",
421 plane == 0 ? plane_name(pipe) : sprite_name(pipe, plane - 1),
422 size);
423
424 return size;
425}
426
1fa61106 427static int i9xx_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0 428{
fac5e23e 429 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 430 uint32_t dsparb = I915_READ(DSPARB);
431 int size;
432
433 size = dsparb & 0x7f;
434 if (plane)
435 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
436
437 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
438 plane ? "B" : "A", size);
439
440 return size;
441}
442
feb56b93 443static int i830_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0 444{
fac5e23e 445 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 446 uint32_t dsparb = I915_READ(DSPARB);
447 int size;
448
449 size = dsparb & 0x1ff;
450 if (plane)
451 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
452 size >>= 1; /* Convert to cachelines */
453
454 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
455 plane ? "B" : "A", size);
456
457 return size;
458}
459
1fa61106 460static int i845_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0 461{
fac5e23e 462 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 463 uint32_t dsparb = I915_READ(DSPARB);
464 int size;
465
466 size = dsparb & 0x7f;
467 size >>= 2; /* Convert to cachelines */
468
469 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
470 plane ? "B" : "A",
471 size);
472
473 return size;
474}
475
b445e3b0
ED		 476/* Pineview has different values for various configs */
477static const struct intel_watermark_params pineview_display_wm = {
e0f0273e
VS		 478 .fifo_size = PINEVIEW_DISPLAY_FIFO,
479 .max_wm = PINEVIEW_MAX_WM,
480 .default_wm = PINEVIEW_DFT_WM,
481 .guard_size = PINEVIEW_GUARD_WM,
482 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 483};
484static const struct intel_watermark_params pineview_display_hplloff_wm = {
e0f0273e
VS		 485 .fifo_size = PINEVIEW_DISPLAY_FIFO,
486 .max_wm = PINEVIEW_MAX_WM,
487 .default_wm = PINEVIEW_DFT_HPLLOFF_WM,
488 .guard_size = PINEVIEW_GUARD_WM,
489 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 490};
491static const struct intel_watermark_params pineview_cursor_wm = {
e0f0273e
VS		 492 .fifo_size = PINEVIEW_CURSOR_FIFO,
493 .max_wm = PINEVIEW_CURSOR_MAX_WM,
494 .default_wm = PINEVIEW_CURSOR_DFT_WM,
495 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
496 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 497};
498static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
e0f0273e
VS		 499 .fifo_size = PINEVIEW_CURSOR_FIFO,
500 .max_wm = PINEVIEW_CURSOR_MAX_WM,
501 .default_wm = PINEVIEW_CURSOR_DFT_WM,
502 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
503 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 504};
505static const struct intel_watermark_params g4x_wm_info = {
e0f0273e
VS		 506 .fifo_size = G4X_FIFO_SIZE,
507 .max_wm = G4X_MAX_WM,
508 .default_wm = G4X_MAX_WM,
509 .guard_size = 2,
510 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0
ED		 511};
512static const struct intel_watermark_params g4x_cursor_wm_info = {
e0f0273e
VS		 513 .fifo_size = I965_CURSOR_FIFO,
514 .max_wm = I965_CURSOR_MAX_WM,
515 .default_wm = I965_CURSOR_DFT_WM,
516 .guard_size = 2,
517 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0 518};
b445e3b0 519static const struct intel_watermark_params i965_cursor_wm_info = {
e0f0273e
VS		 520 .fifo_size = I965_CURSOR_FIFO,
521 .max_wm = I965_CURSOR_MAX_WM,
522 .default_wm = I965_CURSOR_DFT_WM,
523 .guard_size = 2,
524 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 525};
526static const struct intel_watermark_params i945_wm_info = {
e0f0273e
VS		 527 .fifo_size = I945_FIFO_SIZE,
528 .max_wm = I915_MAX_WM,
529 .default_wm = 1,
530 .guard_size = 2,
531 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 532};
533static const struct intel_watermark_params i915_wm_info = {
e0f0273e
VS		 534 .fifo_size = I915_FIFO_SIZE,
535 .max_wm = I915_MAX_WM,
536 .default_wm = 1,
537 .guard_size = 2,
538 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0 539};
9d539105 540static const struct intel_watermark_params i830_a_wm_info = {
e0f0273e
VS		 541 .fifo_size = I855GM_FIFO_SIZE,
542 .max_wm = I915_MAX_WM,
543 .default_wm = 1,
544 .guard_size = 2,
545 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0 546};
9d539105
VS		 547static const struct intel_watermark_params i830_bc_wm_info = {
548 .fifo_size = I855GM_FIFO_SIZE,
549 .max_wm = I915_MAX_WM/2,
550 .default_wm = 1,
551 .guard_size = 2,
552 .cacheline_size = I830_FIFO_LINE_SIZE,
553};
feb56b93 554static const struct intel_watermark_params i845_wm_info = {
e0f0273e
VS		 555 .fifo_size = I830_FIFO_SIZE,
556 .max_wm = I915_MAX_WM,
557 .default_wm = 1,
558 .guard_size = 2,
559 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0
ED		 560};
561
b445e3b0
ED		 562/**
563 * intel_calculate_wm - calculate watermark level
564 * @clock_in_khz: pixel clock
565 * @wm: chip FIFO params
ac484963 566 * @cpp: bytes per pixel
b445e3b0
ED		 567 * @latency_ns: memory latency for the platform
568 *
569 * Calculate the watermark level (the level at which the display plane will
570 * start fetching from memory again). Each chip has a different display
571 * FIFO size and allocation, so the caller needs to figure that out and pass
572 * in the correct intel_watermark_params structure.
573 *
574 * As the pixel clock runs, the FIFO will be drained at a rate that depends
575 * on the pixel size. When it reaches the watermark level, it'll start
576 * fetching FIFO line sized based chunks from memory until the FIFO fills
577 * past the watermark point. If the FIFO drains completely, a FIFO underrun
578 * will occur, and a display engine hang could result.
579 */
580static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
581 const struct intel_watermark_params *wm,
ac484963 582 int fifo_size, int cpp,
b445e3b0
ED		 583 unsigned long latency_ns)
584{
585 long entries_required, wm_size;
586
587 /*
588 * Note: we need to make sure we don't overflow for various clock &
589 * latency values.
590 * clocks go from a few thousand to several hundred thousand.
591 * latency is usually a few thousand
592 */
ac484963 593 entries_required = ((clock_in_khz / 1000) * cpp * latency_ns) /
b445e3b0
ED		 594 1000;
595 entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
596
597 DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
598
599 wm_size = fifo_size - (entries_required + wm->guard_size);
600
601 DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
602
603 /* Don't promote wm_size to unsigned... */
604 if (wm_size > (long)wm->max_wm)
605 wm_size = wm->max_wm;
606 if (wm_size <= 0)
607 wm_size = wm->default_wm;
d6feb196
VS		 608
609 /*
610 * Bspec seems to indicate that the value shouldn't be lower than
611 * 'burst size + 1'. Certainly 830 is quite unhappy with low values.
612 * Lets go for 8 which is the burst size since certain platforms
613 * already use a hardcoded 8 (which is what the spec says should be
614 * done).
615 */
616 if (wm_size <= 8)
617 wm_size = 8;
618
b445e3b0
ED		 619 return wm_size;
620}
621
622static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)
623{
624 struct drm_crtc *crtc, *enabled = NULL;
625
70e1e0ec 626 for_each_crtc(dev, crtc) {
3490ea5d 627 if (intel_crtc_active(crtc)) {
b445e3b0
ED		 628 if (enabled)
629 return NULL;
630 enabled = crtc;
631 }
632 }
633
634 return enabled;
635}
636
46ba614c 637static void pineview_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 638{
46ba614c 639 struct drm_device *dev = unused_crtc->dev;
fac5e23e 640 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 641 struct drm_crtc *crtc;
642 const struct cxsr_latency *latency;
643 u32 reg;
644 unsigned long wm;
645
646 latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3,
647 dev_priv->fsb_freq, dev_priv->mem_freq);
648 if (!latency) {
649 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
5209b1f4 650 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 651 return;
652 }
653
654 crtc = single_enabled_crtc(dev);
655 if (crtc) {
7c5f93b0 656 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
ac484963 657 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
7c5f93b0 658 int clock = adjusted_mode->crtc_clock;
b445e3b0
ED		 659
660 /* Display SR */
661 wm = intel_calculate_wm(clock, &pineview_display_wm,
662 pineview_display_wm.fifo_size,
ac484963 663 cpp, latency->display_sr);
b445e3b0
ED		 664 reg = I915_READ(DSPFW1);
665 reg &= ~DSPFW_SR_MASK;
f4998963 666 reg |= FW_WM(wm, SR);
b445e3b0
ED		 667 I915_WRITE(DSPFW1, reg);
668 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
669
670 /* cursor SR */
671 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
672 pineview_display_wm.fifo_size,
ac484963 673 cpp, latency->cursor_sr);
b445e3b0
ED		 674 reg = I915_READ(DSPFW3);
675 reg &= ~DSPFW_CURSOR_SR_MASK;
f4998963 676 reg |= FW_WM(wm, CURSOR_SR);
b445e3b0
ED		 677 I915_WRITE(DSPFW3, reg);
678
679 /* Display HPLL off SR */
680 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
681 pineview_display_hplloff_wm.fifo_size,
ac484963 682 cpp, latency->display_hpll_disable);
b445e3b0
ED		 683 reg = I915_READ(DSPFW3);
684 reg &= ~DSPFW_HPLL_SR_MASK;
f4998963 685 reg |= FW_WM(wm, HPLL_SR);
b445e3b0
ED		 686 I915_WRITE(DSPFW3, reg);
687
688 /* cursor HPLL off SR */
689 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
690 pineview_display_hplloff_wm.fifo_size,
ac484963 691 cpp, latency->cursor_hpll_disable);
b445e3b0
ED		 692 reg = I915_READ(DSPFW3);
693 reg &= ~DSPFW_HPLL_CURSOR_MASK;
f4998963 694 reg |= FW_WM(wm, HPLL_CURSOR);
b445e3b0
ED		 695 I915_WRITE(DSPFW3, reg);
696 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
697
5209b1f4 698 intel_set_memory_cxsr(dev_priv, true);
b445e3b0 699 } else {
5209b1f4 700 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 701 }
702}
703
704static bool g4x_compute_wm0(struct drm_device *dev,
705 int plane,
706 const struct intel_watermark_params *display,
707 int display_latency_ns,
708 const struct intel_watermark_params *cursor,
709 int cursor_latency_ns,
710 int *plane_wm,
711 int *cursor_wm)
712{
713 struct drm_crtc *crtc;
4fe8590a 714 const struct drm_display_mode *adjusted_mode;
ac484963 715 int htotal, hdisplay, clock, cpp;
b445e3b0
ED		 716 int line_time_us, line_count;
717 int entries, tlb_miss;
718
719 crtc = intel_get_crtc_for_plane(dev, plane);
3490ea5d 720 if (!intel_crtc_active(crtc)) {
b445e3b0
ED		 721 *cursor_wm = cursor->guard_size;
722 *plane_wm = display->guard_size;
723 return false;
724 }
725
6e3c9717 726 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 727 clock = adjusted_mode->crtc_clock;
fec8cba3 728 htotal = adjusted_mode->crtc_htotal;
6e3c9717 729 hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 730 cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 731
732 /* Use the small buffer method to calculate plane watermark */
ac484963 733 entries = ((clock * cpp / 1000) * display_latency_ns) / 1000;
b445e3b0
ED		 734 tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
735 if (tlb_miss > 0)
736 entries += tlb_miss;
737 entries = DIV_ROUND_UP(entries, display->cacheline_size);
738 *plane_wm = entries + display->guard_size;
739 if (*plane_wm > (int)display->max_wm)
740 *plane_wm = display->max_wm;
741
742 /* Use the large buffer method to calculate cursor watermark */
922044c9 743 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 744 line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
ac484963 745 entries = line_count * crtc->cursor->state->crtc_w * cpp;
b445e3b0
ED		 746 tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
747 if (tlb_miss > 0)
748 entries += tlb_miss;
749 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
750 *cursor_wm = entries + cursor->guard_size;
751 if (*cursor_wm > (int)cursor->max_wm)
752 *cursor_wm = (int)cursor->max_wm;
753
754 return true;
755}
756
757/*
758 * Check the wm result.
759 *
760 * If any calculated watermark values is larger than the maximum value that
761 * can be programmed into the associated watermark register, that watermark
762 * must be disabled.
763 */
764static bool g4x_check_srwm(struct drm_device *dev,
765 int display_wm, int cursor_wm,
766 const struct intel_watermark_params *display,
767 const struct intel_watermark_params *cursor)
768{
769 DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
770 display_wm, cursor_wm);
771
772 if (display_wm > display->max_wm) {
773 DRM_DEBUG_KMS("display watermark is too large(%d/%ld), disabling\n",
774 display_wm, display->max_wm);
775 return false;
776 }
777
778 if (cursor_wm > cursor->max_wm) {
779 DRM_DEBUG_KMS("cursor watermark is too large(%d/%ld), disabling\n",
780 cursor_wm, cursor->max_wm);
781 return false;
782 }
783
784 if (!(display_wm || cursor_wm)) {
785 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
786 return false;
787 }
788
789 return true;
790}
791
792static bool g4x_compute_srwm(struct drm_device *dev,
793 int plane,
794 int latency_ns,
795 const struct intel_watermark_params *display,
796 const struct intel_watermark_params *cursor,
797 int *display_wm, int *cursor_wm)
798{
799 struct drm_crtc *crtc;
4fe8590a 800 const struct drm_display_mode *adjusted_mode;
ac484963 801 int hdisplay, htotal, cpp, clock;
b445e3b0
ED		 802 unsigned long line_time_us;
803 int line_count, line_size;
804 int small, large;
805 int entries;
806
807 if (!latency_ns) {
808 *display_wm = *cursor_wm = 0;
809 return false;
810 }
811
812 crtc = intel_get_crtc_for_plane(dev, plane);
6e3c9717 813 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 814 clock = adjusted_mode->crtc_clock;
fec8cba3 815 htotal = adjusted_mode->crtc_htotal;
6e3c9717 816 hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 817 cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0 818
922044c9 819 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 820 line_count = (latency_ns / line_time_us + 1000) / 1000;
ac484963 821 line_size = hdisplay * cpp;
b445e3b0
ED		 822
823 /* Use the minimum of the small and large buffer method for primary */
ac484963 824 small = ((clock * cpp / 1000) * latency_ns) / 1000;
b445e3b0
ED		 825 large = line_count * line_size;
826
827 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
828 *display_wm = entries + display->guard_size;
829
830 /* calculate the self-refresh watermark for display cursor */
ac484963 831 entries = line_count * cpp * crtc->cursor->state->crtc_w;
b445e3b0
ED		 832 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
833 *cursor_wm = entries + cursor->guard_size;
834
835 return g4x_check_srwm(dev,
836 *display_wm, *cursor_wm,
837 display, cursor);
838}
839
15665979
VS		 840#define FW_WM_VLV(value, plane) \
841 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK_VLV)
842
0018fda1
VS		 843static void vlv_write_wm_values(struct intel_crtc *crtc,
844 const struct vlv_wm_values *wm)
845{
846 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
847 enum pipe pipe = crtc->pipe;
848
849 I915_WRITE(VLV_DDL(pipe),
850 (wm->ddl[pipe].cursor << DDL_CURSOR_SHIFT) |
851 (wm->ddl[pipe].sprite[1] << DDL_SPRITE_SHIFT(1)) |
852 (wm->ddl[pipe].sprite[0] << DDL_SPRITE_SHIFT(0)) |
853 (wm->ddl[pipe].primary << DDL_PLANE_SHIFT));
854
ae80152d 855 I915_WRITE(DSPFW1,
15665979
VS		 856 FW_WM(wm->sr.plane, SR) |
857 FW_WM(wm->pipe[PIPE_B].cursor, CURSORB) |
858 FW_WM_VLV(wm->pipe[PIPE_B].primary, PLANEB) |
859 FW_WM_VLV(wm->pipe[PIPE_A].primary, PLANEA));
ae80152d 860 I915_WRITE(DSPFW2,
15665979
VS		 861 FW_WM_VLV(wm->pipe[PIPE_A].sprite[1], SPRITEB) |
862 FW_WM(wm->pipe[PIPE_A].cursor, CURSORA) |
863 FW_WM_VLV(wm->pipe[PIPE_A].sprite[0], SPRITEA));
ae80152d 864 I915_WRITE(DSPFW3,
15665979 865 FW_WM(wm->sr.cursor, CURSOR_SR));
ae80152d
VS		 866
867 if (IS_CHERRYVIEW(dev_priv)) {
868 I915_WRITE(DSPFW7_CHV,
15665979
VS		 869 FW_WM_VLV(wm->pipe[PIPE_B].sprite[1], SPRITED) |
870 FW_WM_VLV(wm->pipe[PIPE_B].sprite[0], SPRITEC));
ae80152d 871 I915_WRITE(DSPFW8_CHV,
15665979
VS		 872 FW_WM_VLV(wm->pipe[PIPE_C].sprite[1], SPRITEF) |
873 FW_WM_VLV(wm->pipe[PIPE_C].sprite[0], SPRITEE));
ae80152d 874 I915_WRITE(DSPFW9_CHV,
15665979
VS		 875 FW_WM_VLV(wm->pipe[PIPE_C].primary, PLANEC) |
876 FW_WM(wm->pipe[PIPE_C].cursor, CURSORC));
ae80152d 877 I915_WRITE(DSPHOWM,
15665979
VS		 878 FW_WM(wm->sr.plane >> 9, SR_HI) |
879 FW_WM(wm->pipe[PIPE_C].sprite[1] >> 8, SPRITEF_HI) |
880 FW_WM(wm->pipe[PIPE_C].sprite[0] >> 8, SPRITEE_HI) |
881 FW_WM(wm->pipe[PIPE_C].primary >> 8, PLANEC_HI) |
882 FW_WM(wm->pipe[PIPE_B].sprite[1] >> 8, SPRITED_HI) |
883 FW_WM(wm->pipe[PIPE_B].sprite[0] >> 8, SPRITEC_HI) |
884 FW_WM(wm->pipe[PIPE_B].primary >> 8, PLANEB_HI) |
885 FW_WM(wm->pipe[PIPE_A].sprite[1] >> 8, SPRITEB_HI) |
886 FW_WM(wm->pipe[PIPE_A].sprite[0] >> 8, SPRITEA_HI) |
887 FW_WM(wm->pipe[PIPE_A].primary >> 8, PLANEA_HI));
ae80152d
VS		 888 } else {
889 I915_WRITE(DSPFW7,
15665979
VS		 890 FW_WM_VLV(wm->pipe[PIPE_B].sprite[1], SPRITED) |
891 FW_WM_VLV(wm->pipe[PIPE_B].sprite[0], SPRITEC));
ae80152d 892 I915_WRITE(DSPHOWM,
15665979
VS		 893 FW_WM(wm->sr.plane >> 9, SR_HI) |
894 FW_WM(wm->pipe[PIPE_B].sprite[1] >> 8, SPRITED_HI) |
895 FW_WM(wm->pipe[PIPE_B].sprite[0] >> 8, SPRITEC_HI) |
896 FW_WM(wm->pipe[PIPE_B].primary >> 8, PLANEB_HI) |
897 FW_WM(wm->pipe[PIPE_A].sprite[1] >> 8, SPRITEB_HI) |
898 FW_WM(wm->pipe[PIPE_A].sprite[0] >> 8, SPRITEA_HI) |
899 FW_WM(wm->pipe[PIPE_A].primary >> 8, PLANEA_HI));
ae80152d
VS		 900 }
901
2cb389b7
VS		 902 /* zero (unused) WM1 watermarks */
903 I915_WRITE(DSPFW4, 0);
904 I915_WRITE(DSPFW5, 0);
905 I915_WRITE(DSPFW6, 0);
906 I915_WRITE(DSPHOWM1, 0);
907
ae80152d 908 POSTING_READ(DSPFW1);
0018fda1
VS		 909}
910
15665979
VS		 911#undef FW_WM_VLV
912
6eb1a681
VS		 913enum vlv_wm_level {
914 VLV_WM_LEVEL_PM2,
915 VLV_WM_LEVEL_PM5,
916 VLV_WM_LEVEL_DDR_DVFS,
6eb1a681
VS		 917};
918
262cd2e1
VS		 919/* latency must be in 0.1us units. */
920static unsigned int vlv_wm_method2(unsigned int pixel_rate,
921 unsigned int pipe_htotal,
922 unsigned int horiz_pixels,
ac484963 923 unsigned int cpp,
262cd2e1
VS		 924 unsigned int latency)
925{
926 unsigned int ret;
927
928 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 929 ret = (ret + 1) * horiz_pixels * cpp;
262cd2e1
VS		 930 ret = DIV_ROUND_UP(ret, 64);
931
932 return ret;
933}
934
935static void vlv_setup_wm_latency(struct drm_device *dev)
936{
fac5e23e 937 struct drm_i915_private *dev_priv = to_i915(dev);
262cd2e1
VS		 938
939 /* all latencies in usec */
940 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM2] = 3;
941
58590c14
VS		 942 dev_priv->wm.max_level = VLV_WM_LEVEL_PM2;
943
262cd2e1
VS		 944 if (IS_CHERRYVIEW(dev_priv)) {
945 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM5] = 12;
946 dev_priv->wm.pri_latency[VLV_WM_LEVEL_DDR_DVFS] = 33;
58590c14
VS		 947
948 dev_priv->wm.max_level = VLV_WM_LEVEL_DDR_DVFS;
262cd2e1
VS		 949 }
950}
951
952static uint16_t vlv_compute_wm_level(struct intel_plane *plane,
953 struct intel_crtc *crtc,
954 const struct intel_plane_state *state,
955 int level)
956{
957 struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
ac484963 958 int clock, htotal, cpp, width, wm;
262cd2e1
VS		 959
960 if (dev_priv->wm.pri_latency[level] == 0)
961 return USHRT_MAX;
962
963 if (!state->visible)
964 return 0;
965
ac484963 966 cpp = drm_format_plane_cpp(state->base.fb->pixel_format, 0);
262cd2e1
VS		 967 clock = crtc->config->base.adjusted_mode.crtc_clock;
968 htotal = crtc->config->base.adjusted_mode.crtc_htotal;
969 width = crtc->config->pipe_src_w;
970 if (WARN_ON(htotal == 0))
971 htotal = 1;
972
973 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
974 /*
975 * FIXME the formula gives values that are
976 * too big for the cursor FIFO, and hence we
977 * would never be able to use cursors. For
978 * now just hardcode the watermark.
979 */
980 wm = 63;
981 } else {
ac484963 982 wm = vlv_wm_method2(clock, htotal, width, cpp,
262cd2e1
VS		 983 dev_priv->wm.pri_latency[level] * 10);
984 }
985
986 return min_t(int, wm, USHRT_MAX);
987}
988
54f1b6e1
VS		 989static void vlv_compute_fifo(struct intel_crtc *crtc)
990{
991 struct drm_device *dev = crtc->base.dev;
992 struct vlv_wm_state *wm_state = &crtc->wm_state;
993 struct intel_plane *plane;
994 unsigned int total_rate = 0;
995 const int fifo_size = 512 - 1;
996 int fifo_extra, fifo_left = fifo_size;
997
998 for_each_intel_plane_on_crtc(dev, crtc, plane) {
999 struct intel_plane_state *state =
1000 to_intel_plane_state(plane->base.state);
1001
1002 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
1003 continue;
1004
1005 if (state->visible) {
1006 wm_state->num_active_planes++;
1007 total_rate += drm_format_plane_cpp(state->base.fb->pixel_format, 0);
1008 }
1009 }
1010
1011 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1012 struct intel_plane_state *state =
1013 to_intel_plane_state(plane->base.state);
1014 unsigned int rate;
1015
1016 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
1017 plane->wm.fifo_size = 63;
1018 continue;
1019 }
1020
1021 if (!state->visible) {
1022 plane->wm.fifo_size = 0;
1023 continue;
1024 }
1025
1026 rate = drm_format_plane_cpp(state->base.fb->pixel_format, 0);
1027 plane->wm.fifo_size = fifo_size * rate / total_rate;
1028 fifo_left -= plane->wm.fifo_size;
1029 }
1030
1031 fifo_extra = DIV_ROUND_UP(fifo_left, wm_state->num_active_planes ?: 1);
1032
1033 /* spread the remainder evenly */
1034 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1035 int plane_extra;
1036
1037 if (fifo_left == 0)
1038 break;
1039
1040 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
1041 continue;
1042
1043 /* give it all to the first plane if none are active */
1044 if (plane->wm.fifo_size == 0 &&
1045 wm_state->num_active_planes)
1046 continue;
1047
1048 plane_extra = min(fifo_extra, fifo_left);
1049 plane->wm.fifo_size += plane_extra;
1050 fifo_left -= plane_extra;
1051 }
1052
1053 WARN_ON(fifo_left != 0);
1054}
1055
262cd2e1
VS		 1056static void vlv_invert_wms(struct intel_crtc *crtc)
1057{
1058 struct vlv_wm_state *wm_state = &crtc->wm_state;
1059 int level;
1060
1061 for (level = 0; level < wm_state->num_levels; level++) {
1062 struct drm_device *dev = crtc->base.dev;
1063 const int sr_fifo_size = INTEL_INFO(dev)->num_pipes * 512 - 1;
1064 struct intel_plane *plane;
1065
1066 wm_state->sr[level].plane = sr_fifo_size - wm_state->sr[level].plane;
1067 wm_state->sr[level].cursor = 63 - wm_state->sr[level].cursor;
1068
1069 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1070 switch (plane->base.type) {
1071 int sprite;
1072 case DRM_PLANE_TYPE_CURSOR:
1073 wm_state->wm[level].cursor = plane->wm.fifo_size -
1074 wm_state->wm[level].cursor;
1075 break;
1076 case DRM_PLANE_TYPE_PRIMARY:
1077 wm_state->wm[level].primary = plane->wm.fifo_size -
1078 wm_state->wm[level].primary;
1079 break;
1080 case DRM_PLANE_TYPE_OVERLAY:
1081 sprite = plane->plane;
1082 wm_state->wm[level].sprite[sprite] = plane->wm.fifo_size -
1083 wm_state->wm[level].sprite[sprite];
1084 break;
1085 }
1086 }
1087 }
1088}
1089
26e1fe4f 1090static void vlv_compute_wm(struct intel_crtc *crtc)
262cd2e1
VS		 1091{
1092 struct drm_device *dev = crtc->base.dev;
1093 struct vlv_wm_state *wm_state = &crtc->wm_state;
1094 struct intel_plane *plane;
1095 int sr_fifo_size = INTEL_INFO(dev)->num_pipes * 512 - 1;
1096 int level;
1097
1098 memset(wm_state, 0, sizeof(*wm_state));
1099
852eb00d 1100 wm_state->cxsr = crtc->pipe != PIPE_C && crtc->wm.cxsr_allowed;
58590c14 1101 wm_state->num_levels = to_i915(dev)->wm.max_level + 1;
262cd2e1
VS		 1102
1103 wm_state->num_active_planes = 0;
262cd2e1 1104
54f1b6e1 1105 vlv_compute_fifo(crtc);
262cd2e1
VS		 1106
1107 if (wm_state->num_active_planes != 1)
1108 wm_state->cxsr = false;
1109
1110 if (wm_state->cxsr) {
1111 for (level = 0; level < wm_state->num_levels; level++) {
1112 wm_state->sr[level].plane = sr_fifo_size;
1113 wm_state->sr[level].cursor = 63;
1114 }
1115 }
1116
1117 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1118 struct intel_plane_state *state =
1119 to_intel_plane_state(plane->base.state);
1120
1121 if (!state->visible)
1122 continue;
1123
1124 /* normal watermarks */
1125 for (level = 0; level < wm_state->num_levels; level++) {
1126 int wm = vlv_compute_wm_level(plane, crtc, state, level);
1127 int max_wm = plane->base.type == DRM_PLANE_TYPE_CURSOR ? 63 : 511;
1128
1129 /* hack */
1130 if (WARN_ON(level == 0 && wm > max_wm))
1131 wm = max_wm;
1132
1133 if (wm > plane->wm.fifo_size)
1134 break;
1135
1136 switch (plane->base.type) {
1137 int sprite;
1138 case DRM_PLANE_TYPE_CURSOR:
1139 wm_state->wm[level].cursor = wm;
1140 break;
1141 case DRM_PLANE_TYPE_PRIMARY:
1142 wm_state->wm[level].primary = wm;
1143 break;
1144 case DRM_PLANE_TYPE_OVERLAY:
1145 sprite = plane->plane;
1146 wm_state->wm[level].sprite[sprite] = wm;
1147 break;
1148 }
1149 }
1150
1151 wm_state->num_levels = level;
1152
1153 if (!wm_state->cxsr)
1154 continue;
1155
1156 /* maxfifo watermarks */
1157 switch (plane->base.type) {
1158 int sprite, level;
1159 case DRM_PLANE_TYPE_CURSOR:
1160 for (level = 0; level < wm_state->num_levels; level++)
1161 wm_state->sr[level].cursor =
5a37ed0a 1162 wm_state->wm[level].cursor;
262cd2e1
VS		 1163 break;
1164 case DRM_PLANE_TYPE_PRIMARY:
1165 for (level = 0; level < wm_state->num_levels; level++)
1166 wm_state->sr[level].plane =
1167 min(wm_state->sr[level].plane,
1168 wm_state->wm[level].primary);
1169 break;
1170 case DRM_PLANE_TYPE_OVERLAY:
1171 sprite = plane->plane;
1172 for (level = 0; level < wm_state->num_levels; level++)
1173 wm_state->sr[level].plane =
1174 min(wm_state->sr[level].plane,
1175 wm_state->wm[level].sprite[sprite]);
1176 break;
1177 }
1178 }
1179
1180 /* clear any (partially) filled invalid levels */
58590c14 1181 for (level = wm_state->num_levels; level < to_i915(dev)->wm.max_level + 1; level++) {
262cd2e1
VS		 1182 memset(&wm_state->wm[level], 0, sizeof(wm_state->wm[level]));
1183 memset(&wm_state->sr[level], 0, sizeof(wm_state->sr[level]));
1184 }
1185
1186 vlv_invert_wms(crtc);
1187}
1188
54f1b6e1
VS		 1189#define VLV_FIFO(plane, value) \
1190 (((value) << DSPARB_ ## plane ## _SHIFT_VLV) & DSPARB_ ## plane ## _MASK_VLV)
1191
1192static void vlv_pipe_set_fifo_size(struct intel_crtc *crtc)
1193{
1194 struct drm_device *dev = crtc->base.dev;
1195 struct drm_i915_private *dev_priv = to_i915(dev);
1196 struct intel_plane *plane;
1197 int sprite0_start = 0, sprite1_start = 0, fifo_size = 0;
1198
1199 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1200 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
1201 WARN_ON(plane->wm.fifo_size != 63);
1202 continue;
1203 }
1204
1205 if (plane->base.type == DRM_PLANE_TYPE_PRIMARY)
1206 sprite0_start = plane->wm.fifo_size;
1207 else if (plane->plane == 0)
1208 sprite1_start = sprite0_start + plane->wm.fifo_size;
1209 else
1210 fifo_size = sprite1_start + plane->wm.fifo_size;
1211 }
1212
1213 WARN_ON(fifo_size != 512 - 1);
1214
1215 DRM_DEBUG_KMS("Pipe %c FIFO split %d / %d / %d\n",
1216 pipe_name(crtc->pipe), sprite0_start,
1217 sprite1_start, fifo_size);
1218
1219 switch (crtc->pipe) {
1220 uint32_t dsparb, dsparb2, dsparb3;
1221 case PIPE_A:
1222 dsparb = I915_READ(DSPARB);
1223 dsparb2 = I915_READ(DSPARB2);
1224
1225 dsparb &= ~(VLV_FIFO(SPRITEA, 0xff) |
1226 VLV_FIFO(SPRITEB, 0xff));
1227 dsparb |= (VLV_FIFO(SPRITEA, sprite0_start) |
1228 VLV_FIFO(SPRITEB, sprite1_start));
1229
1230 dsparb2 &= ~(VLV_FIFO(SPRITEA_HI, 0x1) |
1231 VLV_FIFO(SPRITEB_HI, 0x1));
1232 dsparb2 |= (VLV_FIFO(SPRITEA_HI, sprite0_start >> 8) |
1233 VLV_FIFO(SPRITEB_HI, sprite1_start >> 8));
1234
1235 I915_WRITE(DSPARB, dsparb);
1236 I915_WRITE(DSPARB2, dsparb2);
1237 break;
1238 case PIPE_B:
1239 dsparb = I915_READ(DSPARB);
1240 dsparb2 = I915_READ(DSPARB2);
1241
1242 dsparb &= ~(VLV_FIFO(SPRITEC, 0xff) |
1243 VLV_FIFO(SPRITED, 0xff));
1244 dsparb |= (VLV_FIFO(SPRITEC, sprite0_start) |
1245 VLV_FIFO(SPRITED, sprite1_start));
1246
1247 dsparb2 &= ~(VLV_FIFO(SPRITEC_HI, 0xff) |
1248 VLV_FIFO(SPRITED_HI, 0xff));
1249 dsparb2 |= (VLV_FIFO(SPRITEC_HI, sprite0_start >> 8) |
1250 VLV_FIFO(SPRITED_HI, sprite1_start >> 8));
1251
1252 I915_WRITE(DSPARB, dsparb);
1253 I915_WRITE(DSPARB2, dsparb2);
1254 break;
1255 case PIPE_C:
1256 dsparb3 = I915_READ(DSPARB3);
1257 dsparb2 = I915_READ(DSPARB2);
1258
1259 dsparb3 &= ~(VLV_FIFO(SPRITEE, 0xff) |
1260 VLV_FIFO(SPRITEF, 0xff));
1261 dsparb3 |= (VLV_FIFO(SPRITEE, sprite0_start) |
1262 VLV_FIFO(SPRITEF, sprite1_start));
1263
1264 dsparb2 &= ~(VLV_FIFO(SPRITEE_HI, 0xff) |
1265 VLV_FIFO(SPRITEF_HI, 0xff));
1266 dsparb2 |= (VLV_FIFO(SPRITEE_HI, sprite0_start >> 8) |
1267 VLV_FIFO(SPRITEF_HI, sprite1_start >> 8));
1268
1269 I915_WRITE(DSPARB3, dsparb3);
1270 I915_WRITE(DSPARB2, dsparb2);
1271 break;
1272 default:
1273 break;
1274 }
1275}
1276
1277#undef VLV_FIFO
1278
262cd2e1
VS		 1279static void vlv_merge_wm(struct drm_device *dev,
1280 struct vlv_wm_values *wm)
1281{
1282 struct intel_crtc *crtc;
1283 int num_active_crtcs = 0;
1284
58590c14 1285 wm->level = to_i915(dev)->wm.max_level;
262cd2e1
VS		 1286 wm->cxsr = true;
1287
1288 for_each_intel_crtc(dev, crtc) {
1289 const struct vlv_wm_state *wm_state = &crtc->wm_state;
1290
1291 if (!crtc->active)
1292 continue;
1293
1294 if (!wm_state->cxsr)
1295 wm->cxsr = false;
1296
1297 num_active_crtcs++;
1298 wm->level = min_t(int, wm->level, wm_state->num_levels - 1);
1299 }
1300
1301 if (num_active_crtcs != 1)
1302 wm->cxsr = false;
1303
6f9c784b
VS		 1304 if (num_active_crtcs > 1)
1305 wm->level = VLV_WM_LEVEL_PM2;
1306
262cd2e1
VS		 1307 for_each_intel_crtc(dev, crtc) {
1308 struct vlv_wm_state *wm_state = &crtc->wm_state;
1309 enum pipe pipe = crtc->pipe;
1310
1311 if (!crtc->active)
1312 continue;
1313
1314 wm->pipe[pipe] = wm_state->wm[wm->level];
1315 if (wm->cxsr)
1316 wm->sr = wm_state->sr[wm->level];
1317
1318 wm->ddl[pipe].primary = DDL_PRECISION_HIGH | 2;
1319 wm->ddl[pipe].sprite[0] = DDL_PRECISION_HIGH | 2;
1320 wm->ddl[pipe].sprite[1] = DDL_PRECISION_HIGH | 2;
1321 wm->ddl[pipe].cursor = DDL_PRECISION_HIGH | 2;
1322 }
1323}
1324
1325static void vlv_update_wm(struct drm_crtc *crtc)
1326{
1327 struct drm_device *dev = crtc->dev;
fac5e23e 1328 struct drm_i915_private *dev_priv = to_i915(dev);
262cd2e1
VS		 1329 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1330 enum pipe pipe = intel_crtc->pipe;
1331 struct vlv_wm_values wm = {};
1332
26e1fe4f 1333 vlv_compute_wm(intel_crtc);
262cd2e1
VS		 1334 vlv_merge_wm(dev, &wm);
1335
54f1b6e1
VS		 1336 if (memcmp(&dev_priv->wm.vlv, &wm, sizeof(wm)) == 0) {
1337 /* FIXME should be part of crtc atomic commit */
1338 vlv_pipe_set_fifo_size(intel_crtc);
262cd2e1 1339 return;
54f1b6e1 1340 }
262cd2e1
VS		 1341
1342 if (wm.level < VLV_WM_LEVEL_DDR_DVFS &&
1343 dev_priv->wm.vlv.level >= VLV_WM_LEVEL_DDR_DVFS)
1344 chv_set_memory_dvfs(dev_priv, false);
1345
1346 if (wm.level < VLV_WM_LEVEL_PM5 &&
1347 dev_priv->wm.vlv.level >= VLV_WM_LEVEL_PM5)
1348 chv_set_memory_pm5(dev_priv, false);
1349
852eb00d 1350 if (!wm.cxsr && dev_priv->wm.vlv.cxsr)
262cd2e1 1351 intel_set_memory_cxsr(dev_priv, false);
262cd2e1 1352
54f1b6e1
VS		 1353 /* FIXME should be part of crtc atomic commit */
1354 vlv_pipe_set_fifo_size(intel_crtc);
1355
262cd2e1
VS		 1356 vlv_write_wm_values(intel_crtc, &wm);
1357
1358 DRM_DEBUG_KMS("Setting FIFO watermarks - %c: plane=%d, cursor=%d, "
1359 "sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n",
1360 pipe_name(pipe), wm.pipe[pipe].primary, wm.pipe[pipe].cursor,
1361 wm.pipe[pipe].sprite[0], wm.pipe[pipe].sprite[1],
1362 wm.sr.plane, wm.sr.cursor, wm.level, wm.cxsr);
1363
852eb00d 1364 if (wm.cxsr && !dev_priv->wm.vlv.cxsr)
262cd2e1 1365 intel_set_memory_cxsr(dev_priv, true);
262cd2e1
VS		 1366
1367 if (wm.level >= VLV_WM_LEVEL_PM5 &&
1368 dev_priv->wm.vlv.level < VLV_WM_LEVEL_PM5)
1369 chv_set_memory_pm5(dev_priv, true);
1370
1371 if (wm.level >= VLV_WM_LEVEL_DDR_DVFS &&
1372 dev_priv->wm.vlv.level < VLV_WM_LEVEL_DDR_DVFS)
1373 chv_set_memory_dvfs(dev_priv, true);
1374
1375 dev_priv->wm.vlv = wm;
3c2777fd
VS		 1376}
1377
ae80152d
VS		 1378#define single_plane_enabled(mask) is_power_of_2(mask)
1379
46ba614c 1380static void g4x_update_wm(struct drm_crtc *crtc)
b445e3b0 1381{
46ba614c 1382 struct drm_device *dev = crtc->dev;
b445e3b0 1383 static const int sr_latency_ns = 12000;
fac5e23e 1384 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 1385 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
1386 int plane_sr, cursor_sr;
1387 unsigned int enabled = 0;
9858425c 1388 bool cxsr_enabled;
b445e3b0 1389
51cea1f4 1390 if (g4x_compute_wm0(dev, PIPE_A,
5aef6003
CW		 1391 &g4x_wm_info, pessimal_latency_ns,
1392 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1393 &planea_wm, &cursora_wm))
51cea1f4 1394 enabled |= 1 << PIPE_A;
b445e3b0 1395
51cea1f4 1396 if (g4x_compute_wm0(dev, PIPE_B,
5aef6003
CW		 1397 &g4x_wm_info, pessimal_latency_ns,
1398 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1399 &planeb_wm, &cursorb_wm))
51cea1f4 1400 enabled |= 1 << PIPE_B;
b445e3b0 1401
b445e3b0
ED		 1402 if (single_plane_enabled(enabled) &&
1403 g4x_compute_srwm(dev, ffs(enabled) - 1,
1404 sr_latency_ns,
1405 &g4x_wm_info,
1406 &g4x_cursor_wm_info,
52bd02d8 1407 &plane_sr, &cursor_sr)) {
9858425c 1408 cxsr_enabled = true;
52bd02d8 1409 } else {
9858425c 1410 cxsr_enabled = false;
5209b1f4 1411 intel_set_memory_cxsr(dev_priv, false);
52bd02d8
CW		 1412 plane_sr = cursor_sr = 0;
1413 }
b445e3b0 1414
a5043453
VS		 1415 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, "
1416 "B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
b445e3b0
ED		 1417 planea_wm, cursora_wm,
1418 planeb_wm, cursorb_wm,
1419 plane_sr, cursor_sr);
1420
1421 I915_WRITE(DSPFW1,
f4998963
VS		 1422 FW_WM(plane_sr, SR) |
1423 FW_WM(cursorb_wm, CURSORB) |
1424 FW_WM(planeb_wm, PLANEB) |
1425 FW_WM(planea_wm, PLANEA));
b445e3b0 1426 I915_WRITE(DSPFW2,
8c919b28 1427 (I915_READ(DSPFW2) & ~DSPFW_CURSORA_MASK) |
f4998963 1428 FW_WM(cursora_wm, CURSORA));
b445e3b0
ED		 1429 /* HPLL off in SR has some issues on G4x... disable it */
1430 I915_WRITE(DSPFW3,
8c919b28 1431 (I915_READ(DSPFW3) & ~(DSPFW_HPLL_SR_EN | DSPFW_CURSOR_SR_MASK)) |
f4998963 1432 FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1433
1434 if (cxsr_enabled)
1435 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1436}
1437
46ba614c 1438static void i965_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1439{
46ba614c 1440 struct drm_device *dev = unused_crtc->dev;
fac5e23e 1441 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 1442 struct drm_crtc *crtc;
1443 int srwm = 1;
1444 int cursor_sr = 16;
9858425c 1445 bool cxsr_enabled;
b445e3b0
ED		 1446
1447 /* Calc sr entries for one plane configs */
1448 crtc = single_enabled_crtc(dev);
1449 if (crtc) {
1450 /* self-refresh has much higher latency */
1451 static const int sr_latency_ns = 12000;
124abe07 1452 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1453 int clock = adjusted_mode->crtc_clock;
fec8cba3 1454 int htotal = adjusted_mode->crtc_htotal;
6e3c9717 1455 int hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 1456 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 1457 unsigned long line_time_us;
1458 int entries;
1459
922044c9 1460 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1461
1462 /* Use ns/us then divide to preserve precision */
1463 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1464 cpp * hdisplay;
b445e3b0
ED		 1465 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
1466 srwm = I965_FIFO_SIZE - entries;
1467 if (srwm < 0)
1468 srwm = 1;
1469 srwm &= 0x1ff;
1470 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
1471 entries, srwm);
1472
1473 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1474 cpp * crtc->cursor->state->crtc_w;
b445e3b0
ED		 1475 entries = DIV_ROUND_UP(entries,
1476 i965_cursor_wm_info.cacheline_size);
1477 cursor_sr = i965_cursor_wm_info.fifo_size -
1478 (entries + i965_cursor_wm_info.guard_size);
1479
1480 if (cursor_sr > i965_cursor_wm_info.max_wm)
1481 cursor_sr = i965_cursor_wm_info.max_wm;
1482
1483 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
1484 "cursor %d\n", srwm, cursor_sr);
1485
9858425c 1486 cxsr_enabled = true;
b445e3b0 1487 } else {
9858425c 1488 cxsr_enabled = false;
b445e3b0 1489 /* Turn off self refresh if both pipes are enabled */
5209b1f4 1490 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1491 }
1492
1493 DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
1494 srwm);
1495
1496 /* 965 has limitations... */
f4998963
VS		 1497 I915_WRITE(DSPFW1, FW_WM(srwm, SR) |
1498 FW_WM(8, CURSORB) |
1499 FW_WM(8, PLANEB) |
1500 FW_WM(8, PLANEA));
1501 I915_WRITE(DSPFW2, FW_WM(8, CURSORA) |
1502 FW_WM(8, PLANEC_OLD));
b445e3b0 1503 /* update cursor SR watermark */
f4998963 1504 I915_WRITE(DSPFW3, FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1505
1506 if (cxsr_enabled)
1507 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1508}
1509
f4998963
VS		 1510#undef FW_WM
1511
46ba614c 1512static void i9xx_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1513{
46ba614c 1514 struct drm_device *dev = unused_crtc->dev;
fac5e23e 1515 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0
ED		 1516 const struct intel_watermark_params *wm_info;
1517 uint32_t fwater_lo;
1518 uint32_t fwater_hi;
1519 int cwm, srwm = 1;
1520 int fifo_size;
1521 int planea_wm, planeb_wm;
1522 struct drm_crtc *crtc, *enabled = NULL;
1523
1524 if (IS_I945GM(dev))
1525 wm_info = &i945_wm_info;
1526 else if (!IS_GEN2(dev))
1527 wm_info = &i915_wm_info;
1528 else
9d539105 1529 wm_info = &i830_a_wm_info;
b445e3b0
ED		 1530
1531 fifo_size = dev_priv->display.get_fifo_size(dev, 0);
1532 crtc = intel_get_crtc_for_plane(dev, 0);
3490ea5d 1533 if (intel_crtc_active(crtc)) {
241bfc38 1534 const struct drm_display_mode *adjusted_mode;
ac484963 1535 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b9e0bda3
CW		 1536 if (IS_GEN2(dev))
1537 cpp = 4;
1538
6e3c9717 1539 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1540 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1541 wm_info, fifo_size, cpp,
5aef6003 1542 pessimal_latency_ns);
b445e3b0 1543 enabled = crtc;
9d539105 1544 } else {
b445e3b0 1545 planea_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1546 if (planea_wm > (long)wm_info->max_wm)
1547 planea_wm = wm_info->max_wm;
1548 }
1549
1550 if (IS_GEN2(dev))
1551 wm_info = &i830_bc_wm_info;
b445e3b0
ED		 1552
1553 fifo_size = dev_priv->display.get_fifo_size(dev, 1);
1554 crtc = intel_get_crtc_for_plane(dev, 1);
3490ea5d 1555 if (intel_crtc_active(crtc)) {
241bfc38 1556 const struct drm_display_mode *adjusted_mode;
ac484963 1557 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b9e0bda3
CW		 1558 if (IS_GEN2(dev))
1559 cpp = 4;
1560
6e3c9717 1561 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1562 planeb_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1563 wm_info, fifo_size, cpp,
5aef6003 1564 pessimal_latency_ns);
b445e3b0
ED		 1565 if (enabled == NULL)
1566 enabled = crtc;
1567 else
1568 enabled = NULL;
9d539105 1569 } else {
b445e3b0 1570 planeb_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1571 if (planeb_wm > (long)wm_info->max_wm)
1572 planeb_wm = wm_info->max_wm;
1573 }
b445e3b0
ED		 1574
1575 DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
1576
2ab1bc9d 1577 if (IS_I915GM(dev) && enabled) {
2ff8fde1 1578 struct drm_i915_gem_object *obj;
2ab1bc9d 1579
59bea882 1580 obj = intel_fb_obj(enabled->primary->state->fb);
2ab1bc9d
DV		 1581
1582 /* self-refresh seems busted with untiled */
2ff8fde1 1583 if (obj->tiling_mode == I915_TILING_NONE)
2ab1bc9d
DV		 1584 enabled = NULL;
1585 }
1586
b445e3b0
ED		 1587 /*
1588 * Overlay gets an aggressive default since video jitter is bad.
1589 */
1590 cwm = 2;
1591
1592 /* Play safe and disable self-refresh before adjusting watermarks. */
5209b1f4 1593 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1594
1595 /* Calc sr entries for one plane configs */
1596 if (HAS_FW_BLC(dev) && enabled) {
1597 /* self-refresh has much higher latency */
1598 static const int sr_latency_ns = 6000;
124abe07 1599 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(enabled)->config->base.adjusted_mode;
241bfc38 1600 int clock = adjusted_mode->crtc_clock;
fec8cba3 1601 int htotal = adjusted_mode->crtc_htotal;
6e3c9717 1602 int hdisplay = to_intel_crtc(enabled)->config->pipe_src_w;
ac484963 1603 int cpp = drm_format_plane_cpp(enabled->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 1604 unsigned long line_time_us;
1605 int entries;
1606
922044c9 1607 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1608
1609 /* Use ns/us then divide to preserve precision */
1610 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1611 cpp * hdisplay;
b445e3b0
ED		 1612 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
1613 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
1614 srwm = wm_info->fifo_size - entries;
1615 if (srwm < 0)
1616 srwm = 1;
1617
1618 if (IS_I945G(dev) || IS_I945GM(dev))
1619 I915_WRITE(FW_BLC_SELF,
1620 FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
1621 else if (IS_I915GM(dev))
1622 I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
1623 }
1624
1625 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
1626 planea_wm, planeb_wm, cwm, srwm);
1627
1628 fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
1629 fwater_hi = (cwm & 0x1f);
1630
1631 /* Set request length to 8 cachelines per fetch */
1632 fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
1633 fwater_hi = fwater_hi | (1 << 8);
1634
1635 I915_WRITE(FW_BLC, fwater_lo);
1636 I915_WRITE(FW_BLC2, fwater_hi);
1637
5209b1f4
ID		 1638 if (enabled)
1639 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1640}
1641
feb56b93 1642static void i845_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1643{
46ba614c 1644 struct drm_device *dev = unused_crtc->dev;
fac5e23e 1645 struct drm_i915_private *dev_priv = to_i915(dev);
b445e3b0 1646 struct drm_crtc *crtc;
241bfc38 1647 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1648 uint32_t fwater_lo;
1649 int planea_wm;
1650
1651 crtc = single_enabled_crtc(dev);
1652 if (crtc == NULL)
1653 return;
1654
6e3c9717 1655 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1656 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
feb56b93 1657 &i845_wm_info,
b445e3b0 1658 dev_priv->display.get_fifo_size(dev, 0),
5aef6003 1659 4, pessimal_latency_ns);
b445e3b0
ED		 1660 fwater_lo = I915_READ(FW_BLC) & ~0xfff;
1661 fwater_lo |= (3<<8) | planea_wm;
1662
1663 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
1664
1665 I915_WRITE(FW_BLC, fwater_lo);
1666}
1667
8cfb3407 1668uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config)
801bcfff 1669{
fd4daa9c 1670 uint32_t pixel_rate;
801bcfff 1671
8cfb3407 1672 pixel_rate = pipe_config->base.adjusted_mode.crtc_clock;
801bcfff
PZ		 1673
1674 /* We only use IF-ID interlacing. If we ever use PF-ID we'll need to
1675 * adjust the pixel_rate here. */
1676
8cfb3407 1677 if (pipe_config->pch_pfit.enabled) {
801bcfff 1678 uint64_t pipe_w, pipe_h, pfit_w, pfit_h;
8cfb3407
VS		 1679 uint32_t pfit_size = pipe_config->pch_pfit.size;
1680
1681 pipe_w = pipe_config->pipe_src_w;
1682 pipe_h = pipe_config->pipe_src_h;
801bcfff 1683
801bcfff
PZ		 1684 pfit_w = (pfit_size >> 16) & 0xFFFF;
1685 pfit_h = pfit_size & 0xFFFF;
1686 if (pipe_w < pfit_w)
1687 pipe_w = pfit_w;
1688 if (pipe_h < pfit_h)
1689 pipe_h = pfit_h;
1690
15126882
MR		 1691 if (WARN_ON(!pfit_w || !pfit_h))
1692 return pixel_rate;
1693
801bcfff
PZ		 1694 pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h,
1695 pfit_w * pfit_h);
1696 }
1697
1698 return pixel_rate;
1699}
1700
37126462 1701/* latency must be in 0.1us units. */
ac484963 1702static uint32_t ilk_wm_method1(uint32_t pixel_rate, uint8_t cpp, uint32_t latency)
801bcfff
PZ		 1703{
1704 uint64_t ret;
1705
3312ba65
VS		 1706 if (WARN(latency == 0, "Latency value missing\n"))
1707 return UINT_MAX;
1708
ac484963 1709 ret = (uint64_t) pixel_rate * cpp * latency;
801bcfff
PZ		 1710 ret = DIV_ROUND_UP_ULL(ret, 64 * 10000) + 2;
1711
1712 return ret;
1713}
1714
37126462 1715/* latency must be in 0.1us units. */
23297044 1716static uint32_t ilk_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
ac484963 1717 uint32_t horiz_pixels, uint8_t cpp,
801bcfff
PZ		 1718 uint32_t latency)
1719{
1720 uint32_t ret;
1721
3312ba65
VS		 1722 if (WARN(latency == 0, "Latency value missing\n"))
1723 return UINT_MAX;
15126882
MR		 1724 if (WARN_ON(!pipe_htotal))
1725 return UINT_MAX;
3312ba65 1726
801bcfff 1727 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 1728 ret = (ret + 1) * horiz_pixels * cpp;
801bcfff
PZ		 1729 ret = DIV_ROUND_UP(ret, 64) + 2;
1730 return ret;
1731}
1732
23297044 1733static uint32_t ilk_wm_fbc(uint32_t pri_val, uint32_t horiz_pixels,
ac484963 1734 uint8_t cpp)
cca32e9a 1735{
15126882
MR		 1736 /*
1737 * Neither of these should be possible since this function shouldn't be
1738 * called if the CRTC is off or the plane is invisible. But let's be
1739 * extra paranoid to avoid a potential divide-by-zero if we screw up
1740 * elsewhere in the driver.
1741 */
ac484963 1742 if (WARN_ON(!cpp))
15126882
MR		 1743 return 0;
1744 if (WARN_ON(!horiz_pixels))
1745 return 0;
1746
ac484963 1747 return DIV_ROUND_UP(pri_val * 64, horiz_pixels * cpp) + 2;
cca32e9a
PZ		 1748}
1749
820c1980 1750struct ilk_wm_maximums {
cca32e9a
PZ		 1751 uint16_t pri;
1752 uint16_t spr;
1753 uint16_t cur;
1754 uint16_t fbc;
1755};
1756
37126462
VS		 1757/*
1758 * For both WM_PIPE and WM_LP.
1759 * mem_value must be in 0.1us units.
1760 */
7221fc33 1761static uint32_t ilk_compute_pri_wm(const struct intel_crtc_state *cstate,
43d59eda 1762 const struct intel_plane_state *pstate,
cca32e9a
PZ		 1763 uint32_t mem_value,
1764 bool is_lp)
801bcfff 1765{
ac484963
VS		 1766 int cpp = pstate->base.fb ?
1767 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
cca32e9a
PZ		 1768 uint32_t method1, method2;
1769
7221fc33 1770 if (!cstate->base.active || !pstate->visible)
801bcfff
PZ		 1771 return 0;
1772
ac484963 1773 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
cca32e9a
PZ		 1774
1775 if (!is_lp)
1776 return method1;
1777
7221fc33
MR		 1778 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1779 cstate->base.adjusted_mode.crtc_htotal,
43d59eda 1780 drm_rect_width(&pstate->dst),
ac484963 1781 cpp, mem_value);
cca32e9a
PZ		 1782
1783 return min(method1, method2);
801bcfff
PZ		 1784}
1785
37126462
VS		 1786/*
1787 * For both WM_PIPE and WM_LP.
1788 * mem_value must be in 0.1us units.
1789 */
7221fc33 1790static uint32_t ilk_compute_spr_wm(const struct intel_crtc_state *cstate,
43d59eda 1791 const struct intel_plane_state *pstate,
801bcfff
PZ		 1792 uint32_t mem_value)
1793{
ac484963
VS		 1794 int cpp = pstate->base.fb ?
1795 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
801bcfff
PZ		 1796 uint32_t method1, method2;
1797
7221fc33 1798 if (!cstate->base.active || !pstate->visible)
801bcfff
PZ		 1799 return 0;
1800
ac484963 1801 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
7221fc33
MR		 1802 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1803 cstate->base.adjusted_mode.crtc_htotal,
43d59eda 1804 drm_rect_width(&pstate->dst),
ac484963 1805 cpp, mem_value);
801bcfff
PZ		 1806 return min(method1, method2);
1807}
1808
37126462
VS		 1809/*
1810 * For both WM_PIPE and WM_LP.
1811 * mem_value must be in 0.1us units.
1812 */
7221fc33 1813static uint32_t ilk_compute_cur_wm(const struct intel_crtc_state *cstate,
43d59eda 1814 const struct intel_plane_state *pstate,
801bcfff
PZ		 1815 uint32_t mem_value)
1816{
b2435692
MR		 1817 /*
1818 * We treat the cursor plane as always-on for the purposes of watermark
1819 * calculation. Until we have two-stage watermark programming merged,
1820 * this is necessary to avoid flickering.
1821 */
1822 int cpp = 4;
1823 int width = pstate->visible ? pstate->base.crtc_w : 64;
43d59eda 1824
b2435692 1825 if (!cstate->base.active)
801bcfff
PZ		 1826 return 0;
1827
7221fc33
MR		 1828 return ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1829 cstate->base.adjusted_mode.crtc_htotal,
b2435692 1830 width, cpp, mem_value);
801bcfff
PZ		 1831}
1832
cca32e9a 1833/* Only for WM_LP. */
7221fc33 1834static uint32_t ilk_compute_fbc_wm(const struct intel_crtc_state *cstate,
43d59eda 1835 const struct intel_plane_state *pstate,
1fda9882 1836 uint32_t pri_val)
cca32e9a 1837{
ac484963
VS		 1838 int cpp = pstate->base.fb ?
1839 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
43d59eda 1840
7221fc33 1841 if (!cstate->base.active || !pstate->visible)
cca32e9a
PZ		 1842 return 0;
1843
ac484963 1844 return ilk_wm_fbc(pri_val, drm_rect_width(&pstate->dst), cpp);
cca32e9a
PZ		 1845}
1846
158ae64f
VS		 1847static unsigned int ilk_display_fifo_size(const struct drm_device *dev)
1848{
416f4727
VS		 1849 if (INTEL_INFO(dev)->gen >= 8)
1850 return 3072;
1851 else if (INTEL_INFO(dev)->gen >= 7)
158ae64f
VS		 1852 return 768;
1853 else
1854 return 512;
1855}
1856
4e975081
VS		 1857static unsigned int ilk_plane_wm_reg_max(const struct drm_device *dev,
1858 int level, bool is_sprite)
1859{
1860 if (INTEL_INFO(dev)->gen >= 8)
1861 /* BDW primary/sprite plane watermarks */
1862 return level == 0 ? 255 : 2047;
1863 else if (INTEL_INFO(dev)->gen >= 7)
1864 /* IVB/HSW primary/sprite plane watermarks */
1865 return level == 0 ? 127 : 1023;
1866 else if (!is_sprite)
1867 /* ILK/SNB primary plane watermarks */
1868 return level == 0 ? 127 : 511;
1869 else
1870 /* ILK/SNB sprite plane watermarks */
1871 return level == 0 ? 63 : 255;
1872}
1873
1874static unsigned int ilk_cursor_wm_reg_max(const struct drm_device *dev,
1875 int level)
1876{
1877 if (INTEL_INFO(dev)->gen >= 7)
1878 return level == 0 ? 63 : 255;
1879 else
1880 return level == 0 ? 31 : 63;
1881}
1882
1883static unsigned int ilk_fbc_wm_reg_max(const struct drm_device *dev)
1884{
1885 if (INTEL_INFO(dev)->gen >= 8)
1886 return 31;
1887 else
1888 return 15;
1889}
1890
158ae64f
VS		 1891/* Calculate the maximum primary/sprite plane watermark */
1892static unsigned int ilk_plane_wm_max(const struct drm_device *dev,
1893 int level,
240264f4 1894 const struct intel_wm_config *config,
158ae64f
VS		 1895 enum intel_ddb_partitioning ddb_partitioning,
1896 bool is_sprite)
1897{
1898 unsigned int fifo_size = ilk_display_fifo_size(dev);
158ae64f
VS		 1899
1900 /* if sprites aren't enabled, sprites get nothing */
240264f4 1901 if (is_sprite && !config->sprites_enabled)
158ae64f
VS		 1902 return 0;
1903
1904 /* HSW allows LP1+ watermarks even with multiple pipes */
240264f4 1905 if (level == 0 || config->num_pipes_active > 1) {
158ae64f
VS		 1906 fifo_size /= INTEL_INFO(dev)->num_pipes;
1907
1908 /*
1909 * For some reason the non self refresh
1910 * FIFO size is only half of the self
1911 * refresh FIFO size on ILK/SNB.
1912 */
1913 if (INTEL_INFO(dev)->gen <= 6)
1914 fifo_size /= 2;
1915 }
1916
240264f4 1917 if (config->sprites_enabled) {
158ae64f
VS		 1918 /* level 0 is always calculated with 1:1 split */
1919 if (level > 0 && ddb_partitioning == INTEL_DDB_PART_5_6) {
1920 if (is_sprite)
1921 fifo_size *= 5;
1922 fifo_size /= 6;
1923 } else {
1924 fifo_size /= 2;
1925 }
1926 }
1927
1928 /* clamp to max that the registers can hold */
4e975081 1929 return min(fifo_size, ilk_plane_wm_reg_max(dev, level, is_sprite));
158ae64f
VS		 1930}
1931
1932/* Calculate the maximum cursor plane watermark */
1933static unsigned int ilk_cursor_wm_max(const struct drm_device *dev,
240264f4
VS		 1934 int level,
1935 const struct intel_wm_config *config)
158ae64f
VS		 1936{
1937 /* HSW LP1+ watermarks w/ multiple pipes */
240264f4 1938 if (level > 0 && config->num_pipes_active > 1)
158ae64f
VS		 1939 return 64;
1940
1941 /* otherwise just report max that registers can hold */
4e975081 1942 return ilk_cursor_wm_reg_max(dev, level);
158ae64f
VS		 1943}
1944
d34ff9c6 1945static void ilk_compute_wm_maximums(const struct drm_device *dev,
34982fe1
VS		 1946 int level,
1947 const struct intel_wm_config *config,
1948 enum intel_ddb_partitioning ddb_partitioning,
820c1980 1949 struct ilk_wm_maximums *max)
158ae64f 1950{
240264f4
VS		 1951 max->pri = ilk_plane_wm_max(dev, level, config, ddb_partitioning, false);
1952 max->spr = ilk_plane_wm_max(dev, level, config, ddb_partitioning, true);
1953 max->cur = ilk_cursor_wm_max(dev, level, config);
4e975081 1954 max->fbc = ilk_fbc_wm_reg_max(dev);
158ae64f
VS		 1955}
1956
a3cb4048
VS		 1957static void ilk_compute_wm_reg_maximums(struct drm_device *dev,
1958 int level,
1959 struct ilk_wm_maximums *max)
1960{
1961 max->pri = ilk_plane_wm_reg_max(dev, level, false);
1962 max->spr = ilk_plane_wm_reg_max(dev, level, true);
1963 max->cur = ilk_cursor_wm_reg_max(dev, level);
1964 max->fbc = ilk_fbc_wm_reg_max(dev);
1965}
1966
d9395655 1967static bool ilk_validate_wm_level(int level,
820c1980 1968 const struct ilk_wm_maximums *max,
d9395655 1969 struct intel_wm_level *result)
a9786a11
VS		 1970{
1971 bool ret;
1972
1973 /* already determined to be invalid? */
1974 if (!result->enable)
1975 return false;
1976
1977 result->enable = result->pri_val <= max->pri &&
1978 result->spr_val <= max->spr &&
1979 result->cur_val <= max->cur;
1980
1981 ret = result->enable;
1982
1983 /*
1984 * HACK until we can pre-compute everything,
1985 * and thus fail gracefully if LP0 watermarks
1986 * are exceeded...
1987 */
1988 if (level == 0 && !result->enable) {
1989 if (result->pri_val > max->pri)
1990 DRM_DEBUG_KMS("Primary WM%d too large %u (max %u)\n",
1991 level, result->pri_val, max->pri);
1992 if (result->spr_val > max->spr)
1993 DRM_DEBUG_KMS("Sprite WM%d too large %u (max %u)\n",
1994 level, result->spr_val, max->spr);
1995 if (result->cur_val > max->cur)
1996 DRM_DEBUG_KMS("Cursor WM%d too large %u (max %u)\n",
1997 level, result->cur_val, max->cur);
1998
1999 result->pri_val = min_t(uint32_t, result->pri_val, max->pri);
2000 result->spr_val = min_t(uint32_t, result->spr_val, max->spr);
2001 result->cur_val = min_t(uint32_t, result->cur_val, max->cur);
2002 result->enable = true;
2003 }
2004
a9786a11
VS		 2005 return ret;
2006}
2007
d34ff9c6 2008static void ilk_compute_wm_level(const struct drm_i915_private *dev_priv,
43d59eda 2009 const struct intel_crtc *intel_crtc,
6f5ddd17 2010 int level,
7221fc33 2011 struct intel_crtc_state *cstate,
86c8bbbe
MR		 2012 struct intel_plane_state *pristate,
2013 struct intel_plane_state *sprstate,
2014 struct intel_plane_state *curstate,
1fd527cc 2015 struct intel_wm_level *result)
6f5ddd17
VS		 2016{
2017 uint16_t pri_latency = dev_priv->wm.pri_latency[level];
2018 uint16_t spr_latency = dev_priv->wm.spr_latency[level];
2019 uint16_t cur_latency = dev_priv->wm.cur_latency[level];
2020
2021 /* WM1+ latency values stored in 0.5us units */
2022 if (level > 0) {
2023 pri_latency *= 5;
2024 spr_latency *= 5;
2025 cur_latency *= 5;
2026 }
2027
e3bddded
ML		 2028 if (pristate) {
2029 result->pri_val = ilk_compute_pri_wm(cstate, pristate,
2030 pri_latency, level);
2031 result->fbc_val = ilk_compute_fbc_wm(cstate, pristate, result->pri_val);
2032 }
2033
2034 if (sprstate)
2035 result->spr_val = ilk_compute_spr_wm(cstate, sprstate, spr_latency);
2036
2037 if (curstate)
2038 result->cur_val = ilk_compute_cur_wm(cstate, curstate, cur_latency);
2039
6f5ddd17
VS		 2040 result->enable = true;
2041}
2042
801bcfff 2043static uint32_t
532f7a7f 2044hsw_compute_linetime_wm(const struct intel_crtc_state *cstate)
1f8eeabf 2045{
532f7a7f
VS		 2046 const struct intel_atomic_state *intel_state =
2047 to_intel_atomic_state(cstate->base.state);
ee91a159
MR		 2048 const struct drm_display_mode *adjusted_mode =
2049 &cstate->base.adjusted_mode;
85a02deb 2050 u32 linetime, ips_linetime;
1f8eeabf 2051
ee91a159
MR		 2052 if (!cstate->base.active)
2053 return 0;
2054 if (WARN_ON(adjusted_mode->crtc_clock == 0))
2055 return 0;
532f7a7f 2056 if (WARN_ON(intel_state->cdclk == 0))
801bcfff 2057 return 0;
1011d8c4 2058
1f8eeabf
ED		 2059 /* The WM are computed with base on how long it takes to fill a single
2060 * row at the given clock rate, multiplied by 8.
2061 * */
124abe07
VS		 2062 linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
2063 adjusted_mode->crtc_clock);
2064 ips_linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
532f7a7f 2065 intel_state->cdclk);
1f8eeabf 2066
801bcfff
PZ		 2067 return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |
2068 PIPE_WM_LINETIME_TIME(linetime);
1f8eeabf
ED		 2069}
2070
2af30a5c 2071static void intel_read_wm_latency(struct drm_device *dev, uint16_t wm[8])
12b134df 2072{
fac5e23e 2073 struct drm_i915_private *dev_priv = to_i915(dev);
12b134df 2074
2af30a5c
PB		 2075 if (IS_GEN9(dev)) {
2076 uint32_t val;
4f947386 2077 int ret, i;
367294be 2078 int level, max_level = ilk_wm_max_level(dev);
2af30a5c
PB		 2079
2080 /* read the first set of memory latencies[0:3] */
2081 val = 0; /* data0 to be programmed to 0 for first set */
2082 mutex_lock(&dev_priv->rps.hw_lock);
2083 ret = sandybridge_pcode_read(dev_priv,
2084 GEN9_PCODE_READ_MEM_LATENCY,
2085 &val);
2086 mutex_unlock(&dev_priv->rps.hw_lock);
2087
2088 if (ret) {
2089 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2090 return;
2091 }
2092
2093 wm[0] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2094 wm[1] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2095 GEN9_MEM_LATENCY_LEVEL_MASK;
2096 wm[2] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2097 GEN9_MEM_LATENCY_LEVEL_MASK;
2098 wm[3] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2099 GEN9_MEM_LATENCY_LEVEL_MASK;
2100
2101 /* read the second set of memory latencies[4:7] */
2102 val = 1; /* data0 to be programmed to 1 for second set */
2103 mutex_lock(&dev_priv->rps.hw_lock);
2104 ret = sandybridge_pcode_read(dev_priv,
2105 GEN9_PCODE_READ_MEM_LATENCY,
2106 &val);
2107 mutex_unlock(&dev_priv->rps.hw_lock);
2108 if (ret) {
2109 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2110 return;
2111 }
2112
2113 wm[4] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2114 wm[5] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2115 GEN9_MEM_LATENCY_LEVEL_MASK;
2116 wm[6] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2117 GEN9_MEM_LATENCY_LEVEL_MASK;
2118 wm[7] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2119 GEN9_MEM_LATENCY_LEVEL_MASK;
2120
367294be 2121 /*
6f97235b
DL		 2122 * WaWmMemoryReadLatency:skl
2123 *
367294be
VK		 2124 * punit doesn't take into account the read latency so we need
2125 * to add 2us to the various latency levels we retrieve from
2126 * the punit.
2127 * - W0 is a bit special in that it's the only level that
2128 * can't be disabled if we want to have display working, so
2129 * we always add 2us there.
2130 * - For levels >=1, punit returns 0us latency when they are
2131 * disabled, so we respect that and don't add 2us then
4f947386
VK		 2132 *
2133 * Additionally, if a level n (n > 1) has a 0us latency, all
2134 * levels m (m >= n) need to be disabled. We make sure to
2135 * sanitize the values out of the punit to satisfy this
2136 * requirement.
367294be
VK		 2137 */
2138 wm[0] += 2;
2139 for (level = 1; level <= max_level; level++)
2140 if (wm[level] != 0)
2141 wm[level] += 2;
4f947386
VK		 2142 else {
2143 for (i = level + 1; i <= max_level; i++)
2144 wm[i] = 0;
367294be 2145
4f947386
VK		 2146 break;
2147 }
2af30a5c 2148 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
12b134df
VS		 2149 uint64_t sskpd = I915_READ64(MCH_SSKPD);
2150
2151 wm[0] = (sskpd >> 56) & 0xFF;
2152 if (wm[0] == 0)
2153 wm[0] = sskpd & 0xF;
e5d5019e
VS		 2154 wm[1] = (sskpd >> 4) & 0xFF;
2155 wm[2] = (sskpd >> 12) & 0xFF;
2156 wm[3] = (sskpd >> 20) & 0x1FF;
2157 wm[4] = (sskpd >> 32) & 0x1FF;
63cf9a13
VS		 2158 } else if (INTEL_INFO(dev)->gen >= 6) {
2159 uint32_t sskpd = I915_READ(MCH_SSKPD);
2160
2161 wm[0] = (sskpd >> SSKPD_WM0_SHIFT) & SSKPD_WM_MASK;
2162 wm[1] = (sskpd >> SSKPD_WM1_SHIFT) & SSKPD_WM_MASK;
2163 wm[2] = (sskpd >> SSKPD_WM2_SHIFT) & SSKPD_WM_MASK;
2164 wm[3] = (sskpd >> SSKPD_WM3_SHIFT) & SSKPD_WM_MASK;
3a88d0ac
VS		 2165 } else if (INTEL_INFO(dev)->gen >= 5) {
2166 uint32_t mltr = I915_READ(MLTR_ILK);
2167
2168 /* ILK primary LP0 latency is 700 ns */
2169 wm[0] = 7;
2170 wm[1] = (mltr >> MLTR_WM1_SHIFT) & ILK_SRLT_MASK;
2171 wm[2] = (mltr >> MLTR_WM2_SHIFT) & ILK_SRLT_MASK;
12b134df
VS		 2172 }
2173}
2174
53615a5e
VS		 2175static void intel_fixup_spr_wm_latency(struct drm_device *dev, uint16_t wm[5])
2176{
2177 /* ILK sprite LP0 latency is 1300 ns */
7e22dbbb 2178 if (IS_GEN5(dev))
53615a5e
VS		 2179 wm[0] = 13;
2180}
2181
2182static void intel_fixup_cur_wm_latency(struct drm_device *dev, uint16_t wm[5])
2183{
2184 /* ILK cursor LP0 latency is 1300 ns */
7e22dbbb 2185 if (IS_GEN5(dev))
53615a5e
VS		 2186 wm[0] = 13;
2187
2188 /* WaDoubleCursorLP3Latency:ivb */
2189 if (IS_IVYBRIDGE(dev))
2190 wm[3] *= 2;
2191}
2192
546c81fd 2193int ilk_wm_max_level(const struct drm_device *dev)
26ec971e 2194{
26ec971e 2195 /* how many WM levels are we expecting */
b6e742f6 2196 if (INTEL_INFO(dev)->gen >= 9)
2af30a5c
PB		 2197 return 7;
2198 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ad0d6dc4 2199 return 4;
26ec971e 2200 else if (INTEL_INFO(dev)->gen >= 6)
ad0d6dc4 2201 return 3;
26ec971e 2202 else
ad0d6dc4
VS		 2203 return 2;
2204}
7526ed79 2205
ad0d6dc4
VS		 2206static void intel_print_wm_latency(struct drm_device *dev,
2207 const char *name,
2af30a5c 2208 const uint16_t wm[8])
ad0d6dc4
VS		 2209{
2210 int level, max_level = ilk_wm_max_level(dev);
26ec971e
VS		 2211
2212 for (level = 0; level <= max_level; level++) {
2213 unsigned int latency = wm[level];
2214
2215 if (latency == 0) {
2216 DRM_ERROR("%s WM%d latency not provided\n",
2217 name, level);
2218 continue;
2219 }
2220
2af30a5c
PB		 2221 /*
2222 * - latencies are in us on gen9.
2223 * - before then, WM1+ latency values are in 0.5us units
2224 */
2225 if (IS_GEN9(dev))
2226 latency *= 10;
2227 else if (level > 0)
26ec971e
VS		 2228 latency *= 5;
2229
2230 DRM_DEBUG_KMS("%s WM%d latency %u (%u.%u usec)\n",
2231 name, level, wm[level],
2232 latency / 10, latency % 10);
2233 }
2234}
2235
e95a2f75
VS		 2236static bool ilk_increase_wm_latency(struct drm_i915_private *dev_priv,
2237 uint16_t wm[5], uint16_t min)
2238{
2239 int level, max_level = ilk_wm_max_level(dev_priv->dev);
2240
2241 if (wm[0] >= min)
2242 return false;
2243
2244 wm[0] = max(wm[0], min);
2245 for (level = 1; level <= max_level; level++)
2246 wm[level] = max_t(uint16_t, wm[level], DIV_ROUND_UP(min, 5));
2247
2248 return true;
2249}
2250
2251static void snb_wm_latency_quirk(struct drm_device *dev)
2252{
fac5e23e 2253 struct drm_i915_private *dev_priv = to_i915(dev);
e95a2f75
VS		 2254 bool changed;
2255
2256 /*
2257 * The BIOS provided WM memory latency values are often
2258 * inadequate for high resolution displays. Adjust them.
2259 */
2260 changed = ilk_increase_wm_latency(dev_priv, dev_priv->wm.pri_latency, 12) |
2261 ilk_increase_wm_latency(dev_priv, dev_priv->wm.spr_latency, 12) |
2262 ilk_increase_wm_latency(dev_priv, dev_priv->wm.cur_latency, 12);
2263
2264 if (!changed)
2265 return;
2266
2267 DRM_DEBUG_KMS("WM latency values increased to avoid potential underruns\n");
2268 intel_print_wm_latency(dev, "Primary", dev_priv->wm.pri_latency);
2269 intel_print_wm_latency(dev, "Sprite", dev_priv->wm.spr_latency);
2270 intel_print_wm_latency(dev, "Cursor", dev_priv->wm.cur_latency);
2271}
2272
fa50ad61 2273static void ilk_setup_wm_latency(struct drm_device *dev)
53615a5e 2274{
fac5e23e 2275 struct drm_i915_private *dev_priv = to_i915(dev);
53615a5e
VS		 2276
2277 intel_read_wm_latency(dev, dev_priv->wm.pri_latency);
2278
2279 memcpy(dev_priv->wm.spr_latency, dev_priv->wm.pri_latency,
2280 sizeof(dev_priv->wm.pri_latency));
2281 memcpy(dev_priv->wm.cur_latency, dev_priv->wm.pri_latency,
2282 sizeof(dev_priv->wm.pri_latency));
2283
2284 intel_fixup_spr_wm_latency(dev, dev_priv->wm.spr_latency);
2285 intel_fixup_cur_wm_latency(dev, dev_priv->wm.cur_latency);
26ec971e
VS		 2286
2287 intel_print_wm_latency(dev, "Primary", dev_priv->wm.pri_latency);
2288 intel_print_wm_latency(dev, "Sprite", dev_priv->wm.spr_latency);
2289 intel_print_wm_latency(dev, "Cursor", dev_priv->wm.cur_latency);
e95a2f75
VS		 2290
2291 if (IS_GEN6(dev))
2292 snb_wm_latency_quirk(dev);
53615a5e
VS		 2293}
2294
2af30a5c
PB		 2295static void skl_setup_wm_latency(struct drm_device *dev)
2296{
fac5e23e 2297 struct drm_i915_private *dev_priv = to_i915(dev);
2af30a5c
PB		 2298
2299 intel_read_wm_latency(dev, dev_priv->wm.skl_latency);
2300 intel_print_wm_latency(dev, "Gen9 Plane", dev_priv->wm.skl_latency);
2301}
2302
ed4a6a7c
MR		 2303static bool ilk_validate_pipe_wm(struct drm_device *dev,
2304 struct intel_pipe_wm *pipe_wm)
2305{
2306 /* LP0 watermark maximums depend on this pipe alone */
2307 const struct intel_wm_config config = {
2308 .num_pipes_active = 1,
2309 .sprites_enabled = pipe_wm->sprites_enabled,
2310 .sprites_scaled = pipe_wm->sprites_scaled,
2311 };
2312 struct ilk_wm_maximums max;
2313
2314 /* LP0 watermarks always use 1/2 DDB partitioning */
2315 ilk_compute_wm_maximums(dev, 0, &config, INTEL_DDB_PART_1_2, &max);
2316
2317 /* At least LP0 must be valid */
2318 if (!ilk_validate_wm_level(0, &max, &pipe_wm->wm[0])) {
2319 DRM_DEBUG_KMS("LP0 watermark invalid\n");
2320 return false;
2321 }
2322
2323 return true;
2324}
2325
0b2ae6d7 2326/* Compute new watermarks for the pipe */
e3bddded 2327static int ilk_compute_pipe_wm(struct intel_crtc_state *cstate)
0b2ae6d7 2328{
e3bddded
ML		 2329 struct drm_atomic_state *state = cstate->base.state;
2330 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
86c8bbbe 2331 struct intel_pipe_wm *pipe_wm;
e3bddded 2332 struct drm_device *dev = state->dev;
fac5e23e 2333 const struct drm_i915_private *dev_priv = to_i915(dev);
43d59eda 2334 struct intel_plane *intel_plane;
86c8bbbe 2335 struct intel_plane_state *pristate = NULL;
43d59eda 2336 struct intel_plane_state *sprstate = NULL;
86c8bbbe 2337 struct intel_plane_state *curstate = NULL;
d81f04c5 2338 int level, max_level = ilk_wm_max_level(dev), usable_level;
820c1980 2339 struct ilk_wm_maximums max;
0b2ae6d7 2340
e8f1f02e 2341 pipe_wm = &cstate->wm.ilk.optimal;
86c8bbbe 2342
43d59eda 2343 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
e3bddded
ML		 2344 struct intel_plane_state *ps;
2345
2346 ps = intel_atomic_get_existing_plane_state(state,
2347 intel_plane);
2348 if (!ps)
2349 continue;
86c8bbbe
MR		 2350
2351 if (intel_plane->base.type == DRM_PLANE_TYPE_PRIMARY)
e3bddded 2352 pristate = ps;
86c8bbbe 2353 else if (intel_plane->base.type == DRM_PLANE_TYPE_OVERLAY)
e3bddded 2354 sprstate = ps;
86c8bbbe 2355 else if (intel_plane->base.type == DRM_PLANE_TYPE_CURSOR)
e3bddded 2356 curstate = ps;
43d59eda
MR		 2357 }
2358
ed4a6a7c 2359 pipe_wm->pipe_enabled = cstate->base.active;
e3bddded
ML		 2360 if (sprstate) {
2361 pipe_wm->sprites_enabled = sprstate->visible;
2362 pipe_wm->sprites_scaled = sprstate->visible &&
2363 (drm_rect_width(&sprstate->dst) != drm_rect_width(&sprstate->src) >> 16 ||
2364 drm_rect_height(&sprstate->dst) != drm_rect_height(&sprstate->src) >> 16);
2365 }
2366
d81f04c5
ML		 2367 usable_level = max_level;
2368
7b39a0b7 2369 /* ILK/SNB: LP2+ watermarks only w/o sprites */
e3bddded 2370 if (INTEL_INFO(dev)->gen <= 6 && pipe_wm->sprites_enabled)
d81f04c5 2371 usable_level = 1;
7b39a0b7
VS		 2372
2373 /* ILK/SNB/IVB: LP1+ watermarks only w/o scaling */
ed4a6a7c 2374 if (pipe_wm->sprites_scaled)
d81f04c5 2375 usable_level = 0;
7b39a0b7 2376
86c8bbbe 2377 ilk_compute_wm_level(dev_priv, intel_crtc, 0, cstate,
71f0a626
ML		 2378 pristate, sprstate, curstate, &pipe_wm->raw_wm[0]);
2379
2380 memset(&pipe_wm->wm, 0, sizeof(pipe_wm->wm));
2381 pipe_wm->wm[0] = pipe_wm->raw_wm[0];
0b2ae6d7 2382
a42a5719 2383 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
532f7a7f 2384 pipe_wm->linetime = hsw_compute_linetime_wm(cstate);
0b2ae6d7 2385
ed4a6a7c 2386 if (!ilk_validate_pipe_wm(dev, pipe_wm))
1a426d61 2387 return -EINVAL;
a3cb4048
VS		 2388
2389 ilk_compute_wm_reg_maximums(dev, 1, &max);
2390
2391 for (level = 1; level <= max_level; level++) {
71f0a626 2392 struct intel_wm_level *wm = &pipe_wm->raw_wm[level];
a3cb4048 2393
86c8bbbe 2394 ilk_compute_wm_level(dev_priv, intel_crtc, level, cstate,
d81f04c5 2395 pristate, sprstate, curstate, wm);
a3cb4048
VS		 2396
2397 /*
2398 * Disable any watermark level that exceeds the
2399 * register maximums since such watermarks are
2400 * always invalid.
2401 */
71f0a626
ML		 2402 if (level > usable_level)
2403 continue;
2404
2405 if (ilk_validate_wm_level(level, &max, wm))
2406 pipe_wm->wm[level] = *wm;
2407 else
d81f04c5 2408 usable_level = level;
a3cb4048
VS		 2409 }
2410
86c8bbbe 2411 return 0;
0b2ae6d7
VS		 2412}
2413
ed4a6a7c
MR		 2414/*
2415 * Build a set of 'intermediate' watermark values that satisfy both the old
2416 * state and the new state. These can be programmed to the hardware
2417 * immediately.
2418 */
2419static int ilk_compute_intermediate_wm(struct drm_device *dev,
2420 struct intel_crtc *intel_crtc,
2421 struct intel_crtc_state *newstate)
2422{
e8f1f02e 2423 struct intel_pipe_wm *a = &newstate->wm.ilk.intermediate;
ed4a6a7c
MR		 2424 struct intel_pipe_wm *b = &intel_crtc->wm.active.ilk;
2425 int level, max_level = ilk_wm_max_level(dev);
2426
2427 /*
2428 * Start with the final, target watermarks, then combine with the
2429 * currently active watermarks to get values that are safe both before
2430 * and after the vblank.
2431 */
e8f1f02e 2432 *a = newstate->wm.ilk.optimal;
ed4a6a7c
MR		 2433 a->pipe_enabled |= b->pipe_enabled;
2434 a->sprites_enabled |= b->sprites_enabled;
2435 a->sprites_scaled |= b->sprites_scaled;
2436
2437 for (level = 0; level <= max_level; level++) {
2438 struct intel_wm_level *a_wm = &a->wm[level];
2439 const struct intel_wm_level *b_wm = &b->wm[level];
2440
2441 a_wm->enable &= b_wm->enable;
2442 a_wm->pri_val = max(a_wm->pri_val, b_wm->pri_val);
2443 a_wm->spr_val = max(a_wm->spr_val, b_wm->spr_val);
2444 a_wm->cur_val = max(a_wm->cur_val, b_wm->cur_val);
2445 a_wm->fbc_val = max(a_wm->fbc_val, b_wm->fbc_val);
2446 }
2447
2448 /*
2449 * We need to make sure that these merged watermark values are
2450 * actually a valid configuration themselves. If they're not,
2451 * there's no safe way to transition from the old state to
2452 * the new state, so we need to fail the atomic transaction.
2453 */
2454 if (!ilk_validate_pipe_wm(dev, a))
2455 return -EINVAL;
2456
2457 /*
2458 * If our intermediate WM are identical to the final WM, then we can
2459 * omit the post-vblank programming; only update if it's different.
2460 */
e8f1f02e 2461 if (memcmp(a, &newstate->wm.ilk.optimal, sizeof(*a)) == 0)
ed4a6a7c
MR		 2462 newstate->wm.need_postvbl_update = false;
2463
2464 return 0;
2465}
2466
0b2ae6d7
VS		 2467/*
2468 * Merge the watermarks from all active pipes for a specific level.
2469 */
2470static void ilk_merge_wm_level(struct drm_device *dev,
2471 int level,
2472 struct intel_wm_level *ret_wm)
2473{
2474 const struct intel_crtc *intel_crtc;
2475
d52fea5b
VS		 2476 ret_wm->enable = true;
2477
d3fcc808 2478 for_each_intel_crtc(dev, intel_crtc) {
ed4a6a7c 2479 const struct intel_pipe_wm *active = &intel_crtc->wm.active.ilk;
fe392efd
VS		 2480 const struct intel_wm_level *wm = &active->wm[level];
2481
2482 if (!active->pipe_enabled)
2483 continue;
0b2ae6d7 2484
d52fea5b
VS		 2485 /*
2486 * The watermark values may have been used in the past,
2487 * so we must maintain them in the registers for some
2488 * time even if the level is now disabled.
2489 */
0b2ae6d7 2490 if (!wm->enable)
d52fea5b 2491 ret_wm->enable = false;
0b2ae6d7
VS		 2492
2493 ret_wm->pri_val = max(ret_wm->pri_val, wm->pri_val);
2494 ret_wm->spr_val = max(ret_wm->spr_val, wm->spr_val);
2495 ret_wm->cur_val = max(ret_wm->cur_val, wm->cur_val);
2496 ret_wm->fbc_val = max(ret_wm->fbc_val, wm->fbc_val);
2497 }
0b2ae6d7
VS		 2498}
2499
2500/*
2501 * Merge all low power watermarks for all active pipes.
2502 */
2503static void ilk_wm_merge(struct drm_device *dev,
0ba22e26 2504 const struct intel_wm_config *config,
820c1980 2505 const struct ilk_wm_maximums *max,
0b2ae6d7
VS		 2506 struct intel_pipe_wm *merged)
2507{
fac5e23e 2508 struct drm_i915_private *dev_priv = to_i915(dev);
0b2ae6d7 2509 int level, max_level = ilk_wm_max_level(dev);
d52fea5b 2510 int last_enabled_level = max_level;
0b2ae6d7 2511
0ba22e26
VS		 2512 /* ILK/SNB/IVB: LP1+ watermarks only w/ single pipe */
2513 if ((INTEL_INFO(dev)->gen <= 6 || IS_IVYBRIDGE(dev)) &&
2514 config->num_pipes_active > 1)
1204d5ba 2515 last_enabled_level = 0;
0ba22e26 2516
6c8b6c28
VS		 2517 /* ILK: FBC WM must be disabled always */
2518 merged->fbc_wm_enabled = INTEL_INFO(dev)->gen >= 6;
0b2ae6d7
VS		 2519
2520 /* merge each WM1+ level */
2521 for (level = 1; level <= max_level; level++) {
2522 struct intel_wm_level *wm = &merged->wm[level];
2523
2524 ilk_merge_wm_level(dev, level, wm);
2525
d52fea5b
VS		 2526 if (level > last_enabled_level)
2527 wm->enable = false;
2528 else if (!ilk_validate_wm_level(level, max, wm))
2529 /* make sure all following levels get disabled */
2530 last_enabled_level = level - 1;
0b2ae6d7
VS		 2531
2532 /*
2533 * The spec says it is preferred to disable
2534 * FBC WMs instead of disabling a WM level.
2535 */
2536 if (wm->fbc_val > max->fbc) {
d52fea5b
VS		 2537 if (wm->enable)
2538 merged->fbc_wm_enabled = false;
0b2ae6d7
VS		 2539 wm->fbc_val = 0;
2540 }
2541 }
6c8b6c28
VS		 2542
2543 /* ILK: LP2+ must be disabled when FBC WM is disabled but FBC enabled */
2544 /*
2545 * FIXME this is racy. FBC might get enabled later.
2546 * What we should check here is whether FBC can be
2547 * enabled sometime later.
2548 */
7733b49b 2549 if (IS_GEN5(dev) && !merged->fbc_wm_enabled &&
0e631adc 2550 intel_fbc_is_active(dev_priv)) {
6c8b6c28
VS		 2551 for (level = 2; level <= max_level; level++) {
2552 struct intel_wm_level *wm = &merged->wm[level];
2553
2554 wm->enable = false;
2555 }
2556 }
0b2ae6d7
VS		 2557}
2558
b380ca3c
VS		 2559static int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm *pipe_wm)
2560{
2561 /* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */
2562 return wm_lp + (wm_lp >= 2 && pipe_wm->wm[4].enable);
2563}
2564
a68d68ee
VS		 2565/* The value we need to program into the WM_LPx latency field */
2566static unsigned int ilk_wm_lp_latency(struct drm_device *dev, int level)
2567{
fac5e23e 2568 struct drm_i915_private *dev_priv = to_i915(dev);
a68d68ee 2569
a42a5719 2570 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
a68d68ee
VS		 2571 return 2 * level;
2572 else
2573 return dev_priv->wm.pri_latency[level];
2574}
2575
820c1980 2576static void ilk_compute_wm_results(struct drm_device *dev,
0362c781 2577 const struct intel_pipe_wm *merged,
609cedef 2578 enum intel_ddb_partitioning partitioning,
820c1980 2579 struct ilk_wm_values *results)
801bcfff 2580{
0b2ae6d7
VS		 2581 struct intel_crtc *intel_crtc;
2582 int level, wm_lp;
cca32e9a 2583
0362c781 2584 results->enable_fbc_wm = merged->fbc_wm_enabled;
609cedef 2585 results->partitioning = partitioning;
cca32e9a 2586
0b2ae6d7 2587 /* LP1+ register values */
cca32e9a 2588 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
1fd527cc 2589 const struct intel_wm_level *r;
801bcfff 2590
b380ca3c 2591 level = ilk_wm_lp_to_level(wm_lp, merged);
0b2ae6d7 2592
0362c781 2593 r = &merged->wm[level];
cca32e9a 2594
d52fea5b
VS		 2595 /*
2596 * Maintain the watermark values even if the level is
2597 * disabled. Doing otherwise could cause underruns.
2598 */
2599 results->wm_lp[wm_lp - 1] =
a68d68ee 2600 (ilk_wm_lp_latency(dev, level) << WM1_LP_LATENCY_SHIFT) |
416f4727
VS		 2601 (r->pri_val << WM1_LP_SR_SHIFT) |
2602 r->cur_val;
2603
d52fea5b
VS		 2604 if (r->enable)
2605 results->wm_lp[wm_lp - 1] |= WM1_LP_SR_EN;
2606
416f4727
VS		 2607 if (INTEL_INFO(dev)->gen >= 8)
2608 results->wm_lp[wm_lp - 1] |=
2609 r->fbc_val << WM1_LP_FBC_SHIFT_BDW;
2610 else
2611 results->wm_lp[wm_lp - 1] |=
2612 r->fbc_val << WM1_LP_FBC_SHIFT;
2613
d52fea5b
VS		 2614 /*
2615 * Always set WM1S_LP_EN when spr_val != 0, even if the
2616 * level is disabled. Doing otherwise could cause underruns.
2617 */
6cef2b8a
VS		 2618 if (INTEL_INFO(dev)->gen <= 6 && r->spr_val) {
2619 WARN_ON(wm_lp != 1);
2620 results->wm_lp_spr[wm_lp - 1] = WM1S_LP_EN | r->spr_val;
2621 } else
2622 results->wm_lp_spr[wm_lp - 1] = r->spr_val;
cca32e9a 2623 }
801bcfff 2624
0b2ae6d7 2625 /* LP0 register values */
d3fcc808 2626 for_each_intel_crtc(dev, intel_crtc) {
0b2ae6d7 2627 enum pipe pipe = intel_crtc->pipe;
ed4a6a7c
MR		 2628 const struct intel_wm_level *r =
2629 &intel_crtc->wm.active.ilk.wm[0];
0b2ae6d7
VS		 2630
2631 if (WARN_ON(!r->enable))
2632 continue;
2633
ed4a6a7c 2634 results->wm_linetime[pipe] = intel_crtc->wm.active.ilk.linetime;
1011d8c4 2635
0b2ae6d7
VS		 2636 results->wm_pipe[pipe] =
2637 (r->pri_val << WM0_PIPE_PLANE_SHIFT) |
2638 (r->spr_val << WM0_PIPE_SPRITE_SHIFT) |
2639 r->cur_val;
801bcfff
PZ		 2640 }
2641}
2642
861f3389
PZ		 2643/* Find the result with the highest level enabled. Check for enable_fbc_wm in
2644 * case both are at the same level. Prefer r1 in case they're the same. */
820c1980 2645static struct intel_pipe_wm *ilk_find_best_result(struct drm_device *dev,
198a1e9b
VS		 2646 struct intel_pipe_wm *r1,
2647 struct intel_pipe_wm *r2)
861f3389 2648{
198a1e9b
VS		 2649 int level, max_level = ilk_wm_max_level(dev);
2650 int level1 = 0, level2 = 0;
861f3389 2651
198a1e9b
VS		 2652 for (level = 1; level <= max_level; level++) {
2653 if (r1->wm[level].enable)
2654 level1 = level;
2655 if (r2->wm[level].enable)
2656 level2 = level;
861f3389
PZ		 2657 }
2658
198a1e9b
VS		 2659 if (level1 == level2) {
2660 if (r2->fbc_wm_enabled && !r1->fbc_wm_enabled)
861f3389
PZ		 2661 return r2;
2662 else
2663 return r1;
198a1e9b 2664 } else if (level1 > level2) {
861f3389
PZ		 2665 return r1;
2666 } else {
2667 return r2;
2668 }
2669}
2670
49a687c4
VS		 2671/* dirty bits used to track which watermarks need changes */
2672#define WM_DIRTY_PIPE(pipe) (1 << (pipe))
2673#define WM_DIRTY_LINETIME(pipe) (1 << (8 + (pipe)))
2674#define WM_DIRTY_LP(wm_lp) (1 << (15 + (wm_lp)))
2675#define WM_DIRTY_LP_ALL (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))
2676#define WM_DIRTY_FBC (1 << 24)
2677#define WM_DIRTY_DDB (1 << 25)
2678
055e393f 2679static unsigned int ilk_compute_wm_dirty(struct drm_i915_private *dev_priv,
820c1980
ID		 2680 const struct ilk_wm_values *old,
2681 const struct ilk_wm_values *new)
49a687c4
VS		 2682{
2683 unsigned int dirty = 0;
2684 enum pipe pipe;
2685 int wm_lp;
2686
055e393f 2687 for_each_pipe(dev_priv, pipe) {
49a687c4
VS		 2688 if (old->wm_linetime[pipe] != new->wm_linetime[pipe]) {
2689 dirty |= WM_DIRTY_LINETIME(pipe);
2690 /* Must disable LP1+ watermarks too */
2691 dirty |= WM_DIRTY_LP_ALL;
2692 }
2693
2694 if (old->wm_pipe[pipe] != new->wm_pipe[pipe]) {
2695 dirty |= WM_DIRTY_PIPE(pipe);
2696 /* Must disable LP1+ watermarks too */
2697 dirty |= WM_DIRTY_LP_ALL;
2698 }
2699 }
2700
2701 if (old->enable_fbc_wm != new->enable_fbc_wm) {
2702 dirty |= WM_DIRTY_FBC;
2703 /* Must disable LP1+ watermarks too */
2704 dirty |= WM_DIRTY_LP_ALL;
2705 }
2706
2707 if (old->partitioning != new->partitioning) {
2708 dirty |= WM_DIRTY_DDB;
2709 /* Must disable LP1+ watermarks too */
2710 dirty |= WM_DIRTY_LP_ALL;
2711 }
2712
2713 /* LP1+ watermarks already deemed dirty, no need to continue */
2714 if (dirty & WM_DIRTY_LP_ALL)
2715 return dirty;
2716
2717 /* Find the lowest numbered LP1+ watermark in need of an update... */
2718 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
2719 if (old->wm_lp[wm_lp - 1] != new->wm_lp[wm_lp - 1] ||
2720 old->wm_lp_spr[wm_lp - 1] != new->wm_lp_spr[wm_lp - 1])
2721 break;
2722 }
2723
2724 /* ...and mark it and all higher numbered LP1+ watermarks as dirty */
2725 for (; wm_lp <= 3; wm_lp++)
2726 dirty |= WM_DIRTY_LP(wm_lp);
2727
2728 return dirty;
2729}
2730
8553c18e
VS		 2731static bool _ilk_disable_lp_wm(struct drm_i915_private *dev_priv,
2732 unsigned int dirty)
801bcfff 2733{
820c1980 2734 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e 2735 bool changed = false;
801bcfff 2736
facd619b
VS		 2737 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] & WM1_LP_SR_EN) {
2738 previous->wm_lp[2] &= ~WM1_LP_SR_EN;
2739 I915_WRITE(WM3_LP_ILK, previous->wm_lp[2]);
8553c18e 2740 changed = true;
facd619b
VS		 2741 }
2742 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] & WM1_LP_SR_EN) {
2743 previous->wm_lp[1] &= ~WM1_LP_SR_EN;
2744 I915_WRITE(WM2_LP_ILK, previous->wm_lp[1]);
8553c18e 2745 changed = true;
facd619b
VS		 2746 }
2747 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] & WM1_LP_SR_EN) {
2748 previous->wm_lp[0] &= ~WM1_LP_SR_EN;
2749 I915_WRITE(WM1_LP_ILK, previous->wm_lp[0]);
8553c18e 2750 changed = true;
facd619b 2751 }
801bcfff 2752
facd619b
VS		 2753 /*
2754 * Don't touch WM1S_LP_EN here.
2755 * Doing so could cause underruns.
2756 */
6cef2b8a 2757
8553c18e
VS		 2758 return changed;
2759}
2760
2761/*
2762 * The spec says we shouldn't write when we don't need, because every write
2763 * causes WMs to be re-evaluated, expending some power.
2764 */
820c1980
ID		 2765static void ilk_write_wm_values(struct drm_i915_private *dev_priv,
2766 struct ilk_wm_values *results)
8553c18e
VS		 2767{
2768 struct drm_device *dev = dev_priv->dev;
820c1980 2769 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e
VS		 2770 unsigned int dirty;
2771 uint32_t val;
2772
055e393f 2773 dirty = ilk_compute_wm_dirty(dev_priv, previous, results);
8553c18e
VS		 2774 if (!dirty)
2775 return;
2776
2777 _ilk_disable_lp_wm(dev_priv, dirty);
2778
49a687c4 2779 if (dirty & WM_DIRTY_PIPE(PIPE_A))
801bcfff 2780 I915_WRITE(WM0_PIPEA_ILK, results->wm_pipe[0]);
49a687c4 2781 if (dirty & WM_DIRTY_PIPE(PIPE_B))
801bcfff 2782 I915_WRITE(WM0_PIPEB_ILK, results->wm_pipe[1]);
49a687c4 2783 if (dirty & WM_DIRTY_PIPE(PIPE_C))
801bcfff
PZ		 2784 I915_WRITE(WM0_PIPEC_IVB, results->wm_pipe[2]);
2785
49a687c4 2786 if (dirty & WM_DIRTY_LINETIME(PIPE_A))
801bcfff 2787 I915_WRITE(PIPE_WM_LINETIME(PIPE_A), results->wm_linetime[0]);
49a687c4 2788 if (dirty & WM_DIRTY_LINETIME(PIPE_B))
801bcfff 2789 I915_WRITE(PIPE_WM_LINETIME(PIPE_B), results->wm_linetime[1]);
49a687c4 2790 if (dirty & WM_DIRTY_LINETIME(PIPE_C))
801bcfff
PZ		 2791 I915_WRITE(PIPE_WM_LINETIME(PIPE_C), results->wm_linetime[2]);
2792
49a687c4 2793 if (dirty & WM_DIRTY_DDB) {
a42a5719 2794 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
ac9545fd
VS		 2795 val = I915_READ(WM_MISC);
2796 if (results->partitioning == INTEL_DDB_PART_1_2)
2797 val &= ~WM_MISC_DATA_PARTITION_5_6;
2798 else
2799 val |= WM_MISC_DATA_PARTITION_5_6;
2800 I915_WRITE(WM_MISC, val);
2801 } else {
2802 val = I915_READ(DISP_ARB_CTL2);
2803 if (results->partitioning == INTEL_DDB_PART_1_2)
2804 val &= ~DISP_DATA_PARTITION_5_6;
2805 else
2806 val |= DISP_DATA_PARTITION_5_6;
2807 I915_WRITE(DISP_ARB_CTL2, val);
2808 }
1011d8c4
PZ		 2809 }
2810
49a687c4 2811 if (dirty & WM_DIRTY_FBC) {
cca32e9a
PZ		 2812 val = I915_READ(DISP_ARB_CTL);
2813 if (results->enable_fbc_wm)
2814 val &= ~DISP_FBC_WM_DIS;
2815 else
2816 val |= DISP_FBC_WM_DIS;
2817 I915_WRITE(DISP_ARB_CTL, val);
2818 }
2819
954911eb
ID		 2820 if (dirty & WM_DIRTY_LP(1) &&
2821 previous->wm_lp_spr[0] != results->wm_lp_spr[0])
2822 I915_WRITE(WM1S_LP_ILK, results->wm_lp_spr[0]);
2823
2824 if (INTEL_INFO(dev)->gen >= 7) {
6cef2b8a
VS		 2825 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp_spr[1] != results->wm_lp_spr[1])
2826 I915_WRITE(WM2S_LP_IVB, results->wm_lp_spr[1]);
2827 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp_spr[2] != results->wm_lp_spr[2])
2828 I915_WRITE(WM3S_LP_IVB, results->wm_lp_spr[2]);
2829 }
801bcfff 2830
facd619b 2831 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] != results->wm_lp[0])
801bcfff 2832 I915_WRITE(WM1_LP_ILK, results->wm_lp[0]);
facd619b 2833 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] != results->wm_lp[1])
801bcfff 2834 I915_WRITE(WM2_LP_ILK, results->wm_lp[1]);
facd619b 2835 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] != results->wm_lp[2])
801bcfff 2836 I915_WRITE(WM3_LP_ILK, results->wm_lp[2]);
609cedef
VS		 2837
2838 dev_priv->wm.hw = *results;
801bcfff
PZ		 2839}
2840
ed4a6a7c 2841bool ilk_disable_lp_wm(struct drm_device *dev)
8553c18e 2842{
fac5e23e 2843 struct drm_i915_private *dev_priv = to_i915(dev);
8553c18e
VS		 2844
2845 return _ilk_disable_lp_wm(dev_priv, WM_DIRTY_LP_ALL);
2846}
2847
b9cec075
DL		 2848/*
2849 * On gen9, we need to allocate Display Data Buffer (DDB) portions to the
2850 * different active planes.
2851 */
2852
2853#define SKL_DDB_SIZE 896 /* in blocks */
43d735a6 2854#define BXT_DDB_SIZE 512
b9cec075 2855
024c9045
MR		 2856/*
2857 * Return the index of a plane in the SKL DDB and wm result arrays. Primary
2858 * plane is always in slot 0, cursor is always in slot I915_MAX_PLANES-1, and
2859 * other universal planes are in indices 1..n. Note that this may leave unused
2860 * indices between the top "sprite" plane and the cursor.
2861 */
2862static int
2863skl_wm_plane_id(const struct intel_plane *plane)
2864{
2865 switch (plane->base.type) {
2866 case DRM_PLANE_TYPE_PRIMARY:
2867 return 0;
2868 case DRM_PLANE_TYPE_CURSOR:
2869 return PLANE_CURSOR;
2870 case DRM_PLANE_TYPE_OVERLAY:
2871 return plane->plane + 1;
2872 default:
2873 MISSING_CASE(plane->base.type);
2874 return plane->plane;
2875 }
2876}
2877
b9cec075
DL		 2878static void
2879skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,
024c9045 2880 const struct intel_crtc_state *cstate,
c107acfe
MR		 2881 struct skl_ddb_entry *alloc, /* out */
2882 int *num_active /* out */)
b9cec075 2883{
c107acfe
MR		 2884 struct drm_atomic_state *state = cstate->base.state;
2885 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
2886 struct drm_i915_private *dev_priv = to_i915(dev);
024c9045 2887 struct drm_crtc *for_crtc = cstate->base.crtc;
b9cec075
DL		 2888 unsigned int pipe_size, ddb_size;
2889 int nth_active_pipe;
c107acfe
MR		 2890 int pipe = to_intel_crtc(for_crtc)->pipe;
2891
a6d3460e 2892 if (WARN_ON(!state) || !cstate->base.active) {
b9cec075
DL		 2893 alloc->start = 0;
2894 alloc->end = 0;
a6d3460e 2895 *num_active = hweight32(dev_priv->active_crtcs);
b9cec075
DL		 2896 return;
2897 }
2898
a6d3460e
MR		 2899 if (intel_state->active_pipe_changes)
2900 *num_active = hweight32(intel_state->active_crtcs);
2901 else
2902 *num_active = hweight32(dev_priv->active_crtcs);
2903
43d735a6
DL		 2904 if (IS_BROXTON(dev))
2905 ddb_size = BXT_DDB_SIZE;
2906 else
2907 ddb_size = SKL_DDB_SIZE;
b9cec075
DL		 2908
2909 ddb_size -= 4; /* 4 blocks for bypass path allocation */
2910
c107acfe 2911 /*
a6d3460e
MR		 2912 * If the state doesn't change the active CRTC's, then there's
2913 * no need to recalculate; the existing pipe allocation limits
2914 * should remain unchanged. Note that we're safe from racing
2915 * commits since any racing commit that changes the active CRTC
2916 * list would need to grab _all_ crtc locks, including the one
2917 * we currently hold.
c107acfe 2918 */
a6d3460e
MR		 2919 if (!intel_state->active_pipe_changes) {
2920 *alloc = dev_priv->wm.skl_hw.ddb.pipe[pipe];
2921 return;
c107acfe 2922 }
a6d3460e
MR		 2923
2924 nth_active_pipe = hweight32(intel_state->active_crtcs &
2925 (drm_crtc_mask(for_crtc) - 1));
2926 pipe_size = ddb_size / hweight32(intel_state->active_crtcs);
2927 alloc->start = nth_active_pipe * ddb_size / *num_active;
2928 alloc->end = alloc->start + pipe_size;
b9cec075
DL		 2929}
2930
c107acfe 2931static unsigned int skl_cursor_allocation(int num_active)
b9cec075 2932{
c107acfe 2933 if (num_active == 1)
b9cec075
DL		 2934 return 32;
2935
2936 return 8;
2937}
2938
a269c583
DL		 2939static void skl_ddb_entry_init_from_hw(struct skl_ddb_entry *entry, u32 reg)
2940{
2941 entry->start = reg & 0x3ff;
2942 entry->end = (reg >> 16) & 0x3ff;
16160e3d
DL		 2943 if (entry->end)
2944 entry->end += 1;
a269c583
DL		 2945}
2946
08db6652
DL		 2947void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
2948 struct skl_ddb_allocation *ddb /* out */)
a269c583 2949{
a269c583
DL		 2950 enum pipe pipe;
2951 int plane;
2952 u32 val;
2953
b10f1b20
ML		 2954 memset(ddb, 0, sizeof(*ddb));
2955
a269c583 2956 for_each_pipe(dev_priv, pipe) {
4d800030
ID		 2957 enum intel_display_power_domain power_domain;
2958
2959 power_domain = POWER_DOMAIN_PIPE(pipe);
2960 if (!intel_display_power_get_if_enabled(dev_priv, power_domain))
b10f1b20
ML		 2961 continue;
2962
dd740780 2963 for_each_plane(dev_priv, pipe, plane) {
a269c583
DL		 2964 val = I915_READ(PLANE_BUF_CFG(pipe, plane));
2965 skl_ddb_entry_init_from_hw(&ddb->plane[pipe][plane],
2966 val);
2967 }
2968
2969 val = I915_READ(CUR_BUF_CFG(pipe));
4969d33e
MR		 2970 skl_ddb_entry_init_from_hw(&ddb->plane[pipe][PLANE_CURSOR],
2971 val);
4d800030
ID		 2972
2973 intel_display_power_put(dev_priv, power_domain);
a269c583
DL		 2974 }
2975}
2976
9c2f7a9d
KM		 2977/*
2978 * Determines the downscale amount of a plane for the purposes of watermark calculations.
2979 * The bspec defines downscale amount as:
2980 *
2981 * """
2982 * Horizontal down scale amount = maximum[1, Horizontal source size /
2983 * Horizontal destination size]
2984 * Vertical down scale amount = maximum[1, Vertical source size /
2985 * Vertical destination size]
2986 * Total down scale amount = Horizontal down scale amount *
2987 * Vertical down scale amount
2988 * """
2989 *
2990 * Return value is provided in 16.16 fixed point form to retain fractional part.
2991 * Caller should take care of dividing & rounding off the value.
2992 */
2993static uint32_t
2994skl_plane_downscale_amount(const struct intel_plane_state *pstate)
2995{
2996 uint32_t downscale_h, downscale_w;
2997 uint32_t src_w, src_h, dst_w, dst_h;
2998
2999 if (WARN_ON(!pstate->visible))
3000 return DRM_PLANE_HELPER_NO_SCALING;
3001
3002 /* n.b., src is 16.16 fixed point, dst is whole integer */
3003 src_w = drm_rect_width(&pstate->src);
3004 src_h = drm_rect_height(&pstate->src);
3005 dst_w = drm_rect_width(&pstate->dst);
3006 dst_h = drm_rect_height(&pstate->dst);
3007 if (intel_rotation_90_or_270(pstate->base.rotation))
3008 swap(dst_w, dst_h);
3009
3010 downscale_h = max(src_h / dst_h, (uint32_t)DRM_PLANE_HELPER_NO_SCALING);
3011 downscale_w = max(src_w / dst_w, (uint32_t)DRM_PLANE_HELPER_NO_SCALING);
3012
3013 /* Provide result in 16.16 fixed point */
3014 return (uint64_t)downscale_w * downscale_h >> 16;
3015}
3016
b9cec075 3017static unsigned int
024c9045
MR		 3018skl_plane_relative_data_rate(const struct intel_crtc_state *cstate,
3019 const struct drm_plane_state *pstate,
3020 int y)
b9cec075 3021{
a280f7dd 3022 struct intel_plane_state *intel_pstate = to_intel_plane_state(pstate);
024c9045 3023 struct drm_framebuffer *fb = pstate->fb;
8d19d7d9 3024 uint32_t down_scale_amount, data_rate;
a280f7dd 3025 uint32_t width = 0, height = 0;
a1de91e5
MR		 3026 unsigned format = fb ? fb->pixel_format : DRM_FORMAT_XRGB8888;
3027
3028 if (!intel_pstate->visible)
3029 return 0;
3030 if (pstate->plane->type == DRM_PLANE_TYPE_CURSOR)
3031 return 0;
3032 if (y && format != DRM_FORMAT_NV12)
3033 return 0;
a280f7dd
KM		 3034
3035 width = drm_rect_width(&intel_pstate->src) >> 16;
3036 height = drm_rect_height(&intel_pstate->src) >> 16;
3037
3038 if (intel_rotation_90_or_270(pstate->rotation))
3039 swap(width, height);
2cd601c6
CK		 3040
3041 /* for planar format */
a1de91e5 3042 if (format == DRM_FORMAT_NV12) {
2cd601c6 3043 if (y) /* y-plane data rate */
8d19d7d9 3044 data_rate = width * height *
a1de91e5 3045 drm_format_plane_cpp(format, 0);
2cd601c6 3046 else /* uv-plane data rate */
8d19d7d9 3047 data_rate = (width / 2) * (height / 2) *
a1de91e5 3048 drm_format_plane_cpp(format, 1);
8d19d7d9
KM		 3049 } else {
3050 /* for packed formats */
3051 data_rate = width * height * drm_format_plane_cpp(format, 0);
2cd601c6
CK		 3052 }
3053
8d19d7d9
KM		 3054 down_scale_amount = skl_plane_downscale_amount(intel_pstate);
3055
3056 return (uint64_t)data_rate * down_scale_amount >> 16;
b9cec075
DL		 3057}
3058
3059/*
3060 * We don't overflow 32 bits. Worst case is 3 planes enabled, each fetching
3061 * a 8192x4096@32bpp framebuffer:
3062 * 3 * 4096 * 8192 * 4 < 2^32
3063 */
3064static unsigned int
9c74d826 3065skl_get_total_relative_data_rate(struct intel_crtc_state *intel_cstate)
b9cec075 3066{
9c74d826
MR		 3067 struct drm_crtc_state *cstate = &intel_cstate->base;
3068 struct drm_atomic_state *state = cstate->state;
3069 struct drm_crtc *crtc = cstate->crtc;
3070 struct drm_device *dev = crtc->dev;
3071 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
a6d3460e 3072 const struct drm_plane *plane;
024c9045 3073 const struct intel_plane *intel_plane;
a6d3460e 3074 struct drm_plane_state *pstate;
a1de91e5 3075 unsigned int rate, total_data_rate = 0;
9c74d826 3076 int id;
a6d3460e
MR		 3077 int i;
3078
3079 if (WARN_ON(!state))
3080 return 0;
b9cec075 3081
a1de91e5 3082 /* Calculate and cache data rate for each plane */
a6d3460e
MR		 3083 for_each_plane_in_state(state, plane, pstate, i) {
3084 id = skl_wm_plane_id(to_intel_plane(plane));
3085 intel_plane = to_intel_plane(plane);
3086
3087 if (intel_plane->pipe != intel_crtc->pipe)
3088 continue;
3089
3090 /* packed/uv */
3091 rate = skl_plane_relative_data_rate(intel_cstate,
3092 pstate, 0);
3093 intel_cstate->wm.skl.plane_data_rate[id] = rate;
3094
3095 /* y-plane */
3096 rate = skl_plane_relative_data_rate(intel_cstate,
3097 pstate, 1);
3098 intel_cstate->wm.skl.plane_y_data_rate[id] = rate;
a1de91e5 3099 }
024c9045 3100
a1de91e5
MR		 3101 /* Calculate CRTC's total data rate from cached values */
3102 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
3103 int id = skl_wm_plane_id(intel_plane);
024c9045 3104
a1de91e5 3105 /* packed/uv */
9c74d826
MR		 3106 total_data_rate += intel_cstate->wm.skl.plane_data_rate[id];
3107 total_data_rate += intel_cstate->wm.skl.plane_y_data_rate[id];
b9cec075
DL		 3108 }
3109
9c74d826
MR		 3110 WARN_ON(cstate->plane_mask && total_data_rate == 0);
3111
b9cec075
DL		 3112 return total_data_rate;
3113}
3114
cbcfd14b
KM		 3115static uint16_t
3116skl_ddb_min_alloc(const struct drm_plane_state *pstate,
3117 const int y)
3118{
3119 struct drm_framebuffer *fb = pstate->fb;
3120 struct intel_plane_state *intel_pstate = to_intel_plane_state(pstate);
3121 uint32_t src_w, src_h;
3122 uint32_t min_scanlines = 8;
3123 uint8_t plane_bpp;
3124
3125 if (WARN_ON(!fb))
3126 return 0;
3127
3128 /* For packed formats, no y-plane, return 0 */
3129 if (y && fb->pixel_format != DRM_FORMAT_NV12)
3130 return 0;
3131
3132 /* For Non Y-tile return 8-blocks */
3133 if (fb->modifier[0] != I915_FORMAT_MOD_Y_TILED &&
3134 fb->modifier[0] != I915_FORMAT_MOD_Yf_TILED)
3135 return 8;
3136
3137 src_w = drm_rect_width(&intel_pstate->src) >> 16;
3138 src_h = drm_rect_height(&intel_pstate->src) >> 16;
3139
3140 if (intel_rotation_90_or_270(pstate->rotation))
3141 swap(src_w, src_h);
3142
3143 /* Halve UV plane width and height for NV12 */
3144 if (fb->pixel_format == DRM_FORMAT_NV12 && !y) {
3145 src_w /= 2;
3146 src_h /= 2;
3147 }
3148
3149 if (fb->pixel_format == DRM_FORMAT_NV12 && !y)
3150 plane_bpp = drm_format_plane_cpp(fb->pixel_format, 1);
3151 else
3152 plane_bpp = drm_format_plane_cpp(fb->pixel_format, 0);
3153
3154 if (intel_rotation_90_or_270(pstate->rotation)) {
3155 switch (plane_bpp) {
3156 case 1:
3157 min_scanlines = 32;
3158 break;
3159 case 2:
3160 min_scanlines = 16;
3161 break;
3162 case 4:
3163 min_scanlines = 8;
3164 break;
3165 case 8:
3166 min_scanlines = 4;
3167 break;
3168 default:
3169 WARN(1, "Unsupported pixel depth %u for rotation",
3170 plane_bpp);
3171 min_scanlines = 32;
3172 }
3173 }
3174
3175 return DIV_ROUND_UP((4 * src_w * plane_bpp), 512) * min_scanlines/4 + 3;
3176}
3177
c107acfe 3178static int
024c9045 3179skl_allocate_pipe_ddb(struct intel_crtc_state *cstate,
b9cec075
DL		 3180 struct skl_ddb_allocation *ddb /* out */)
3181{
c107acfe 3182 struct drm_atomic_state *state = cstate->base.state;
024c9045 3183 struct drm_crtc *crtc = cstate->base.crtc;
b9cec075
DL		 3184 struct drm_device *dev = crtc->dev;
3185 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
024c9045 3186 struct intel_plane *intel_plane;
c107acfe
MR		 3187 struct drm_plane *plane;
3188 struct drm_plane_state *pstate;
b9cec075 3189 enum pipe pipe = intel_crtc->pipe;
34bb56af 3190 struct skl_ddb_entry *alloc = &ddb->pipe[pipe];
b9cec075 3191 uint16_t alloc_size, start, cursor_blocks;
86a2100a
MR		 3192 uint16_t *minimum = cstate->wm.skl.minimum_blocks;
3193 uint16_t *y_minimum = cstate->wm.skl.minimum_y_blocks;
b9cec075 3194 unsigned int total_data_rate;
c107acfe
MR		 3195 int num_active;
3196 int id, i;
b9cec075 3197
a6d3460e
MR		 3198 if (WARN_ON(!state))
3199 return 0;
3200
c107acfe
MR		 3201 if (!cstate->base.active) {
3202 ddb->pipe[pipe].start = ddb->pipe[pipe].end = 0;
3203 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
3204 memset(ddb->y_plane[pipe], 0, sizeof(ddb->y_plane[pipe]));
3205 return 0;
3206 }
3207
a6d3460e 3208 skl_ddb_get_pipe_allocation_limits(dev, cstate, alloc, &num_active);
34bb56af 3209 alloc_size = skl_ddb_entry_size(alloc);
b9cec075
DL		 3210 if (alloc_size == 0) {
3211 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
c107acfe 3212 return 0;
b9cec075
DL		 3213 }
3214
c107acfe 3215 cursor_blocks = skl_cursor_allocation(num_active);
4969d33e
MR		 3216 ddb->plane[pipe][PLANE_CURSOR].start = alloc->end - cursor_blocks;
3217 ddb->plane[pipe][PLANE_CURSOR].end = alloc->end;
b9cec075
DL		 3218
3219 alloc_size -= cursor_blocks;
b9cec075 3220
80958155 3221 /* 1. Allocate the mininum required blocks for each active plane */
a6d3460e
MR		 3222 for_each_plane_in_state(state, plane, pstate, i) {
3223 intel_plane = to_intel_plane(plane);
3224 id = skl_wm_plane_id(intel_plane);
c107acfe 3225
a6d3460e
MR		 3226 if (intel_plane->pipe != pipe)
3227 continue;
c107acfe 3228
a6d3460e
MR		 3229 if (!to_intel_plane_state(pstate)->visible) {
3230 minimum[id] = 0;
3231 y_minimum[id] = 0;
3232 continue;
3233 }
3234 if (plane->type == DRM_PLANE_TYPE_CURSOR) {
3235 minimum[id] = 0;
3236 y_minimum[id] = 0;
3237 continue;
c107acfe 3238 }
a6d3460e 3239
cbcfd14b
KM		 3240 minimum[id] = skl_ddb_min_alloc(pstate, 0);
3241 y_minimum[id] = skl_ddb_min_alloc(pstate, 1);
c107acfe 3242 }
80958155 3243
c107acfe
MR		 3244 for (i = 0; i < PLANE_CURSOR; i++) {
3245 alloc_size -= minimum[i];
3246 alloc_size -= y_minimum[i];
80958155
DL		 3247 }
3248
b9cec075 3249 /*
80958155
DL		 3250 * 2. Distribute the remaining space in proportion to the amount of
3251 * data each plane needs to fetch from memory.
b9cec075
DL		 3252 *
3253 * FIXME: we may not allocate every single block here.
3254 */
024c9045 3255 total_data_rate = skl_get_total_relative_data_rate(cstate);
a1de91e5 3256 if (total_data_rate == 0)
c107acfe 3257 return 0;
b9cec075 3258
34bb56af 3259 start = alloc->start;
024c9045 3260 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
2cd601c6
CK		 3261 unsigned int data_rate, y_data_rate;
3262 uint16_t plane_blocks, y_plane_blocks = 0;
024c9045 3263 int id = skl_wm_plane_id(intel_plane);
b9cec075 3264
a1de91e5 3265 data_rate = cstate->wm.skl.plane_data_rate[id];
b9cec075
DL		 3266
3267 /*
2cd601c6 3268 * allocation for (packed formats) or (uv-plane part of planar format):
b9cec075
DL		 3269 * promote the expression to 64 bits to avoid overflowing, the
3270 * result is < available as data_rate / total_data_rate < 1
3271 */
024c9045 3272 plane_blocks = minimum[id];
80958155
DL		 3273 plane_blocks += div_u64((uint64_t)alloc_size * data_rate,
3274 total_data_rate);
b9cec075 3275
c107acfe
MR		 3276 /* Leave disabled planes at (0,0) */
3277 if (data_rate) {
3278 ddb->plane[pipe][id].start = start;
3279 ddb->plane[pipe][id].end = start + plane_blocks;
3280 }
b9cec075
DL		 3281
3282 start += plane_blocks;
2cd601c6
CK		 3283
3284 /*
3285 * allocation for y_plane part of planar format:
3286 */
a1de91e5
MR		 3287 y_data_rate = cstate->wm.skl.plane_y_data_rate[id];
3288
3289 y_plane_blocks = y_minimum[id];
3290 y_plane_blocks += div_u64((uint64_t)alloc_size * y_data_rate,
3291 total_data_rate);
2cd601c6 3292
c107acfe
MR		 3293 if (y_data_rate) {
3294 ddb->y_plane[pipe][id].start = start;
3295 ddb->y_plane[pipe][id].end = start + y_plane_blocks;
3296 }
a1de91e5
MR		 3297
3298 start += y_plane_blocks;
b9cec075
DL		 3299 }
3300
c107acfe 3301 return 0;
b9cec075
DL		 3302}
3303
5cec258b 3304static uint32_t skl_pipe_pixel_rate(const struct intel_crtc_state *config)
2d41c0b5
PB		 3305{
3306 /* TODO: Take into account the scalers once we support them */
2d112de7 3307 return config->base.adjusted_mode.crtc_clock;
2d41c0b5
PB		 3308}
3309
3310/*
3311 * The max latency should be 257 (max the punit can code is 255 and we add 2us
ac484963 3312 * for the read latency) and cpp should always be <= 8, so that
2d41c0b5
PB		 3313 * should allow pixel_rate up to ~2 GHz which seems sufficient since max
3314 * 2xcdclk is 1350 MHz and the pixel rate should never exceed that.
3315*/
ac484963 3316static uint32_t skl_wm_method1(uint32_t pixel_rate, uint8_t cpp, uint32_t latency)
2d41c0b5
PB		 3317{
3318 uint32_t wm_intermediate_val, ret;
3319
3320 if (latency == 0)
3321 return UINT_MAX;
3322
ac484963 3323 wm_intermediate_val = latency * pixel_rate * cpp / 512;
2d41c0b5
PB		 3324 ret = DIV_ROUND_UP(wm_intermediate_val, 1000);
3325
3326 return ret;
3327}
3328
3329static uint32_t skl_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
ac484963 3330 uint32_t horiz_pixels, uint8_t cpp,
0fda6568 3331 uint64_t tiling, uint32_t latency)
2d41c0b5 3332{
d4c2aa60
TU		 3333 uint32_t ret;
3334 uint32_t plane_bytes_per_line, plane_blocks_per_line;
3335 uint32_t wm_intermediate_val;
2d41c0b5
PB		 3336
3337 if (latency == 0)
3338 return UINT_MAX;
3339
ac484963 3340 plane_bytes_per_line = horiz_pixels * cpp;
0fda6568
TU		 3341
3342 if (tiling == I915_FORMAT_MOD_Y_TILED ||
3343 tiling == I915_FORMAT_MOD_Yf_TILED) {
3344 plane_bytes_per_line *= 4;
3345 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
3346 plane_blocks_per_line /= 4;
3347 } else {
3348 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
3349 }
3350
2d41c0b5
PB		 3351 wm_intermediate_val = latency * pixel_rate;
3352 ret = DIV_ROUND_UP(wm_intermediate_val, pipe_htotal * 1000) *
d4c2aa60 3353 plane_blocks_per_line;
2d41c0b5
PB		 3354
3355 return ret;
3356}
3357
9c2f7a9d
KM		 3358static uint32_t skl_adjusted_plane_pixel_rate(const struct intel_crtc_state *cstate,
3359 struct intel_plane_state *pstate)
3360{
3361 uint64_t adjusted_pixel_rate;
3362 uint64_t downscale_amount;
3363 uint64_t pixel_rate;
3364
3365 /* Shouldn't reach here on disabled planes... */
3366 if (WARN_ON(!pstate->visible))
3367 return 0;
3368
3369 /*
3370 * Adjusted plane pixel rate is just the pipe's adjusted pixel rate
3371 * with additional adjustments for plane-specific scaling.
3372 */
3373 adjusted_pixel_rate = skl_pipe_pixel_rate(cstate);
3374 downscale_amount = skl_plane_downscale_amount(pstate);
3375
3376 pixel_rate = adjusted_pixel_rate * downscale_amount >> 16;
3377 WARN_ON(pixel_rate != clamp_t(uint32_t, pixel_rate, 0, ~0));
3378
3379 return pixel_rate;
3380}
3381
55994c2c
MR		 3382static int skl_compute_plane_wm(const struct drm_i915_private *dev_priv,
3383 struct intel_crtc_state *cstate,
3384 struct intel_plane_state *intel_pstate,
3385 uint16_t ddb_allocation,
3386 int level,
3387 uint16_t *out_blocks, /* out */
3388 uint8_t *out_lines, /* out */
3389 bool *enabled /* out */)
2d41c0b5 3390{
33815fa5
MR		 3391 struct drm_plane_state *pstate = &intel_pstate->base;
3392 struct drm_framebuffer *fb = pstate->fb;
d4c2aa60
TU		 3393 uint32_t latency = dev_priv->wm.skl_latency[level];
3394 uint32_t method1, method2;
3395 uint32_t plane_bytes_per_line, plane_blocks_per_line;
3396 uint32_t res_blocks, res_lines;
3397 uint32_t selected_result;
ac484963 3398 uint8_t cpp;
a280f7dd 3399 uint32_t width = 0, height = 0;
9c2f7a9d 3400 uint32_t plane_pixel_rate;
2d41c0b5 3401
55994c2c
MR		 3402 if (latency == 0 || !cstate->base.active || !intel_pstate->visible) {
3403 *enabled = false;
3404 return 0;
3405 }
2d41c0b5 3406
a280f7dd
KM		 3407 width = drm_rect_width(&intel_pstate->src) >> 16;
3408 height = drm_rect_height(&intel_pstate->src) >> 16;
3409
33815fa5 3410 if (intel_rotation_90_or_270(pstate->rotation))
a280f7dd
KM		 3411 swap(width, height);
3412
ac484963 3413 cpp = drm_format_plane_cpp(fb->pixel_format, 0);
9c2f7a9d
KM		 3414 plane_pixel_rate = skl_adjusted_plane_pixel_rate(cstate, intel_pstate);
3415
3416 method1 = skl_wm_method1(plane_pixel_rate, cpp, latency);
3417 method2 = skl_wm_method2(plane_pixel_rate,
024c9045 3418 cstate->base.adjusted_mode.crtc_htotal,
a280f7dd
KM		 3419 width,
3420 cpp,
3421 fb->modifier[0],
d4c2aa60 3422 latency);
2d41c0b5 3423
a280f7dd 3424 plane_bytes_per_line = width * cpp;
d4c2aa60 3425 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
2d41c0b5 3426
024c9045
MR		 3427 if (fb->modifier[0] == I915_FORMAT_MOD_Y_TILED ||
3428 fb->modifier[0] == I915_FORMAT_MOD_Yf_TILED) {
1fc0a8f7
TU		 3429 uint32_t min_scanlines = 4;
3430 uint32_t y_tile_minimum;
33815fa5 3431 if (intel_rotation_90_or_270(pstate->rotation)) {
ac484963 3432 int cpp = (fb->pixel_format == DRM_FORMAT_NV12) ?
024c9045
MR		 3433 drm_format_plane_cpp(fb->pixel_format, 1) :
3434 drm_format_plane_cpp(fb->pixel_format, 0);
3435
ac484963 3436 switch (cpp) {
1fc0a8f7
TU		 3437 case 1:
3438 min_scanlines = 16;
3439 break;
3440 case 2:
3441 min_scanlines = 8;
3442 break;
3443 case 8:
3444 WARN(1, "Unsupported pixel depth for rotation");
2f0b5790 3445 }
1fc0a8f7
TU		 3446 }
3447 y_tile_minimum = plane_blocks_per_line * min_scanlines;
0fda6568
TU		 3448 selected_result = max(method2, y_tile_minimum);
3449 } else {
3450 if ((ddb_allocation / plane_blocks_per_line) >= 1)
3451 selected_result = min(method1, method2);
3452 else
3453 selected_result = method1;
3454 }
2d41c0b5 3455
d4c2aa60
TU		 3456 res_blocks = selected_result + 1;
3457 res_lines = DIV_ROUND_UP(selected_result, plane_blocks_per_line);
e6d66171 3458
0fda6568 3459 if (level >= 1 && level <= 7) {
024c9045
MR		 3460 if (fb->modifier[0] == I915_FORMAT_MOD_Y_TILED ||
3461 fb->modifier[0] == I915_FORMAT_MOD_Yf_TILED)
0fda6568
TU		 3462 res_lines += 4;
3463 else
3464 res_blocks++;
3465 }
e6d66171 3466
55994c2c
MR		 3467 if (res_blocks >= ddb_allocation || res_lines > 31) {
3468 *enabled = false;
6b6bada7
MR		 3469
3470 /*
3471 * If there are no valid level 0 watermarks, then we can't
3472 * support this display configuration.
3473 */
3474 if (level) {
3475 return 0;
3476 } else {
3477 DRM_DEBUG_KMS("Requested display configuration exceeds system watermark limitations\n");
3478 DRM_DEBUG_KMS("Plane %d.%d: blocks required = %u/%u, lines required = %u/31\n",
3479 to_intel_crtc(cstate->base.crtc)->pipe,
3480 skl_wm_plane_id(to_intel_plane(pstate->plane)),
3481 res_blocks, ddb_allocation, res_lines);
3482
3483 return -EINVAL;
3484 }
55994c2c 3485 }
e6d66171
DL		 3486
3487 *out_blocks = res_blocks;
3488 *out_lines = res_lines;
55994c2c 3489 *enabled = true;
2d41c0b5 3490
55994c2c 3491 return 0;
2d41c0b5
PB		 3492}
3493
f4a96752
MR		 3494static int
3495skl_compute_wm_level(const struct drm_i915_private *dev_priv,
3496 struct skl_ddb_allocation *ddb,
3497 struct intel_crtc_state *cstate,
3498 int level,
3499 struct skl_wm_level *result)
2d41c0b5 3500{
024c9045 3501 struct drm_device *dev = dev_priv->dev;
f4a96752 3502 struct drm_atomic_state *state = cstate->base.state;
024c9045 3503 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
f4a96752 3504 struct drm_plane *plane;
024c9045 3505 struct intel_plane *intel_plane;
33815fa5 3506 struct intel_plane_state *intel_pstate;
2d41c0b5 3507 uint16_t ddb_blocks;
024c9045 3508 enum pipe pipe = intel_crtc->pipe;
55994c2c 3509 int ret;
024c9045 3510
f4a96752
MR		 3511 /*
3512 * We'll only calculate watermarks for planes that are actually
3513 * enabled, so make sure all other planes are set as disabled.
3514 */
3515 memset(result, 0, sizeof(*result));
3516
3517 for_each_intel_plane_mask(dev, intel_plane, cstate->base.plane_mask) {
024c9045 3518 int i = skl_wm_plane_id(intel_plane);
2d41c0b5 3519
f4a96752
MR		 3520 plane = &intel_plane->base;
3521 intel_pstate = NULL;
3522 if (state)
3523 intel_pstate =
3524 intel_atomic_get_existing_plane_state(state,
3525 intel_plane);
3526
3527 /*
3528 * Note: If we start supporting multiple pending atomic commits
3529 * against the same planes/CRTC's in the future, plane->state
3530 * will no longer be the correct pre-state to use for the
3531 * calculations here and we'll need to change where we get the
3532 * 'unchanged' plane data from.
3533 *
3534 * For now this is fine because we only allow one queued commit
3535 * against a CRTC. Even if the plane isn't modified by this
3536 * transaction and we don't have a plane lock, we still have
3537 * the CRTC's lock, so we know that no other transactions are
3538 * racing with us to update it.
3539 */
3540 if (!intel_pstate)
3541 intel_pstate = to_intel_plane_state(plane->state);
3542
3543 WARN_ON(!intel_pstate->base.fb);
3544
2d41c0b5
PB		 3545 ddb_blocks = skl_ddb_entry_size(&ddb->plane[pipe][i]);
3546
55994c2c
MR		 3547 ret = skl_compute_plane_wm(dev_priv,
3548 cstate,
3549 intel_pstate,
3550 ddb_blocks,
3551 level,
3552 &result->plane_res_b[i],
3553 &result->plane_res_l[i],
3554 &result->plane_en[i]);
3555 if (ret)
3556 return ret;
2d41c0b5 3557 }
f4a96752
MR		 3558
3559 return 0;
2d41c0b5
PB		 3560}
3561
407b50f3 3562static uint32_t
024c9045 3563skl_compute_linetime_wm(struct intel_crtc_state *cstate)
407b50f3 3564{
024c9045 3565 if (!cstate->base.active)
407b50f3
DL		 3566 return 0;
3567
024c9045 3568 if (WARN_ON(skl_pipe_pixel_rate(cstate) == 0))
661abfc0 3569 return 0;
407b50f3 3570
024c9045
MR		 3571 return DIV_ROUND_UP(8 * cstate->base.adjusted_mode.crtc_htotal * 1000,
3572 skl_pipe_pixel_rate(cstate));
407b50f3
DL		 3573}
3574
024c9045 3575static void skl_compute_transition_wm(struct intel_crtc_state *cstate,
9414f563 3576 struct skl_wm_level *trans_wm /* out */)
407b50f3 3577{
024c9045 3578 struct drm_crtc *crtc = cstate->base.crtc;
9414f563 3579 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
024c9045 3580 struct intel_plane *intel_plane;
9414f563 3581
024c9045 3582 if (!cstate->base.active)
407b50f3 3583 return;
9414f563
DL		 3584
3585 /* Until we know more, just disable transition WMs */
024c9045
MR		 3586 for_each_intel_plane_on_crtc(crtc->dev, intel_crtc, intel_plane) {
3587 int i = skl_wm_plane_id(intel_plane);
3588
9414f563 3589 trans_wm->plane_en[i] = false;
024c9045 3590 }
407b50f3
DL		 3591}
3592
55994c2c
MR		 3593static int skl_build_pipe_wm(struct intel_crtc_state *cstate,
3594 struct skl_ddb_allocation *ddb,
3595 struct skl_pipe_wm *pipe_wm)
2d41c0b5 3596{
024c9045 3597 struct drm_device *dev = cstate->base.crtc->dev;
fac5e23e 3598 const struct drm_i915_private *dev_priv = to_i915(dev);
2d41c0b5 3599 int level, max_level = ilk_wm_max_level(dev);
55994c2c 3600 int ret;
2d41c0b5
PB		 3601
3602 for (level = 0; level <= max_level; level++) {
55994c2c
MR		 3603 ret = skl_compute_wm_level(dev_priv, ddb, cstate,
3604 level, &pipe_wm->wm[level]);
3605 if (ret)
3606 return ret;
2d41c0b5 3607 }
024c9045 3608 pipe_wm->linetime = skl_compute_linetime_wm(cstate);
2d41c0b5 3609
024c9045 3610 skl_compute_transition_wm(cstate, &pipe_wm->trans_wm);
55994c2c
MR		 3611
3612 return 0;
2d41c0b5
PB		 3613}
3614
3615static void skl_compute_wm_results(struct drm_device *dev,
2d41c0b5
PB		 3616 struct skl_pipe_wm *p_wm,
3617 struct skl_wm_values *r,
3618 struct intel_crtc *intel_crtc)
3619{
3620 int level, max_level = ilk_wm_max_level(dev);
3621 enum pipe pipe = intel_crtc->pipe;
9414f563
DL		 3622 uint32_t temp;
3623 int i;
2d41c0b5
PB		 3624
3625 for (level = 0; level <= max_level; level++) {
2d41c0b5
PB		 3626 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
3627 temp = 0;
2d41c0b5
PB		 3628
3629 temp |= p_wm->wm[level].plane_res_l[i] <<
3630 PLANE_WM_LINES_SHIFT;
3631 temp |= p_wm->wm[level].plane_res_b[i];
3632 if (p_wm->wm[level].plane_en[i])
3633 temp |= PLANE_WM_EN;
3634
3635 r->plane[pipe][i][level] = temp;
2d41c0b5
PB		 3636 }
3637
3638 temp = 0;
2d41c0b5 3639
4969d33e
MR		 3640 temp |= p_wm->wm[level].plane_res_l[PLANE_CURSOR] << PLANE_WM_LINES_SHIFT;
3641 temp |= p_wm->wm[level].plane_res_b[PLANE_CURSOR];
2d41c0b5 3642
4969d33e 3643 if (p_wm->wm[level].plane_en[PLANE_CURSOR])
2d41c0b5
PB		 3644 temp |= PLANE_WM_EN;
3645
4969d33e 3646 r->plane[pipe][PLANE_CURSOR][level] = temp;
2d41c0b5
PB		 3647
3648 }
3649
9414f563
DL		 3650 /* transition WMs */
3651 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
3652 temp = 0;
3653 temp |= p_wm->trans_wm.plane_res_l[i] << PLANE_WM_LINES_SHIFT;
3654 temp |= p_wm->trans_wm.plane_res_b[i];
3655 if (p_wm->trans_wm.plane_en[i])
3656 temp |= PLANE_WM_EN;
3657
3658 r->plane_trans[pipe][i] = temp;
3659 }
3660
3661 temp = 0;
4969d33e
MR		 3662 temp |= p_wm->trans_wm.plane_res_l[PLANE_CURSOR] << PLANE_WM_LINES_SHIFT;
3663 temp |= p_wm->trans_wm.plane_res_b[PLANE_CURSOR];
3664 if (p_wm->trans_wm.plane_en[PLANE_CURSOR])
9414f563
DL		 3665 temp |= PLANE_WM_EN;
3666
4969d33e 3667 r->plane_trans[pipe][PLANE_CURSOR] = temp;
9414f563 3668
2d41c0b5
PB		 3669 r->wm_linetime[pipe] = p_wm->linetime;
3670}
3671
f0f59a00
VS		 3672static void skl_ddb_entry_write(struct drm_i915_private *dev_priv,
3673 i915_reg_t reg,
16160e3d
DL		 3674 const struct skl_ddb_entry *entry)
3675{
3676 if (entry->end)
3677 I915_WRITE(reg, (entry->end - 1) << 16 | entry->start);
3678 else
3679 I915_WRITE(reg, 0);
3680}
3681
2d41c0b5
PB		 3682static void skl_write_wm_values(struct drm_i915_private *dev_priv,
3683 const struct skl_wm_values *new)
3684{
3685 struct drm_device *dev = dev_priv->dev;
3686 struct intel_crtc *crtc;
3687
19c8054c 3688 for_each_intel_crtc(dev, crtc) {
2d41c0b5
PB		 3689 int i, level, max_level = ilk_wm_max_level(dev);
3690 enum pipe pipe = crtc->pipe;
3691
2b4b9f35 3692 if ((new->dirty_pipes & drm_crtc_mask(&crtc->base)) == 0)
5d374d96 3693 continue;
734fa01f
MR		 3694 if (!crtc->active)
3695 continue;
8211bd5b 3696
5d374d96 3697 I915_WRITE(PIPE_WM_LINETIME(pipe), new->wm_linetime[pipe]);
8211bd5b 3698
5d374d96
DL		 3699 for (level = 0; level <= max_level; level++) {
3700 for (i = 0; i < intel_num_planes(crtc); i++)
3701 I915_WRITE(PLANE_WM(pipe, i, level),
3702 new->plane[pipe][i][level]);
3703 I915_WRITE(CUR_WM(pipe, level),
4969d33e 3704 new->plane[pipe][PLANE_CURSOR][level]);
2d41c0b5 3705 }
5d374d96
DL		 3706 for (i = 0; i < intel_num_planes(crtc); i++)
3707 I915_WRITE(PLANE_WM_TRANS(pipe, i),
3708 new->plane_trans[pipe][i]);
4969d33e
MR		 3709 I915_WRITE(CUR_WM_TRANS(pipe),
3710 new->plane_trans[pipe][PLANE_CURSOR]);
5d374d96 3711
2cd601c6 3712 for (i = 0; i < intel_num_planes(crtc); i++) {
5d374d96
DL		 3713 skl_ddb_entry_write(dev_priv,
3714 PLANE_BUF_CFG(pipe, i),
3715 &new->ddb.plane[pipe][i]);
2cd601c6
CK		 3716 skl_ddb_entry_write(dev_priv,
3717 PLANE_NV12_BUF_CFG(pipe, i),
3718 &new->ddb.y_plane[pipe][i]);
3719 }
5d374d96
DL		 3720
3721 skl_ddb_entry_write(dev_priv, CUR_BUF_CFG(pipe),
4969d33e 3722 &new->ddb.plane[pipe][PLANE_CURSOR]);
2d41c0b5 3723 }
2d41c0b5
PB		 3724}
3725
0e8fb7ba
DL		 3726/*
3727 * When setting up a new DDB allocation arrangement, we need to correctly
3728 * sequence the times at which the new allocations for the pipes are taken into
3729 * account or we'll have pipes fetching from space previously allocated to
3730 * another pipe.
3731 *
3732 * Roughly the sequence looks like:
3733 * 1. re-allocate the pipe(s) with the allocation being reduced and not
3734 * overlapping with a previous light-up pipe (another way to put it is:
3735 * pipes with their new allocation strickly included into their old ones).
3736 * 2. re-allocate the other pipes that get their allocation reduced
3737 * 3. allocate the pipes having their allocation increased
3738 *
3739 * Steps 1. and 2. are here to take care of the following case:
3740 * - Initially DDB looks like this:
3741 * | B | C |
3742 * - enable pipe A.
3743 * - pipe B has a reduced DDB allocation that overlaps with the old pipe C
3744 * allocation
3745 * | A | B | C |
3746 *
3747 * We need to sequence the re-allocation: C, B, A (and not B, C, A).
3748 */
3749
d21b795c
DL		 3750static void
3751skl_wm_flush_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, int pass)
0e8fb7ba 3752{
0e8fb7ba
DL		 3753 int plane;
3754
d21b795c
DL		 3755 DRM_DEBUG_KMS("flush pipe %c (pass %d)\n", pipe_name(pipe), pass);
3756
dd740780 3757 for_each_plane(dev_priv, pipe, plane) {
0e8fb7ba
DL		 3758 I915_WRITE(PLANE_SURF(pipe, plane),
3759 I915_READ(PLANE_SURF(pipe, plane)));
3760 }
3761 I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe)));
3762}
3763
3764static bool
3765skl_ddb_allocation_included(const struct skl_ddb_allocation *old,
3766 const struct skl_ddb_allocation *new,
3767 enum pipe pipe)
3768{
3769 uint16_t old_size, new_size;
3770
3771 old_size = skl_ddb_entry_size(&old->pipe[pipe]);
3772 new_size = skl_ddb_entry_size(&new->pipe[pipe]);
3773
3774 return old_size != new_size &&
3775 new->pipe[pipe].start >= old->pipe[pipe].start &&
3776 new->pipe[pipe].end <= old->pipe[pipe].end;
3777}
3778
3779static void skl_flush_wm_values(struct drm_i915_private *dev_priv,
3780 struct skl_wm_values *new_values)
3781{
3782 struct drm_device *dev = dev_priv->dev;
3783 struct skl_ddb_allocation *cur_ddb, *new_ddb;
c929cb45 3784 bool reallocated[I915_MAX_PIPES] = {};
0e8fb7ba
DL		 3785 struct intel_crtc *crtc;
3786 enum pipe pipe;
3787
3788 new_ddb = &new_values->ddb;
3789 cur_ddb = &dev_priv->wm.skl_hw.ddb;
3790
3791 /*
3792 * First pass: flush the pipes with the new allocation contained into
3793 * the old space.
3794 *
3795 * We'll wait for the vblank on those pipes to ensure we can safely
3796 * re-allocate the freed space without this pipe fetching from it.
3797 */
3798 for_each_intel_crtc(dev, crtc) {
3799 if (!crtc->active)
3800 continue;
3801
3802 pipe = crtc->pipe;
3803
3804 if (!skl_ddb_allocation_included(cur_ddb, new_ddb, pipe))
3805 continue;
3806
d21b795c 3807 skl_wm_flush_pipe(dev_priv, pipe, 1);
0e8fb7ba
DL		 3808 intel_wait_for_vblank(dev, pipe);
3809
3810 reallocated[pipe] = true;
3811 }
3812
3813
3814 /*
3815 * Second pass: flush the pipes that are having their allocation
3816 * reduced, but overlapping with a previous allocation.
3817 *
3818 * Here as well we need to wait for the vblank to make sure the freed
3819 * space is not used anymore.
3820 */
3821 for_each_intel_crtc(dev, crtc) {
3822 if (!crtc->active)
3823 continue;
3824
3825 pipe = crtc->pipe;
3826
3827 if (reallocated[pipe])
3828 continue;
3829
3830 if (skl_ddb_entry_size(&new_ddb->pipe[pipe]) <
3831 skl_ddb_entry_size(&cur_ddb->pipe[pipe])) {
d21b795c 3832 skl_wm_flush_pipe(dev_priv, pipe, 2);
0e8fb7ba 3833 intel_wait_for_vblank(dev, pipe);
d9d8e6b3 3834 reallocated[pipe] = true;
0e8fb7ba 3835 }
0e8fb7ba
DL		 3836 }
3837
3838 /*
3839 * Third pass: flush the pipes that got more space allocated.
3840 *
3841 * We don't need to actively wait for the update here, next vblank
3842 * will just get more DDB space with the correct WM values.
3843 */
3844 for_each_intel_crtc(dev, crtc) {
3845 if (!crtc->active)
3846 continue;
3847
3848 pipe = crtc->pipe;
3849
3850 /*
3851 * At this point, only the pipes more space than before are
3852 * left to re-allocate.
3853 */
3854 if (reallocated[pipe])
3855 continue;
3856
d21b795c 3857 skl_wm_flush_pipe(dev_priv, pipe, 3);
0e8fb7ba
DL		 3858 }
3859}
3860
55994c2c
MR		 3861static int skl_update_pipe_wm(struct drm_crtc_state *cstate,
3862 struct skl_ddb_allocation *ddb, /* out */
3863 struct skl_pipe_wm *pipe_wm, /* out */
3864 bool *changed /* out */)
2d41c0b5 3865{
f4a96752
MR		 3866 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->crtc);
3867 struct intel_crtc_state *intel_cstate = to_intel_crtc_state(cstate);
55994c2c 3868 int ret;
2d41c0b5 3869
55994c2c
MR		 3870 ret = skl_build_pipe_wm(intel_cstate, ddb, pipe_wm);
3871 if (ret)
3872 return ret;
2d41c0b5 3873
4e0963c7 3874 if (!memcmp(&intel_crtc->wm.active.skl, pipe_wm, sizeof(*pipe_wm)))
55994c2c
MR		 3875 *changed = false;
3876 else
3877 *changed = true;
2d41c0b5 3878
55994c2c 3879 return 0;
2d41c0b5
PB		 3880}
3881
9b613022
MR		 3882static uint32_t
3883pipes_modified(struct drm_atomic_state *state)
3884{
3885 struct drm_crtc *crtc;
3886 struct drm_crtc_state *cstate;
3887 uint32_t i, ret = 0;
3888
3889 for_each_crtc_in_state(state, crtc, cstate, i)
3890 ret |= drm_crtc_mask(crtc);
3891
3892 return ret;
3893}
3894
98d39494
MR		 3895static int
3896skl_compute_ddb(struct drm_atomic_state *state)
3897{
3898 struct drm_device *dev = state->dev;
3899 struct drm_i915_private *dev_priv = to_i915(dev);
3900 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
3901 struct intel_crtc *intel_crtc;
734fa01f 3902 struct skl_ddb_allocation *ddb = &intel_state->wm_results.ddb;
9b613022 3903 uint32_t realloc_pipes = pipes_modified(state);
98d39494
MR		 3904 int ret;
3905
3906 /*
3907 * If this is our first atomic update following hardware readout,
3908 * we can't trust the DDB that the BIOS programmed for us. Let's
3909 * pretend that all pipes switched active status so that we'll
3910 * ensure a full DDB recompute.
3911 */
3912 if (dev_priv->wm.distrust_bios_wm)
3913 intel_state->active_pipe_changes = ~0;
3914
3915 /*
3916 * If the modeset changes which CRTC's are active, we need to
3917 * recompute the DDB allocation for *all* active pipes, even
3918 * those that weren't otherwise being modified in any way by this
3919 * atomic commit. Due to the shrinking of the per-pipe allocations
3920 * when new active CRTC's are added, it's possible for a pipe that
3921 * we were already using and aren't changing at all here to suddenly
3922 * become invalid if its DDB needs exceeds its new allocation.
3923 *
3924 * Note that if we wind up doing a full DDB recompute, we can't let
3925 * any other display updates race with this transaction, so we need
3926 * to grab the lock on *all* CRTC's.
3927 */
734fa01f 3928 if (intel_state->active_pipe_changes) {
98d39494 3929 realloc_pipes = ~0;
734fa01f
MR		 3930 intel_state->wm_results.dirty_pipes = ~0;
3931 }
98d39494
MR		 3932
3933 for_each_intel_crtc_mask(dev, intel_crtc, realloc_pipes) {
3934 struct intel_crtc_state *cstate;
3935
3936 cstate = intel_atomic_get_crtc_state(state, intel_crtc);
3937 if (IS_ERR(cstate))
3938 return PTR_ERR(cstate);
3939
734fa01f 3940 ret = skl_allocate_pipe_ddb(cstate, ddb);
98d39494
MR		 3941 if (ret)
3942 return ret;
3943 }
3944
3945 return 0;
3946}
3947
3948static int
3949skl_compute_wm(struct drm_atomic_state *state)
3950{
3951 struct drm_crtc *crtc;
3952 struct drm_crtc_state *cstate;
734fa01f
MR		 3953 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
3954 struct skl_wm_values *results = &intel_state->wm_results;
3955 struct skl_pipe_wm *pipe_wm;
98d39494 3956 bool changed = false;
734fa01f 3957 int ret, i;
98d39494
MR		 3958
3959 /*
3960 * If this transaction isn't actually touching any CRTC's, don't
3961 * bother with watermark calculation. Note that if we pass this
3962 * test, we're guaranteed to hold at least one CRTC state mutex,
3963 * which means we can safely use values like dev_priv->active_crtcs
3964 * since any racing commits that want to update them would need to
3965 * hold _all_ CRTC state mutexes.
3966 */
3967 for_each_crtc_in_state(state, crtc, cstate, i)
3968 changed = true;
3969 if (!changed)
3970 return 0;
3971
734fa01f
MR		 3972 /* Clear all dirty flags */
3973 results->dirty_pipes = 0;
3974
98d39494
MR		 3975 ret = skl_compute_ddb(state);
3976 if (ret)
3977 return ret;
3978
734fa01f
MR		 3979 /*
3980 * Calculate WM's for all pipes that are part of this transaction.
3981 * Note that the DDB allocation above may have added more CRTC's that
3982 * weren't otherwise being modified (and set bits in dirty_pipes) if
3983 * pipe allocations had to change.
3984 *
3985 * FIXME: Now that we're doing this in the atomic check phase, we
3986 * should allow skl_update_pipe_wm() to return failure in cases where
3987 * no suitable watermark values can be found.
3988 */
3989 for_each_crtc_in_state(state, crtc, cstate, i) {
3990 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3991 struct intel_crtc_state *intel_cstate =
3992 to_intel_crtc_state(cstate);
3993
3994 pipe_wm = &intel_cstate->wm.skl.optimal;
3995 ret = skl_update_pipe_wm(cstate, &results->ddb, pipe_wm,
3996 &changed);
3997 if (ret)
3998 return ret;
3999
4000 if (changed)
4001 results->dirty_pipes |= drm_crtc_mask(crtc);
4002
4003 if ((results->dirty_pipes & drm_crtc_mask(crtc)) == 0)
4004 /* This pipe's WM's did not change */
4005 continue;
4006
4007 intel_cstate->update_wm_pre = true;
4008 skl_compute_wm_results(crtc->dev, pipe_wm, results, intel_crtc);
4009 }
4010
98d39494
MR		 4011 return 0;
4012}
4013
2d41c0b5
PB		 4014static void skl_update_wm(struct drm_crtc *crtc)
4015{
4016 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4017 struct drm_device *dev = crtc->dev;
fac5e23e 4018 struct drm_i915_private *dev_priv = to_i915(dev);
2d41c0b5 4019 struct skl_wm_values *results = &dev_priv->wm.skl_results;
4e0963c7 4020 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 4021 struct skl_pipe_wm *pipe_wm = &cstate->wm.skl.optimal;
adda50b8 4022
734fa01f 4023 if ((results->dirty_pipes & drm_crtc_mask(crtc)) == 0)
2d41c0b5
PB		 4024 return;
4025
734fa01f
MR		 4026 intel_crtc->wm.active.skl = *pipe_wm;
4027
4028 mutex_lock(&dev_priv->wm.wm_mutex);
2d41c0b5 4029
2d41c0b5 4030 skl_write_wm_values(dev_priv, results);
0e8fb7ba 4031 skl_flush_wm_values(dev_priv, results);
53b0deb4
DL		 4032
4033 /* store the new configuration */
4034 dev_priv->wm.skl_hw = *results;
734fa01f
MR		 4035
4036 mutex_unlock(&dev_priv->wm.wm_mutex);
2d41c0b5
PB		 4037}
4038
d890565c
VS		 4039static void ilk_compute_wm_config(struct drm_device *dev,
4040 struct intel_wm_config *config)
4041{
4042 struct intel_crtc *crtc;
4043
4044 /* Compute the currently _active_ config */
4045 for_each_intel_crtc(dev, crtc) {
4046 const struct intel_pipe_wm *wm = &crtc->wm.active.ilk;
4047
4048 if (!wm->pipe_enabled)
4049 continue;
4050
4051 config->sprites_enabled |= wm->sprites_enabled;
4052 config->sprites_scaled |= wm->sprites_scaled;
4053 config->num_pipes_active++;
4054 }
4055}
4056
ed4a6a7c 4057static void ilk_program_watermarks(struct drm_i915_private *dev_priv)
801bcfff 4058{
ed4a6a7c 4059 struct drm_device *dev = dev_priv->dev;
b9d5c839 4060 struct intel_pipe_wm lp_wm_1_2 = {}, lp_wm_5_6 = {}, *best_lp_wm;
820c1980 4061 struct ilk_wm_maximums max;
d890565c 4062 struct intel_wm_config config = {};
820c1980 4063 struct ilk_wm_values results = {};
77c122bc 4064 enum intel_ddb_partitioning partitioning;
261a27d1 4065
d890565c
VS		 4066 ilk_compute_wm_config(dev, &config);
4067
4068 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_1_2, &max);
4069 ilk_wm_merge(dev, &config, &max, &lp_wm_1_2);
a485bfb8
VS		 4070
4071 /* 5/6 split only in single pipe config on IVB+ */
ec98c8d1 4072 if (INTEL_INFO(dev)->gen >= 7 &&
d890565c
VS		 4073 config.num_pipes_active == 1 && config.sprites_enabled) {
4074 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_5_6, &max);
4075 ilk_wm_merge(dev, &config, &max, &lp_wm_5_6);
0362c781 4076
820c1980 4077 best_lp_wm = ilk_find_best_result(dev, &lp_wm_1_2, &lp_wm_5_6);
861f3389 4078 } else {
198a1e9b 4079 best_lp_wm = &lp_wm_1_2;
861f3389
PZ		 4080 }
4081
198a1e9b 4082 partitioning = (best_lp_wm == &lp_wm_1_2) ?
77c122bc 4083 INTEL_DDB_PART_1_2 : INTEL_DDB_PART_5_6;
801bcfff 4084
820c1980 4085 ilk_compute_wm_results(dev, best_lp_wm, partitioning, &results);
609cedef 4086
820c1980 4087 ilk_write_wm_values(dev_priv, &results);
1011d8c4
PZ		 4088}
4089
ed4a6a7c 4090static void ilk_initial_watermarks(struct intel_crtc_state *cstate)
b9d5c839 4091{
ed4a6a7c
MR		 4092 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
4093 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
b9d5c839 4094
ed4a6a7c 4095 mutex_lock(&dev_priv->wm.wm_mutex);
e8f1f02e 4096 intel_crtc->wm.active.ilk = cstate->wm.ilk.intermediate;
ed4a6a7c
MR		 4097 ilk_program_watermarks(dev_priv);
4098 mutex_unlock(&dev_priv->wm.wm_mutex);
4099}
bf220452 4100
ed4a6a7c
MR		 4101static void ilk_optimize_watermarks(struct intel_crtc_state *cstate)
4102{
4103 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
4104 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
bf220452 4105
ed4a6a7c
MR		 4106 mutex_lock(&dev_priv->wm.wm_mutex);
4107 if (cstate->wm.need_postvbl_update) {
e8f1f02e 4108 intel_crtc->wm.active.ilk = cstate->wm.ilk.optimal;
ed4a6a7c
MR		 4109 ilk_program_watermarks(dev_priv);
4110 }
4111 mutex_unlock(&dev_priv->wm.wm_mutex);
b9d5c839
VS		 4112}
4113
3078999f
PB		 4114static void skl_pipe_wm_active_state(uint32_t val,
4115 struct skl_pipe_wm *active,
4116 bool is_transwm,
4117 bool is_cursor,
4118 int i,
4119 int level)
4120{
4121 bool is_enabled = (val & PLANE_WM_EN) != 0;
4122
4123 if (!is_transwm) {
4124 if (!is_cursor) {
4125 active->wm[level].plane_en[i] = is_enabled;
4126 active->wm[level].plane_res_b[i] =
4127 val & PLANE_WM_BLOCKS_MASK;
4128 active->wm[level].plane_res_l[i] =
4129 (val >> PLANE_WM_LINES_SHIFT) &
4130 PLANE_WM_LINES_MASK;
4131 } else {
4969d33e
MR		 4132 active->wm[level].plane_en[PLANE_CURSOR] = is_enabled;
4133 active->wm[level].plane_res_b[PLANE_CURSOR] =
3078999f 4134 val & PLANE_WM_BLOCKS_MASK;
4969d33e 4135 active->wm[level].plane_res_l[PLANE_CURSOR] =
3078999f
PB		 4136 (val >> PLANE_WM_LINES_SHIFT) &
4137 PLANE_WM_LINES_MASK;
4138 }
4139 } else {
4140 if (!is_cursor) {
4141 active->trans_wm.plane_en[i] = is_enabled;
4142 active->trans_wm.plane_res_b[i] =
4143 val & PLANE_WM_BLOCKS_MASK;
4144 active->trans_wm.plane_res_l[i] =
4145 (val >> PLANE_WM_LINES_SHIFT) &
4146 PLANE_WM_LINES_MASK;
4147 } else {
4969d33e
MR		 4148 active->trans_wm.plane_en[PLANE_CURSOR] = is_enabled;
4149 active->trans_wm.plane_res_b[PLANE_CURSOR] =
3078999f 4150 val & PLANE_WM_BLOCKS_MASK;
4969d33e 4151 active->trans_wm.plane_res_l[PLANE_CURSOR] =
3078999f
PB		 4152 (val >> PLANE_WM_LINES_SHIFT) &
4153 PLANE_WM_LINES_MASK;
4154 }
4155 }
4156}
4157
4158static void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc)
4159{
4160 struct drm_device *dev = crtc->dev;
fac5e23e 4161 struct drm_i915_private *dev_priv = to_i915(dev);
3078999f
PB		 4162 struct skl_wm_values *hw = &dev_priv->wm.skl_hw;
4163 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4e0963c7 4164 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 4165 struct skl_pipe_wm *active = &cstate->wm.skl.optimal;
3078999f
PB		 4166 enum pipe pipe = intel_crtc->pipe;
4167 int level, i, max_level;
4168 uint32_t temp;
4169
4170 max_level = ilk_wm_max_level(dev);
4171
4172 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
4173
4174 for (level = 0; level <= max_level; level++) {
4175 for (i = 0; i < intel_num_planes(intel_crtc); i++)
4176 hw->plane[pipe][i][level] =
4177 I915_READ(PLANE_WM(pipe, i, level));
4969d33e 4178 hw->plane[pipe][PLANE_CURSOR][level] = I915_READ(CUR_WM(pipe, level));
3078999f
PB		 4179 }
4180
4181 for (i = 0; i < intel_num_planes(intel_crtc); i++)
4182 hw->plane_trans[pipe][i] = I915_READ(PLANE_WM_TRANS(pipe, i));
4969d33e 4183 hw->plane_trans[pipe][PLANE_CURSOR] = I915_READ(CUR_WM_TRANS(pipe));
3078999f 4184
3ef00284 4185 if (!intel_crtc->active)
3078999f
PB		 4186 return;
4187
2b4b9f35 4188 hw->dirty_pipes |= drm_crtc_mask(crtc);
3078999f
PB		 4189
4190 active->linetime = hw->wm_linetime[pipe];
4191
4192 for (level = 0; level <= max_level; level++) {
4193 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
4194 temp = hw->plane[pipe][i][level];
4195 skl_pipe_wm_active_state(temp, active, false,
4196 false, i, level);
4197 }
4969d33e 4198 temp = hw->plane[pipe][PLANE_CURSOR][level];
3078999f
PB		 4199 skl_pipe_wm_active_state(temp, active, false, true, i, level);
4200 }
4201
4202 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
4203 temp = hw->plane_trans[pipe][i];
4204 skl_pipe_wm_active_state(temp, active, true, false, i, 0);
4205 }
4206
4969d33e 4207 temp = hw->plane_trans[pipe][PLANE_CURSOR];
3078999f 4208 skl_pipe_wm_active_state(temp, active, true, true, i, 0);
4e0963c7
MR		 4209
4210 intel_crtc->wm.active.skl = *active;
3078999f
PB		 4211}
4212
4213void skl_wm_get_hw_state(struct drm_device *dev)
4214{
fac5e23e 4215 struct drm_i915_private *dev_priv = to_i915(dev);
a269c583 4216 struct skl_ddb_allocation *ddb = &dev_priv->wm.skl_hw.ddb;
3078999f
PB		 4217 struct drm_crtc *crtc;
4218
a269c583 4219 skl_ddb_get_hw_state(dev_priv, ddb);
3078999f
PB		 4220 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
4221 skl_pipe_wm_get_hw_state(crtc);
a1de91e5 4222
279e99d7
MR		 4223 if (dev_priv->active_crtcs) {
4224 /* Fully recompute DDB on first atomic commit */
4225 dev_priv->wm.distrust_bios_wm = true;
4226 } else {
4227 /* Easy/common case; just sanitize DDB now if everything off */
4228 memset(ddb, 0, sizeof(*ddb));
4229 }
3078999f
PB		 4230}
4231
243e6a44
VS		 4232static void ilk_pipe_wm_get_hw_state(struct drm_crtc *crtc)
4233{
4234 struct drm_device *dev = crtc->dev;
fac5e23e 4235 struct drm_i915_private *dev_priv = to_i915(dev);
820c1980 4236 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44 4237 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4e0963c7 4238 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 4239 struct intel_pipe_wm *active = &cstate->wm.ilk.optimal;
243e6a44 4240 enum pipe pipe = intel_crtc->pipe;
f0f59a00 4241 static const i915_reg_t wm0_pipe_reg[] = {
243e6a44
VS		 4242 [PIPE_A] = WM0_PIPEA_ILK,
4243 [PIPE_B] = WM0_PIPEB_ILK,
4244 [PIPE_C] = WM0_PIPEC_IVB,
4245 };
4246
4247 hw->wm_pipe[pipe] = I915_READ(wm0_pipe_reg[pipe]);
a42a5719 4248 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ce0e0713 4249 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
243e6a44 4250
15606534
VS		 4251 memset(active, 0, sizeof(*active));
4252
3ef00284 4253 active->pipe_enabled = intel_crtc->active;
2a44b76b
VS		 4254
4255 if (active->pipe_enabled) {
243e6a44
VS		 4256 u32 tmp = hw->wm_pipe[pipe];
4257
4258 /*
4259 * For active pipes LP0 watermark is marked as
4260 * enabled, and LP1+ watermaks as disabled since
4261 * we can't really reverse compute them in case
4262 * multiple pipes are active.
4263 */
4264 active->wm[0].enable = true;
4265 active->wm[0].pri_val = (tmp & WM0_PIPE_PLANE_MASK) >> WM0_PIPE_PLANE_SHIFT;
4266 active->wm[0].spr_val = (tmp & WM0_PIPE_SPRITE_MASK) >> WM0_PIPE_SPRITE_SHIFT;
4267 active->wm[0].cur_val = tmp & WM0_PIPE_CURSOR_MASK;
4268 active->linetime = hw->wm_linetime[pipe];
4269 } else {
4270 int level, max_level = ilk_wm_max_level(dev);
4271
4272 /*
4273 * For inactive pipes, all watermark levels
4274 * should be marked as enabled but zeroed,
4275 * which is what we'd compute them to.
4276 */
4277 for (level = 0; level <= max_level; level++)
4278 active->wm[level].enable = true;
4279 }
4e0963c7
MR		 4280
4281 intel_crtc->wm.active.ilk = *active;
243e6a44
VS		 4282}
4283
6eb1a681
VS		 4284#define _FW_WM(value, plane) \
4285 (((value) & DSPFW_ ## plane ## _MASK) >> DSPFW_ ## plane ## _SHIFT)
4286#define _FW_WM_VLV(value, plane) \
4287 (((value) & DSPFW_ ## plane ## _MASK_VLV) >> DSPFW_ ## plane ## _SHIFT)
4288
4289static void vlv_read_wm_values(struct drm_i915_private *dev_priv,
4290 struct vlv_wm_values *wm)
4291{
4292 enum pipe pipe;
4293 uint32_t tmp;
4294
4295 for_each_pipe(dev_priv, pipe) {
4296 tmp = I915_READ(VLV_DDL(pipe));
4297
4298 wm->ddl[pipe].primary =
4299 (tmp >> DDL_PLANE_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4300 wm->ddl[pipe].cursor =
4301 (tmp >> DDL_CURSOR_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4302 wm->ddl[pipe].sprite[0] =
4303 (tmp >> DDL_SPRITE_SHIFT(0)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4304 wm->ddl[pipe].sprite[1] =
4305 (tmp >> DDL_SPRITE_SHIFT(1)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4306 }
4307
4308 tmp = I915_READ(DSPFW1);
4309 wm->sr.plane = _FW_WM(tmp, SR);
4310 wm->pipe[PIPE_B].cursor = _FW_WM(tmp, CURSORB);
4311 wm->pipe[PIPE_B].primary = _FW_WM_VLV(tmp, PLANEB);
4312 wm->pipe[PIPE_A].primary = _FW_WM_VLV(tmp, PLANEA);
4313
4314 tmp = I915_READ(DSPFW2);
4315 wm->pipe[PIPE_A].sprite[1] = _FW_WM_VLV(tmp, SPRITEB);
4316 wm->pipe[PIPE_A].cursor = _FW_WM(tmp, CURSORA);
4317 wm->pipe[PIPE_A].sprite[0] = _FW_WM_VLV(tmp, SPRITEA);
4318
4319 tmp = I915_READ(DSPFW3);
4320 wm->sr.cursor = _FW_WM(tmp, CURSOR_SR);
4321
4322 if (IS_CHERRYVIEW(dev_priv)) {
4323 tmp = I915_READ(DSPFW7_CHV);
4324 wm->pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);
4325 wm->pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);
4326
4327 tmp = I915_READ(DSPFW8_CHV);
4328 wm->pipe[PIPE_C].sprite[1] = _FW_WM_VLV(tmp, SPRITEF);
4329 wm->pipe[PIPE_C].sprite[0] = _FW_WM_VLV(tmp, SPRITEE);
4330
4331 tmp = I915_READ(DSPFW9_CHV);
4332 wm->pipe[PIPE_C].primary = _FW_WM_VLV(tmp, PLANEC);
4333 wm->pipe[PIPE_C].cursor = _FW_WM(tmp, CURSORC);
4334
4335 tmp = I915_READ(DSPHOWM);
4336 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
4337 wm->pipe[PIPE_C].sprite[1] |= _FW_WM(tmp, SPRITEF_HI) << 8;
4338 wm->pipe[PIPE_C].sprite[0] |= _FW_WM(tmp, SPRITEE_HI) << 8;
4339 wm->pipe[PIPE_C].primary |= _FW_WM(tmp, PLANEC_HI) << 8;
4340 wm->pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4341 wm->pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4342 wm->pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) << 8;
4343 wm->pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4344 wm->pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4345 wm->pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) << 8;
4346 } else {
4347 tmp = I915_READ(DSPFW7);
4348 wm->pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);
4349 wm->pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);
4350
4351 tmp = I915_READ(DSPHOWM);
4352 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
4353 wm->pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4354 wm->pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4355 wm->pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) << 8;
4356 wm->pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4357 wm->pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4358 wm->pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) << 8;
4359 }
4360}
4361
4362#undef _FW_WM
4363#undef _FW_WM_VLV
4364
4365void vlv_wm_get_hw_state(struct drm_device *dev)
4366{
4367 struct drm_i915_private *dev_priv = to_i915(dev);
4368 struct vlv_wm_values *wm = &dev_priv->wm.vlv;
4369 struct intel_plane *plane;
4370 enum pipe pipe;
4371 u32 val;
4372
4373 vlv_read_wm_values(dev_priv, wm);
4374
4375 for_each_intel_plane(dev, plane) {
4376 switch (plane->base.type) {
4377 int sprite;
4378 case DRM_PLANE_TYPE_CURSOR:
4379 plane->wm.fifo_size = 63;
4380 break;
4381 case DRM_PLANE_TYPE_PRIMARY:
4382 plane->wm.fifo_size = vlv_get_fifo_size(dev, plane->pipe, 0);
4383 break;
4384 case DRM_PLANE_TYPE_OVERLAY:
4385 sprite = plane->plane;
4386 plane->wm.fifo_size = vlv_get_fifo_size(dev, plane->pipe, sprite + 1);
4387 break;
4388 }
4389 }
4390
4391 wm->cxsr = I915_READ(FW_BLC_SELF_VLV) & FW_CSPWRDWNEN;
4392 wm->level = VLV_WM_LEVEL_PM2;
4393
4394 if (IS_CHERRYVIEW(dev_priv)) {
4395 mutex_lock(&dev_priv->rps.hw_lock);
4396
4397 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4398 if (val & DSP_MAXFIFO_PM5_ENABLE)
4399 wm->level = VLV_WM_LEVEL_PM5;
4400
58590c14
VS		 4401 /*
4402 * If DDR DVFS is disabled in the BIOS, Punit
4403 * will never ack the request. So if that happens
4404 * assume we don't have to enable/disable DDR DVFS
4405 * dynamically. To test that just set the REQ_ACK
4406 * bit to poke the Punit, but don't change the
4407 * HIGH/LOW bits so that we don't actually change
4408 * the current state.
4409 */
6eb1a681 4410 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
58590c14
VS		 4411 val |= FORCE_DDR_FREQ_REQ_ACK;
4412 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
4413
4414 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
4415 FORCE_DDR_FREQ_REQ_ACK) == 0, 3)) {
4416 DRM_DEBUG_KMS("Punit not acking DDR DVFS request, "
4417 "assuming DDR DVFS is disabled\n");
4418 dev_priv->wm.max_level = VLV_WM_LEVEL_PM5;
4419 } else {
4420 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
4421 if ((val & FORCE_DDR_HIGH_FREQ) == 0)
4422 wm->level = VLV_WM_LEVEL_DDR_DVFS;
4423 }
6eb1a681
VS		 4424
4425 mutex_unlock(&dev_priv->rps.hw_lock);
4426 }
4427
4428 for_each_pipe(dev_priv, pipe)
4429 DRM_DEBUG_KMS("Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n",
4430 pipe_name(pipe), wm->pipe[pipe].primary, wm->pipe[pipe].cursor,
4431 wm->pipe[pipe].sprite[0], wm->pipe[pipe].sprite[1]);
4432
4433 DRM_DEBUG_KMS("Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n",
4434 wm->sr.plane, wm->sr.cursor, wm->level, wm->cxsr);
4435}
4436
243e6a44
VS		 4437void ilk_wm_get_hw_state(struct drm_device *dev)
4438{
fac5e23e 4439 struct drm_i915_private *dev_priv = to_i915(dev);
820c1980 4440 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44
VS		 4441 struct drm_crtc *crtc;
4442
70e1e0ec 4443 for_each_crtc(dev, crtc)
243e6a44
VS		 4444 ilk_pipe_wm_get_hw_state(crtc);
4445
4446 hw->wm_lp[0] = I915_READ(WM1_LP_ILK);
4447 hw->wm_lp[1] = I915_READ(WM2_LP_ILK);
4448 hw->wm_lp[2] = I915_READ(WM3_LP_ILK);
4449
4450 hw->wm_lp_spr[0] = I915_READ(WM1S_LP_ILK);
cfa7698b
VS		 4451 if (INTEL_INFO(dev)->gen >= 7) {
4452 hw->wm_lp_spr[1] = I915_READ(WM2S_LP_IVB);
4453 hw->wm_lp_spr[2] = I915_READ(WM3S_LP_IVB);
4454 }
243e6a44 4455
a42a5719 4456 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ac9545fd
VS		 4457 hw->partitioning = (I915_READ(WM_MISC) & WM_MISC_DATA_PARTITION_5_6) ?
4458 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
4459 else if (IS_IVYBRIDGE(dev))
4460 hw->partitioning = (I915_READ(DISP_ARB_CTL2) & DISP_DATA_PARTITION_5_6) ?
4461 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
243e6a44
VS		 4462
4463 hw->enable_fbc_wm =
4464 !(I915_READ(DISP_ARB_CTL) & DISP_FBC_WM_DIS);
4465}
4466
b445e3b0
ED		 4467/**
4468 * intel_update_watermarks - update FIFO watermark values based on current modes
4469 *
4470 * Calculate watermark values for the various WM regs based on current mode
4471 * and plane configuration.
4472 *
4473 * There are several cases to deal with here:
4474 * - normal (i.e. non-self-refresh)
4475 * - self-refresh (SR) mode
4476 * - lines are large relative to FIFO size (buffer can hold up to 2)
4477 * - lines are small relative to FIFO size (buffer can hold more than 2
4478 * lines), so need to account for TLB latency
4479 *
4480 * The normal calculation is:
4481 * watermark = dotclock * bytes per pixel * latency
4482 * where latency is platform & configuration dependent (we assume pessimal
4483 * values here).
4484 *
4485 * The SR calculation is:
4486 * watermark = (trunc(latency/line time)+1) * surface width *
4487 * bytes per pixel
4488 * where
4489 * line time = htotal / dotclock
4490 * surface width = hdisplay for normal plane and 64 for cursor
4491 * and latency is assumed to be high, as above.
4492 *
4493 * The final value programmed to the register should always be rounded up,
4494 * and include an extra 2 entries to account for clock crossings.
4495 *
4496 * We don't use the sprite, so we can ignore that. And on Crestline we have
4497 * to set the non-SR watermarks to 8.
4498 */
46ba614c 4499void intel_update_watermarks(struct drm_crtc *crtc)
b445e3b0 4500{
fac5e23e 4501 struct drm_i915_private *dev_priv = to_i915(crtc->dev);
b445e3b0
ED		 4502
4503 if (dev_priv->display.update_wm)
46ba614c 4504 dev_priv->display.update_wm(crtc);
b445e3b0
ED		 4505}
4506
e2828914 4507/*
9270388e 4508 * Lock protecting IPS related data structures
9270388e
DV		 4509 */
4510DEFINE_SPINLOCK(mchdev_lock);
4511
4512/* Global for IPS driver to get at the current i915 device. Protected by
4513 * mchdev_lock. */
4514static struct drm_i915_private *i915_mch_dev;
4515
91d14251 4516bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4517{
2b4e57bd
ED		 4518 u16 rgvswctl;
4519
9270388e
DV		 4520 assert_spin_locked(&mchdev_lock);
4521
2b4e57bd
ED		 4522 rgvswctl = I915_READ16(MEMSWCTL);
4523 if (rgvswctl & MEMCTL_CMD_STS) {
4524 DRM_DEBUG("gpu busy, RCS change rejected\n");
4525 return false; /* still busy with another command */
4526 }
4527
4528 rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
4529 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
4530 I915_WRITE16(MEMSWCTL, rgvswctl);
4531 POSTING_READ16(MEMSWCTL);
4532
4533 rgvswctl |= MEMCTL_CMD_STS;
4534 I915_WRITE16(MEMSWCTL, rgvswctl);
4535
4536 return true;
4537}
4538
91d14251 4539static void ironlake_enable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4540{
84f1b20f 4541 u32 rgvmodectl;
2b4e57bd
ED		 4542 u8 fmax, fmin, fstart, vstart;
4543
9270388e
DV		 4544 spin_lock_irq(&mchdev_lock);
4545
84f1b20f
TU		 4546 rgvmodectl = I915_READ(MEMMODECTL);
4547
2b4e57bd
ED		 4548 /* Enable temp reporting */
4549 I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
4550 I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
4551
4552 /* 100ms RC evaluation intervals */
4553 I915_WRITE(RCUPEI, 100000);
4554 I915_WRITE(RCDNEI, 100000);
4555
4556 /* Set max/min thresholds to 90ms and 80ms respectively */
4557 I915_WRITE(RCBMAXAVG, 90000);
4558 I915_WRITE(RCBMINAVG, 80000);
4559
4560 I915_WRITE(MEMIHYST, 1);
4561
4562 /* Set up min, max, and cur for interrupt handling */
4563 fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
4564 fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
4565 fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
4566 MEMMODE_FSTART_SHIFT;
4567
616847e7 4568 vstart = (I915_READ(PXVFREQ(fstart)) & PXVFREQ_PX_MASK) >>
2b4e57bd
ED		 4569 PXVFREQ_PX_SHIFT;
4570
20e4d407
DV		 4571 dev_priv->ips.fmax = fmax; /* IPS callback will increase this */
4572 dev_priv->ips.fstart = fstart;
2b4e57bd 4573
20e4d407
DV		 4574 dev_priv->ips.max_delay = fstart;
4575 dev_priv->ips.min_delay = fmin;
4576 dev_priv->ips.cur_delay = fstart;
2b4e57bd
ED		 4577
4578 DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
4579 fmax, fmin, fstart);
4580
4581 I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
4582
4583 /*
4584 * Interrupts will be enabled in ironlake_irq_postinstall
4585 */
4586
4587 I915_WRITE(VIDSTART, vstart);
4588 POSTING_READ(VIDSTART);
4589
4590 rgvmodectl |= MEMMODE_SWMODE_EN;
4591 I915_WRITE(MEMMODECTL, rgvmodectl);
4592
9270388e 4593 if (wait_for_atomic((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
2b4e57bd 4594 DRM_ERROR("stuck trying to change perf mode\n");
dd92d8de 4595 mdelay(1);
2b4e57bd 4596
91d14251 4597 ironlake_set_drps(dev_priv, fstart);
2b4e57bd 4598
7d81c3e0
VS		 4599 dev_priv->ips.last_count1 = I915_READ(DMIEC) +
4600 I915_READ(DDREC) + I915_READ(CSIEC);
20e4d407 4601 dev_priv->ips.last_time1 = jiffies_to_msecs(jiffies);
7d81c3e0 4602 dev_priv->ips.last_count2 = I915_READ(GFXEC);
5ed0bdf2 4603 dev_priv->ips.last_time2 = ktime_get_raw_ns();
9270388e
DV		 4604
4605 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4606}
4607
91d14251 4608static void ironlake_disable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4609{
9270388e
DV		 4610 u16 rgvswctl;
4611
4612 spin_lock_irq(&mchdev_lock);
4613
4614 rgvswctl = I915_READ16(MEMSWCTL);
2b4e57bd
ED		 4615
4616 /* Ack interrupts, disable EFC interrupt */
4617 I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
4618 I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
4619 I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
4620 I915_WRITE(DEIIR, DE_PCU_EVENT);
4621 I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
4622
4623 /* Go back to the starting frequency */
91d14251 4624 ironlake_set_drps(dev_priv, dev_priv->ips.fstart);
dd92d8de 4625 mdelay(1);
2b4e57bd
ED		 4626 rgvswctl |= MEMCTL_CMD_STS;
4627 I915_WRITE(MEMSWCTL, rgvswctl);
dd92d8de 4628 mdelay(1);
2b4e57bd 4629
9270388e 4630 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4631}
4632
acbe9475
DV		 4633/* There's a funny hw issue where the hw returns all 0 when reading from
4634 * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value
4635 * ourselves, instead of doing a rmw cycle (which might result in us clearing
4636 * all limits and the gpu stuck at whatever frequency it is at atm).
4637 */
74ef1173 4638static u32 intel_rps_limits(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4639{
7b9e0ae6 4640 u32 limits;
2b4e57bd 4641
20b46e59
DV		 4642 /* Only set the down limit when we've reached the lowest level to avoid
4643 * getting more interrupts, otherwise leave this clear. This prevents a
4644 * race in the hw when coming out of rc6: There's a tiny window where
4645 * the hw runs at the minimal clock before selecting the desired
4646 * frequency, if the down threshold expires in that window we will not
4647 * receive a down interrupt. */
2d1fe073 4648 if (IS_GEN9(dev_priv)) {
74ef1173
AG		 4649 limits = (dev_priv->rps.max_freq_softlimit) << 23;
4650 if (val <= dev_priv->rps.min_freq_softlimit)
4651 limits |= (dev_priv->rps.min_freq_softlimit) << 14;
4652 } else {
4653 limits = dev_priv->rps.max_freq_softlimit << 24;
4654 if (val <= dev_priv->rps.min_freq_softlimit)
4655 limits |= dev_priv->rps.min_freq_softlimit << 16;
4656 }
20b46e59
DV		 4657
4658 return limits;
4659}
4660
dd75fdc8
CW		 4661static void gen6_set_rps_thresholds(struct drm_i915_private *dev_priv, u8 val)
4662{
4663 int new_power;
8a586437
AG		 4664 u32 threshold_up = 0, threshold_down = 0; /* in % */
4665 u32 ei_up = 0, ei_down = 0;
dd75fdc8
CW		 4666
4667 new_power = dev_priv->rps.power;
4668 switch (dev_priv->rps.power) {
4669 case LOW_POWER:
a72b5623
CW		 4670 if (val > dev_priv->rps.efficient_freq + 1 &&
4671 val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4672 new_power = BETWEEN;
4673 break;
4674
4675 case BETWEEN:
a72b5623
CW		 4676 if (val <= dev_priv->rps.efficient_freq &&
4677 val < dev_priv->rps.cur_freq)
dd75fdc8 4678 new_power = LOW_POWER;
a72b5623
CW		 4679 else if (val >= dev_priv->rps.rp0_freq &&
4680 val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4681 new_power = HIGH_POWER;
4682 break;
4683
4684 case HIGH_POWER:
a72b5623
CW		 4685 if (val < (dev_priv->rps.rp1_freq + dev_priv->rps.rp0_freq) >> 1 &&
4686 val < dev_priv->rps.cur_freq)
dd75fdc8
CW		 4687 new_power = BETWEEN;
4688 break;
4689 }
4690 /* Max/min bins are special */
aed242ff 4691 if (val <= dev_priv->rps.min_freq_softlimit)
dd75fdc8 4692 new_power = LOW_POWER;
aed242ff 4693 if (val >= dev_priv->rps.max_freq_softlimit)
dd75fdc8
CW		 4694 new_power = HIGH_POWER;
4695 if (new_power == dev_priv->rps.power)
4696 return;
4697
4698 /* Note the units here are not exactly 1us, but 1280ns. */
4699 switch (new_power) {
4700 case LOW_POWER:
4701 /* Upclock if more than 95% busy over 16ms */
8a586437
AG		 4702 ei_up = 16000;
4703 threshold_up = 95;
dd75fdc8
CW		 4704
4705 /* Downclock if less than 85% busy over 32ms */
8a586437
AG		 4706 ei_down = 32000;
4707 threshold_down = 85;
dd75fdc8
CW		 4708 break;
4709
4710 case BETWEEN:
4711 /* Upclock if more than 90% busy over 13ms */
8a586437
AG		 4712 ei_up = 13000;
4713 threshold_up = 90;
dd75fdc8
CW		 4714
4715 /* Downclock if less than 75% busy over 32ms */
8a586437
AG		 4716 ei_down = 32000;
4717 threshold_down = 75;
dd75fdc8
CW		 4718 break;
4719
4720 case HIGH_POWER:
4721 /* Upclock if more than 85% busy over 10ms */
8a586437
AG		 4722 ei_up = 10000;
4723 threshold_up = 85;
dd75fdc8
CW		 4724
4725 /* Downclock if less than 60% busy over 32ms */
8a586437
AG		 4726 ei_down = 32000;
4727 threshold_down = 60;
dd75fdc8
CW		 4728 break;
4729 }
4730
8a586437 4731 I915_WRITE(GEN6_RP_UP_EI,
a72b5623 4732 GT_INTERVAL_FROM_US(dev_priv, ei_up));
8a586437 4733 I915_WRITE(GEN6_RP_UP_THRESHOLD,
a72b5623
CW		 4734 GT_INTERVAL_FROM_US(dev_priv,
4735 ei_up * threshold_up / 100));
8a586437
AG		 4736
4737 I915_WRITE(GEN6_RP_DOWN_EI,
a72b5623 4738 GT_INTERVAL_FROM_US(dev_priv, ei_down));
8a586437 4739 I915_WRITE(GEN6_RP_DOWN_THRESHOLD,
a72b5623
CW		 4740 GT_INTERVAL_FROM_US(dev_priv,
4741 ei_down * threshold_down / 100));
4742
4743 I915_WRITE(GEN6_RP_CONTROL,
4744 GEN6_RP_MEDIA_TURBO |
4745 GEN6_RP_MEDIA_HW_NORMAL_MODE |
4746 GEN6_RP_MEDIA_IS_GFX |
4747 GEN6_RP_ENABLE |
4748 GEN6_RP_UP_BUSY_AVG |
4749 GEN6_RP_DOWN_IDLE_AVG);
8a586437 4750
dd75fdc8 4751 dev_priv->rps.power = new_power;
8fb55197
CW		 4752 dev_priv->rps.up_threshold = threshold_up;
4753 dev_priv->rps.down_threshold = threshold_down;
dd75fdc8
CW		 4754 dev_priv->rps.last_adj = 0;
4755}
4756
2876ce73
CW		 4757static u32 gen6_rps_pm_mask(struct drm_i915_private *dev_priv, u8 val)
4758{
4759 u32 mask = 0;
4760
4761 if (val > dev_priv->rps.min_freq_softlimit)
6f4b12f8 4762 mask |= GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_DOWN_THRESHOLD | GEN6_PM_RP_DOWN_TIMEOUT;
2876ce73 4763 if (val < dev_priv->rps.max_freq_softlimit)
6f4b12f8 4764 mask |= GEN6_PM_RP_UP_EI_EXPIRED | GEN6_PM_RP_UP_THRESHOLD;
2876ce73 4765
7b3c29f6
CW		 4766 mask &= dev_priv->pm_rps_events;
4767
59d02a1f 4768 return gen6_sanitize_rps_pm_mask(dev_priv, ~mask);
2876ce73
CW		 4769}
4770
b8a5ff8d
JM		 4771/* gen6_set_rps is called to update the frequency request, but should also be
4772 * called when the range (min_delay and max_delay) is modified so that we can
4773 * update the GEN6_RP_INTERRUPT_LIMITS register accordingly. */
dc97997a 4774static void gen6_set_rps(struct drm_i915_private *dev_priv, u8 val)
20b46e59 4775{
23eafea6 4776 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 4777 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1))
23eafea6
SAK		 4778 return;
4779
4fc688ce 4780 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4781 WARN_ON(val > dev_priv->rps.max_freq);
4782 WARN_ON(val < dev_priv->rps.min_freq);
004777cb 4783
eb64cad1
CW		 4784 /* min/max delay may still have been modified so be sure to
4785 * write the limits value.
4786 */
4787 if (val != dev_priv->rps.cur_freq) {
4788 gen6_set_rps_thresholds(dev_priv, val);
b8a5ff8d 4789
dc97997a 4790 if (IS_GEN9(dev_priv))
5704195c
AG		 4791 I915_WRITE(GEN6_RPNSWREQ,
4792 GEN9_FREQUENCY(val));
dc97997a 4793 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
eb64cad1
CW		 4794 I915_WRITE(GEN6_RPNSWREQ,
4795 HSW_FREQUENCY(val));
4796 else
4797 I915_WRITE(GEN6_RPNSWREQ,
4798 GEN6_FREQUENCY(val) |
4799 GEN6_OFFSET(0) |
4800 GEN6_AGGRESSIVE_TURBO);
b8a5ff8d 4801 }
7b9e0ae6 4802
7b9e0ae6
CW		 4803 /* Make sure we continue to get interrupts
4804 * until we hit the minimum or maximum frequencies.
4805 */
74ef1173 4806 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS, intel_rps_limits(dev_priv, val));
2876ce73 4807 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
7b9e0ae6 4808
d5570a72
BW		 4809 POSTING_READ(GEN6_RPNSWREQ);
4810
b39fb297 4811 dev_priv->rps.cur_freq = val;
0f94592e 4812 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
2b4e57bd
ED		 4813}
4814
dc97997a 4815static void valleyview_set_rps(struct drm_i915_private *dev_priv, u8 val)
ffe02b40 4816{
ffe02b40 4817 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4818 WARN_ON(val > dev_priv->rps.max_freq);
4819 WARN_ON(val < dev_priv->rps.min_freq);
ffe02b40 4820
dc97997a 4821 if (WARN_ONCE(IS_CHERRYVIEW(dev_priv) && (val & 1),
ffe02b40
VS		 4822 "Odd GPU freq value\n"))
4823 val &= ~1;
4824
cd25dd5b
D		 4825 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
4826
8fb55197 4827 if (val != dev_priv->rps.cur_freq) {
ffe02b40 4828 vlv_punit_write(dev_priv, PUNIT_REG_GPU_FREQ_REQ, val);
8fb55197
CW		 4829 if (!IS_CHERRYVIEW(dev_priv))
4830 gen6_set_rps_thresholds(dev_priv, val);
4831 }
ffe02b40 4832
ffe02b40
VS		 4833 dev_priv->rps.cur_freq = val;
4834 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
4835}
4836
a7f6e231 4837/* vlv_set_rps_idle: Set the frequency to idle, if Gfx clocks are down
76c3552f
D		 4838 *
4839 * * If Gfx is Idle, then
a7f6e231
D		 4840 * 1. Forcewake Media well.
4841 * 2. Request idle freq.
4842 * 3. Release Forcewake of Media well.
76c3552f
D		 4843*/
4844static void vlv_set_rps_idle(struct drm_i915_private *dev_priv)
4845{
aed242ff 4846 u32 val = dev_priv->rps.idle_freq;
5549d25f 4847
aed242ff 4848 if (dev_priv->rps.cur_freq <= val)
76c3552f
D		 4849 return;
4850
a7f6e231
D		 4851 /* Wake up the media well, as that takes a lot less
4852 * power than the Render well. */
4853 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_MEDIA);
dc97997a 4854 valleyview_set_rps(dev_priv, val);
a7f6e231 4855 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_MEDIA);
76c3552f
D		 4856}
4857
43cf3bf0
CW		 4858void gen6_rps_busy(struct drm_i915_private *dev_priv)
4859{
4860 mutex_lock(&dev_priv->rps.hw_lock);
4861 if (dev_priv->rps.enabled) {
4862 if (dev_priv->pm_rps_events & (GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_UP_EI_EXPIRED))
4863 gen6_rps_reset_ei(dev_priv);
4864 I915_WRITE(GEN6_PMINTRMSK,
4865 gen6_rps_pm_mask(dev_priv, dev_priv->rps.cur_freq));
2b83c4c4 4866
c33d247d
CW		 4867 gen6_enable_rps_interrupts(dev_priv);
4868
2b83c4c4
MW		 4869 /* Ensure we start at the user's desired frequency */
4870 intel_set_rps(dev_priv,
4871 clamp(dev_priv->rps.cur_freq,
4872 dev_priv->rps.min_freq_softlimit,
4873 dev_priv->rps.max_freq_softlimit));
43cf3bf0
CW		 4874 }
4875 mutex_unlock(&dev_priv->rps.hw_lock);
4876}
4877
b29c19b6
CW		 4878void gen6_rps_idle(struct drm_i915_private *dev_priv)
4879{
c33d247d
CW		 4880 /* Flush our bottom-half so that it does not race with us
4881 * setting the idle frequency and so that it is bounded by
4882 * our rpm wakeref. And then disable the interrupts to stop any
4883 * futher RPS reclocking whilst we are asleep.
4884 */
4885 gen6_disable_rps_interrupts(dev_priv);
4886
b29c19b6 4887 mutex_lock(&dev_priv->rps.hw_lock);
c0951f0c 4888 if (dev_priv->rps.enabled) {
dc97997a 4889 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
76c3552f 4890 vlv_set_rps_idle(dev_priv);
7526ed79 4891 else
dc97997a 4892 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
c0951f0c 4893 dev_priv->rps.last_adj = 0;
43cf3bf0 4894 I915_WRITE(GEN6_PMINTRMSK, 0xffffffff);
c0951f0c 4895 }
8d3afd7d 4896 mutex_unlock(&dev_priv->rps.hw_lock);
1854d5ca 4897
8d3afd7d 4898 spin_lock(&dev_priv->rps.client_lock);
1854d5ca
CW		 4899 while (!list_empty(&dev_priv->rps.clients))
4900 list_del_init(dev_priv->rps.clients.next);
8d3afd7d 4901 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 4902}
4903
1854d5ca 4904void gen6_rps_boost(struct drm_i915_private *dev_priv,
e61b9958
CW		 4905 struct intel_rps_client *rps,
4906 unsigned long submitted)
b29c19b6 4907{
8d3afd7d
CW		 4908 /* This is intentionally racy! We peek at the state here, then
4909 * validate inside the RPS worker.
4910 */
67d97da3 4911 if (!(dev_priv->gt.awake &&
8d3afd7d
CW		 4912 dev_priv->rps.enabled &&
4913 dev_priv->rps.cur_freq < dev_priv->rps.max_freq_softlimit))
4914 return;
43cf3bf0 4915
e61b9958
CW		 4916 /* Force a RPS boost (and don't count it against the client) if
4917 * the GPU is severely congested.
4918 */
d0bc54f2 4919 if (rps && time_after(jiffies, submitted + DRM_I915_THROTTLE_JIFFIES))
e61b9958
CW		 4920 rps = NULL;
4921
8d3afd7d
CW		 4922 spin_lock(&dev_priv->rps.client_lock);
4923 if (rps == NULL || list_empty(&rps->link)) {
4924 spin_lock_irq(&dev_priv->irq_lock);
4925 if (dev_priv->rps.interrupts_enabled) {
4926 dev_priv->rps.client_boost = true;
c33d247d 4927 schedule_work(&dev_priv->rps.work);
8d3afd7d
CW		 4928 }
4929 spin_unlock_irq(&dev_priv->irq_lock);
1854d5ca 4930
2e1b8730
CW		 4931 if (rps != NULL) {
4932 list_add(&rps->link, &dev_priv->rps.clients);
4933 rps->boosts++;
1854d5ca
CW		 4934 } else
4935 dev_priv->rps.boosts++;
c0951f0c 4936 }
8d3afd7d 4937 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 4938}
4939
dc97997a 4940void intel_set_rps(struct drm_i915_private *dev_priv, u8 val)
0a073b84 4941{
dc97997a
CW		 4942 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
4943 valleyview_set_rps(dev_priv, val);
ffe02b40 4944 else
dc97997a 4945 gen6_set_rps(dev_priv, val);
0a073b84
JB		 4946}
4947
dc97997a 4948static void gen9_disable_rc6(struct drm_i915_private *dev_priv)
20e49366 4949{
20e49366 4950 I915_WRITE(GEN6_RC_CONTROL, 0);
38c23527 4951 I915_WRITE(GEN9_PG_ENABLE, 0);
20e49366
ZW		 4952}
4953
dc97997a 4954static void gen9_disable_rps(struct drm_i915_private *dev_priv)
2030d684 4955{
2030d684
AG		 4956 I915_WRITE(GEN6_RP_CONTROL, 0);
4957}
4958
dc97997a 4959static void gen6_disable_rps(struct drm_i915_private *dev_priv)
d20d4f0c 4960{
d20d4f0c 4961 I915_WRITE(GEN6_RC_CONTROL, 0);
44fc7d5c 4962 I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
2030d684 4963 I915_WRITE(GEN6_RP_CONTROL, 0);
44fc7d5c
DV		 4964}
4965
dc97997a 4966static void cherryview_disable_rps(struct drm_i915_private *dev_priv)
38807746 4967{
38807746
D		 4968 I915_WRITE(GEN6_RC_CONTROL, 0);
4969}
4970
dc97997a 4971static void valleyview_disable_rps(struct drm_i915_private *dev_priv)
44fc7d5c 4972{
98a2e5f9
D		 4973 /* we're doing forcewake before Disabling RC6,
4974 * This what the BIOS expects when going into suspend */
59bad947 4975 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
98a2e5f9 4976
44fc7d5c 4977 I915_WRITE(GEN6_RC_CONTROL, 0);
d20d4f0c 4978
59bad947 4979 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
d20d4f0c
JB		 4980}
4981
dc97997a 4982static void intel_print_rc6_info(struct drm_i915_private *dev_priv, u32 mode)
dc39fff7 4983{
dc97997a 4984 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
91ca689a
ID		 4985 if (mode & (GEN7_RC_CTL_TO_MODE | GEN6_RC_CTL_EI_MODE(1)))
4986 mode = GEN6_RC_CTL_RC6_ENABLE;
4987 else
4988 mode = 0;
4989 }
dc97997a 4990 if (HAS_RC6p(dev_priv))
b99d49cc
ID		 4991 DRM_DEBUG_DRIVER("Enabling RC6 states: "
4992 "RC6 %s RC6p %s RC6pp %s\n",
4993 onoff(mode & GEN6_RC_CTL_RC6_ENABLE),
4994 onoff(mode & GEN6_RC_CTL_RC6p_ENABLE),
4995 onoff(mode & GEN6_RC_CTL_RC6pp_ENABLE));
58abf1da
RV		 4996
4997 else
b99d49cc
ID		 4998 DRM_DEBUG_DRIVER("Enabling RC6 states: RC6 %s\n",
4999 onoff(mode & GEN6_RC_CTL_RC6_ENABLE));
dc39fff7
BW		 5000}
5001
dc97997a 5002static bool bxt_check_bios_rc6_setup(struct drm_i915_private *dev_priv)
274008e8 5003{
72e96d64 5004 struct i915_ggtt *ggtt = &dev_priv->ggtt;
274008e8
SAK		 5005 bool enable_rc6 = true;
5006 unsigned long rc6_ctx_base;
fc619841
ID		 5007 u32 rc_ctl;
5008 int rc_sw_target;
5009
5010 rc_ctl = I915_READ(GEN6_RC_CONTROL);
5011 rc_sw_target = (I915_READ(GEN6_RC_STATE) & RC_SW_TARGET_STATE_MASK) >>
5012 RC_SW_TARGET_STATE_SHIFT;
5013 DRM_DEBUG_DRIVER("BIOS enabled RC states: "
5014 "HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n",
5015 onoff(rc_ctl & GEN6_RC_CTL_HW_ENABLE),
5016 onoff(rc_ctl & GEN6_RC_CTL_RC6_ENABLE),
5017 rc_sw_target);
274008e8
SAK		 5018
5019 if (!(I915_READ(RC6_LOCATION) & RC6_CTX_IN_DRAM)) {
b99d49cc 5020 DRM_DEBUG_DRIVER("RC6 Base location not set properly.\n");
274008e8
SAK		 5021 enable_rc6 = false;
5022 }
5023
5024 /*
5025 * The exact context size is not known for BXT, so assume a page size
5026 * for this check.
5027 */
5028 rc6_ctx_base = I915_READ(RC6_CTX_BASE) & RC6_CTX_BASE_MASK;
72e96d64
JL		 5029 if (!((rc6_ctx_base >= ggtt->stolen_reserved_base) &&
5030 (rc6_ctx_base + PAGE_SIZE <= ggtt->stolen_reserved_base +
5031 ggtt->stolen_reserved_size))) {
b99d49cc 5032 DRM_DEBUG_DRIVER("RC6 Base address not as expected.\n");
274008e8
SAK		 5033 enable_rc6 = false;
5034 }
5035
5036 if (!(((I915_READ(PWRCTX_MAXCNT_RCSUNIT) & IDLE_TIME_MASK) > 1) &&
5037 ((I915_READ(PWRCTX_MAXCNT_VCSUNIT0) & IDLE_TIME_MASK) > 1) &&
5038 ((I915_READ(PWRCTX_MAXCNT_BCSUNIT) & IDLE_TIME_MASK) > 1) &&
5039 ((I915_READ(PWRCTX_MAXCNT_VECSUNIT) & IDLE_TIME_MASK) > 1))) {
b99d49cc 5040 DRM_DEBUG_DRIVER("Engine Idle wait time not set properly.\n");
274008e8
SAK		 5041 enable_rc6 = false;
5042 }
5043
fc619841
ID		 5044 if (!I915_READ(GEN8_PUSHBUS_CONTROL) ||
5045 !I915_READ(GEN8_PUSHBUS_ENABLE) ||
5046 !I915_READ(GEN8_PUSHBUS_SHIFT)) {
5047 DRM_DEBUG_DRIVER("Pushbus not setup properly.\n");
5048 enable_rc6 = false;
5049 }
5050
5051 if (!I915_READ(GEN6_GFXPAUSE)) {
5052 DRM_DEBUG_DRIVER("GFX pause not setup properly.\n");
5053 enable_rc6 = false;
5054 }
5055
5056 if (!I915_READ(GEN8_MISC_CTRL0)) {
5057 DRM_DEBUG_DRIVER("GPM control not setup properly.\n");
274008e8
SAK		 5058 enable_rc6 = false;
5059 }
5060
5061 return enable_rc6;
5062}
5063
dc97997a 5064int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6)
2b4e57bd 5065{
e7d66d89 5066 /* No RC6 before Ironlake and code is gone for ilk. */
dc97997a 5067 if (INTEL_INFO(dev_priv)->gen < 6)
e6069ca8
ID		 5068 return 0;
5069
274008e8
SAK		 5070 if (!enable_rc6)
5071 return 0;
5072
dc97997a 5073 if (IS_BROXTON(dev_priv) && !bxt_check_bios_rc6_setup(dev_priv)) {
274008e8
SAK		 5074 DRM_INFO("RC6 disabled by BIOS\n");
5075 return 0;
5076 }
5077
456470eb 5078 /* Respect the kernel parameter if it is set */
e6069ca8
ID		 5079 if (enable_rc6 >= 0) {
5080 int mask;
5081
dc97997a 5082 if (HAS_RC6p(dev_priv))
e6069ca8
ID		 5083 mask = INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE |
5084 INTEL_RC6pp_ENABLE;
5085 else
5086 mask = INTEL_RC6_ENABLE;
5087
5088 if ((enable_rc6 & mask) != enable_rc6)
b99d49cc
ID		 5089 DRM_DEBUG_DRIVER("Adjusting RC6 mask to %d "
5090 "(requested %d, valid %d)\n",
5091 enable_rc6 & mask, enable_rc6, mask);
e6069ca8
ID		 5092
5093 return enable_rc6 & mask;
5094 }
2b4e57bd 5095
dc97997a 5096 if (IS_IVYBRIDGE(dev_priv))
cca84a1f 5097 return (INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE);
8bade1ad
BW		 5098
5099 return INTEL_RC6_ENABLE;
2b4e57bd
ED		 5100}
5101
dc97997a 5102static void gen6_init_rps_frequencies(struct drm_i915_private *dev_priv)
3280e8b0 5103{
93ee2920
TR		 5104 uint32_t rp_state_cap;
5105 u32 ddcc_status = 0;
5106 int ret;
5107
3280e8b0
BW		 5108 /* All of these values are in units of 50MHz */
5109 dev_priv->rps.cur_freq = 0;
93ee2920 5110 /* static values from HW: RP0 > RP1 > RPn (min_freq) */
dc97997a 5111 if (IS_BROXTON(dev_priv)) {
35040562
BP		 5112 rp_state_cap = I915_READ(BXT_RP_STATE_CAP);
5113 dev_priv->rps.rp0_freq = (rp_state_cap >> 16) & 0xff;
5114 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
5115 dev_priv->rps.min_freq = (rp_state_cap >> 0) & 0xff;
5116 } else {
5117 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
5118 dev_priv->rps.rp0_freq = (rp_state_cap >> 0) & 0xff;
5119 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
5120 dev_priv->rps.min_freq = (rp_state_cap >> 16) & 0xff;
5121 }
5122
3280e8b0
BW		 5123 /* hw_max = RP0 until we check for overclocking */
5124 dev_priv->rps.max_freq = dev_priv->rps.rp0_freq;
5125
93ee2920 5126 dev_priv->rps.efficient_freq = dev_priv->rps.rp1_freq;
dc97997a
CW		 5127 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv) ||
5128 IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
93ee2920
TR		 5129 ret = sandybridge_pcode_read(dev_priv,
5130 HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL,
5131 &ddcc_status);
5132 if (0 == ret)
5133 dev_priv->rps.efficient_freq =
46efa4ab
TR		 5134 clamp_t(u8,
5135 ((ddcc_status >> 8) & 0xff),
5136 dev_priv->rps.min_freq,
5137 dev_priv->rps.max_freq);
93ee2920
TR		 5138 }
5139
dc97997a 5140 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
c5e0688c
AG		 5141 /* Store the frequency values in 16.66 MHZ units, which is
5142 the natural hardware unit for SKL */
5143 dev_priv->rps.rp0_freq *= GEN9_FREQ_SCALER;
5144 dev_priv->rps.rp1_freq *= GEN9_FREQ_SCALER;
5145 dev_priv->rps.min_freq *= GEN9_FREQ_SCALER;
5146 dev_priv->rps.max_freq *= GEN9_FREQ_SCALER;
5147 dev_priv->rps.efficient_freq *= GEN9_FREQ_SCALER;
5148 }
5149
aed242ff
CW		 5150 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
5151
3280e8b0
BW		 5152 /* Preserve min/max settings in case of re-init */
5153 if (dev_priv->rps.max_freq_softlimit == 0)
5154 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
5155
93ee2920 5156 if (dev_priv->rps.min_freq_softlimit == 0) {
dc97997a 5157 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
93ee2920 5158 dev_priv->rps.min_freq_softlimit =
813b5e69
VS		 5159 max_t(int, dev_priv->rps.efficient_freq,
5160 intel_freq_opcode(dev_priv, 450));
93ee2920
TR		 5161 else
5162 dev_priv->rps.min_freq_softlimit =
5163 dev_priv->rps.min_freq;
5164 }
3280e8b0
BW		 5165}
5166
b6fef0ef 5167/* See the Gen9_GT_PM_Programming_Guide doc for the below */
dc97997a 5168static void gen9_enable_rps(struct drm_i915_private *dev_priv)
b6fef0ef 5169{
b6fef0ef
JB		 5170 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
5171
dc97997a 5172 gen6_init_rps_frequencies(dev_priv);
ba1c554c 5173
23eafea6 5174 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 5175 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
2030d684
AG		 5176 /*
5177 * BIOS could leave the Hw Turbo enabled, so need to explicitly
5178 * clear out the Control register just to avoid inconsitency
5179 * with debugfs interface, which will show Turbo as enabled
5180 * only and that is not expected by the User after adding the
5181 * WaGsvDisableTurbo. Apart from this there is no problem even
5182 * if the Turbo is left enabled in the Control register, as the
5183 * Up/Down interrupts would remain masked.
5184 */
dc97997a 5185 gen9_disable_rps(dev_priv);
23eafea6
SAK		 5186 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
5187 return;
5188 }
5189
0beb059a
AG		 5190 /* Program defaults and thresholds for RPS*/
5191 I915_WRITE(GEN6_RC_VIDEO_FREQ,
5192 GEN9_FREQUENCY(dev_priv->rps.rp1_freq));
5193
5194 /* 1 second timeout*/
5195 I915_WRITE(GEN6_RP_DOWN_TIMEOUT,
5196 GT_INTERVAL_FROM_US(dev_priv, 1000000));
5197
b6fef0ef 5198 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 0xa);
b6fef0ef 5199
0beb059a
AG		 5200 /* Leaning on the below call to gen6_set_rps to program/setup the
5201 * Up/Down EI & threshold registers, as well as the RP_CONTROL,
5202 * RP_INTERRUPT_LIMITS & RPNSWREQ registers */
5203 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5204 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
b6fef0ef
JB		 5205
5206 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
5207}
5208
dc97997a 5209static void gen9_enable_rc6(struct drm_i915_private *dev_priv)
20e49366 5210{
e2f80391 5211 struct intel_engine_cs *engine;
20e49366 5212 uint32_t rc6_mask = 0;
20e49366
ZW		 5213
5214 /* 1a: Software RC state - RC0 */
5215 I915_WRITE(GEN6_RC_STATE, 0);
5216
5217 /* 1b: Get forcewake during program sequence. Although the driver
5218 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5219 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5220
5221 /* 2a: Disable RC states. */
5222 I915_WRITE(GEN6_RC_CONTROL, 0);
5223
5224 /* 2b: Program RC6 thresholds.*/
63a4dec2
SAK		 5225
5226 /* WaRsDoubleRc6WrlWithCoarsePowerGating: Doubling WRL only when CPG is enabled */
dc97997a 5227 if (IS_SKYLAKE(dev_priv))
63a4dec2
SAK		 5228 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 108 << 16);
5229 else
5230 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 54 << 16);
20e49366
ZW		 5231 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5232 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
b4ac5afc 5233 for_each_engine(engine, dev_priv)
e2f80391 5234 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
97c322e7 5235
1a3d1898 5236 if (HAS_GUC(dev_priv))
97c322e7
SAK		 5237 I915_WRITE(GUC_MAX_IDLE_COUNT, 0xA);
5238
20e49366 5239 I915_WRITE(GEN6_RC_SLEEP, 0);
20e49366 5240
38c23527
ZW		 5241 /* 2c: Program Coarse Power Gating Policies. */
5242 I915_WRITE(GEN9_MEDIA_PG_IDLE_HYSTERESIS, 25);
5243 I915_WRITE(GEN9_RENDER_PG_IDLE_HYSTERESIS, 25);
5244
20e49366 5245 /* 3a: Enable RC6 */
dc97997a 5246 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
20e49366 5247 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
87ad3212 5248 DRM_INFO("RC6 %s\n", onoff(rc6_mask & GEN6_RC_CTL_RC6_ENABLE));
3e7732a0 5249 /* WaRsUseTimeoutMode */
dc97997a
CW		 5250 if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_D0) ||
5251 IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
3e7732a0 5252 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us */
e3429cd2
SAK		 5253 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5254 GEN7_RC_CTL_TO_MODE |
5255 rc6_mask);
3e7732a0
SAK		 5256 } else {
5257 I915_WRITE(GEN6_RC6_THRESHOLD, 37500); /* 37.5/125ms per EI */
e3429cd2
SAK		 5258 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5259 GEN6_RC_CTL_EI_MODE(1) |
5260 rc6_mask);
3e7732a0 5261 }
20e49366 5262
cb07bae0
SK		 5263 /*
5264 * 3b: Enable Coarse Power Gating only when RC6 is enabled.
f2d2fe95 5265 * WaRsDisableCoarsePowerGating:skl,bxt - Render/Media PG need to be disabled with RC6.
cb07bae0 5266 */
dc97997a 5267 if (NEEDS_WaRsDisableCoarsePowerGating(dev_priv))
f2d2fe95
SAK		 5268 I915_WRITE(GEN9_PG_ENABLE, 0);
5269 else
5270 I915_WRITE(GEN9_PG_ENABLE, (rc6_mask & GEN6_RC_CTL_RC6_ENABLE) ?
5271 (GEN9_RENDER_PG_ENABLE | GEN9_MEDIA_PG_ENABLE) : 0);
38c23527 5272
59bad947 5273 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5274}
5275
dc97997a 5276static void gen8_enable_rps(struct drm_i915_private *dev_priv)
6edee7f3 5277{
e2f80391 5278 struct intel_engine_cs *engine;
93ee2920 5279 uint32_t rc6_mask = 0;
6edee7f3
BW		 5280
5281 /* 1a: Software RC state - RC0 */
5282 I915_WRITE(GEN6_RC_STATE, 0);
5283
5284 /* 1c & 1d: Get forcewake during program sequence. Although the driver
5285 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5286 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5287
5288 /* 2a: Disable RC states. */
5289 I915_WRITE(GEN6_RC_CONTROL, 0);
5290
93ee2920 5291 /* Initialize rps frequencies */
dc97997a 5292 gen6_init_rps_frequencies(dev_priv);
6edee7f3
BW		 5293
5294 /* 2b: Program RC6 thresholds.*/
5295 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
5296 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5297 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
b4ac5afc 5298 for_each_engine(engine, dev_priv)
e2f80391 5299 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
6edee7f3 5300 I915_WRITE(GEN6_RC_SLEEP, 0);
dc97997a 5301 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5302 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us/1.28 for TO */
5303 else
5304 I915_WRITE(GEN6_RC6_THRESHOLD, 50000); /* 50/125ms per EI */
6edee7f3
BW		 5305
5306 /* 3: Enable RC6 */
dc97997a 5307 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6edee7f3 5308 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
dc97997a
CW		 5309 intel_print_rc6_info(dev_priv, rc6_mask);
5310 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5311 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5312 GEN7_RC_CTL_TO_MODE |
5313 rc6_mask);
5314 else
5315 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5316 GEN6_RC_CTL_EI_MODE(1) |
5317 rc6_mask);
6edee7f3
BW		 5318
5319 /* 4 Program defaults and thresholds for RPS*/
f9bdc585
BW		 5320 I915_WRITE(GEN6_RPNSWREQ,
5321 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
5322 I915_WRITE(GEN6_RC_VIDEO_FREQ,
5323 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
7526ed79
DV		 5324 /* NB: Docs say 1s, and 1000000 - which aren't equivalent */
5325 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 100000000 / 128); /* 1 second timeout */
5326
5327 /* Docs recommend 900MHz, and 300 MHz respectively */
5328 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
5329 dev_priv->rps.max_freq_softlimit << 24 |
5330 dev_priv->rps.min_freq_softlimit << 16);
5331
5332 I915_WRITE(GEN6_RP_UP_THRESHOLD, 7600000 / 128); /* 76ms busyness per EI, 90% */
5333 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 31300000 / 128); /* 313ms busyness per EI, 70%*/
5334 I915_WRITE(GEN6_RP_UP_EI, 66000); /* 84.48ms, XXX: random? */
5335 I915_WRITE(GEN6_RP_DOWN_EI, 350000); /* 448ms, XXX: random? */
5336
5337 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6edee7f3
BW		 5338
5339 /* 5: Enable RPS */
7526ed79
DV		 5340 I915_WRITE(GEN6_RP_CONTROL,
5341 GEN6_RP_MEDIA_TURBO |
5342 GEN6_RP_MEDIA_HW_NORMAL_MODE |
5343 GEN6_RP_MEDIA_IS_GFX |
5344 GEN6_RP_ENABLE |
5345 GEN6_RP_UP_BUSY_AVG |
5346 GEN6_RP_DOWN_IDLE_AVG);
5347
5348 /* 6: Ring frequency + overclocking (our driver does this later */
5349
c7f3153a 5350 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5351 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
7526ed79 5352
59bad947 5353 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5354}
5355
dc97997a 5356static void gen6_enable_rps(struct drm_i915_private *dev_priv)
2b4e57bd 5357{
e2f80391 5358 struct intel_engine_cs *engine;
d060c169 5359 u32 rc6vids, pcu_mbox = 0, rc6_mask = 0;
2b4e57bd 5360 u32 gtfifodbg;
2b4e57bd 5361 int rc6_mode;
b4ac5afc 5362 int ret;
2b4e57bd 5363
4fc688ce 5364 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5365
2b4e57bd
ED		 5366 /* Here begins a magic sequence of register writes to enable
5367 * auto-downclocking.
5368 *
5369 * Perhaps there might be some value in exposing these to
5370 * userspace...
5371 */
5372 I915_WRITE(GEN6_RC_STATE, 0);
2b4e57bd
ED		 5373
5374 /* Clear the DBG now so we don't confuse earlier errors */
297b32ec
VS		 5375 gtfifodbg = I915_READ(GTFIFODBG);
5376 if (gtfifodbg) {
2b4e57bd
ED		 5377 DRM_ERROR("GT fifo had a previous error %x\n", gtfifodbg);
5378 I915_WRITE(GTFIFODBG, gtfifodbg);
5379 }
5380
59bad947 5381 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
2b4e57bd 5382
93ee2920 5383 /* Initialize rps frequencies */
dc97997a 5384 gen6_init_rps_frequencies(dev_priv);
dd0a1aa1 5385
2b4e57bd
ED		 5386 /* disable the counters and set deterministic thresholds */
5387 I915_WRITE(GEN6_RC_CONTROL, 0);
5388
5389 I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
5390 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
5391 I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
5392 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
5393 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
5394
b4ac5afc 5395 for_each_engine(engine, dev_priv)
e2f80391 5396 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
2b4e57bd
ED		 5397
5398 I915_WRITE(GEN6_RC_SLEEP, 0);
5399 I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
dc97997a 5400 if (IS_IVYBRIDGE(dev_priv))
351aa566
SM		 5401 I915_WRITE(GEN6_RC6_THRESHOLD, 125000);
5402 else
5403 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
0920a487 5404 I915_WRITE(GEN6_RC6p_THRESHOLD, 150000);
2b4e57bd
ED		 5405 I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
5406
5a7dc92a 5407 /* Check if we are enabling RC6 */
dc97997a 5408 rc6_mode = intel_enable_rc6();
2b4e57bd
ED		 5409 if (rc6_mode & INTEL_RC6_ENABLE)
5410 rc6_mask |= GEN6_RC_CTL_RC6_ENABLE;
5411
5a7dc92a 5412 /* We don't use those on Haswell */
dc97997a 5413 if (!IS_HASWELL(dev_priv)) {
5a7dc92a
ED		 5414 if (rc6_mode & INTEL_RC6p_ENABLE)
5415 rc6_mask |= GEN6_RC_CTL_RC6p_ENABLE;
2b4e57bd 5416
5a7dc92a
ED		 5417 if (rc6_mode & INTEL_RC6pp_ENABLE)
5418 rc6_mask |= GEN6_RC_CTL_RC6pp_ENABLE;
5419 }
2b4e57bd 5420
dc97997a 5421 intel_print_rc6_info(dev_priv, rc6_mask);
2b4e57bd
ED		 5422
5423 I915_WRITE(GEN6_RC_CONTROL,
5424 rc6_mask |
5425 GEN6_RC_CTL_EI_MODE(1) |
5426 GEN6_RC_CTL_HW_ENABLE);
5427
dd75fdc8
CW		 5428 /* Power down if completely idle for over 50ms */
5429 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 50000);
2b4e57bd 5430 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
2b4e57bd 5431
42c0526c 5432 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_MIN_FREQ_TABLE, 0);
d060c169 5433 if (ret)
42c0526c 5434 DRM_DEBUG_DRIVER("Failed to set the min frequency\n");
d060c169
BW		 5435
5436 ret = sandybridge_pcode_read(dev_priv, GEN6_READ_OC_PARAMS, &pcu_mbox);
5437 if (!ret && (pcu_mbox & (1<<31))) { /* OC supported */
5438 DRM_DEBUG_DRIVER("Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n",
b39fb297 5439 (dev_priv->rps.max_freq_softlimit & 0xff) * 50,
d060c169 5440 (pcu_mbox & 0xff) * 50);
b39fb297 5441 dev_priv->rps.max_freq = pcu_mbox & 0xff;
2b4e57bd
ED		 5442 }
5443
dd75fdc8 5444 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5445 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
2b4e57bd 5446
31643d54
BW		 5447 rc6vids = 0;
5448 ret = sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
dc97997a 5449 if (IS_GEN6(dev_priv) && ret) {
31643d54 5450 DRM_DEBUG_DRIVER("Couldn't check for BIOS workaround\n");
dc97997a 5451 } else if (IS_GEN6(dev_priv) && (GEN6_DECODE_RC6_VID(rc6vids & 0xff) < 450)) {
31643d54
BW		 5452 DRM_DEBUG_DRIVER("You should update your BIOS. Correcting minimum rc6 voltage (%dmV->%dmV)\n",
5453 GEN6_DECODE_RC6_VID(rc6vids & 0xff), 450);
5454 rc6vids &= 0xffff00;
5455 rc6vids |= GEN6_ENCODE_RC6_VID(450);
5456 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_RC6VIDS, rc6vids);
5457 if (ret)
5458 DRM_ERROR("Couldn't fix incorrect rc6 voltage\n");
5459 }
5460
59bad947 5461 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
2b4e57bd
ED		 5462}
5463
dc97997a 5464static void __gen6_update_ring_freq(struct drm_i915_private *dev_priv)
2b4e57bd
ED		 5465{
5466 int min_freq = 15;
3ebecd07
CW		 5467 unsigned int gpu_freq;
5468 unsigned int max_ia_freq, min_ring_freq;
4c8c7743 5469 unsigned int max_gpu_freq, min_gpu_freq;
2b4e57bd 5470 int scaling_factor = 180;
eda79642 5471 struct cpufreq_policy *policy;
2b4e57bd 5472
4fc688ce 5473 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5474
eda79642
BW		 5475 policy = cpufreq_cpu_get(0);
5476 if (policy) {
5477 max_ia_freq = policy->cpuinfo.max_freq;
5478 cpufreq_cpu_put(policy);
5479 } else {
5480 /*
5481 * Default to measured freq if none found, PCU will ensure we
5482 * don't go over
5483 */
2b4e57bd 5484 max_ia_freq = tsc_khz;
eda79642 5485 }
2b4e57bd
ED		 5486
5487 /* Convert from kHz to MHz */
5488 max_ia_freq /= 1000;
5489
153b4b95 5490 min_ring_freq = I915_READ(DCLK) & 0xf;
f6aca45c
BW		 5491 /* convert DDR frequency from units of 266.6MHz to bandwidth */
5492 min_ring_freq = mult_frac(min_ring_freq, 8, 3);
3ebecd07 5493
dc97997a 5494 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5495 /* Convert GT frequency to 50 HZ units */
5496 min_gpu_freq = dev_priv->rps.min_freq / GEN9_FREQ_SCALER;
5497 max_gpu_freq = dev_priv->rps.max_freq / GEN9_FREQ_SCALER;
5498 } else {
5499 min_gpu_freq = dev_priv->rps.min_freq;
5500 max_gpu_freq = dev_priv->rps.max_freq;
5501 }
5502
2b4e57bd
ED		 5503 /*
5504 * For each potential GPU frequency, load a ring frequency we'd like
5505 * to use for memory access. We do this by specifying the IA frequency
5506 * the PCU should use as a reference to determine the ring frequency.
5507 */
4c8c7743
AG		 5508 for (gpu_freq = max_gpu_freq; gpu_freq >= min_gpu_freq; gpu_freq--) {
5509 int diff = max_gpu_freq - gpu_freq;
3ebecd07
CW		 5510 unsigned int ia_freq = 0, ring_freq = 0;
5511
dc97997a 5512 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5513 /*
5514 * ring_freq = 2 * GT. ring_freq is in 100MHz units
5515 * No floor required for ring frequency on SKL.
5516 */
5517 ring_freq = gpu_freq;
dc97997a 5518 } else if (INTEL_INFO(dev_priv)->gen >= 8) {
46c764d4
BW		 5519 /* max(2 * GT, DDR). NB: GT is 50MHz units */
5520 ring_freq = max(min_ring_freq, gpu_freq);
dc97997a 5521 } else if (IS_HASWELL(dev_priv)) {
f6aca45c 5522 ring_freq = mult_frac(gpu_freq, 5, 4);
3ebecd07
CW		 5523 ring_freq = max(min_ring_freq, ring_freq);
5524 /* leave ia_freq as the default, chosen by cpufreq */
5525 } else {
5526 /* On older processors, there is no separate ring
5527 * clock domain, so in order to boost the bandwidth
5528 * of the ring, we need to upclock the CPU (ia_freq).
5529 *
5530 * For GPU frequencies less than 750MHz,
5531 * just use the lowest ring freq.
5532 */
5533 if (gpu_freq < min_freq)
5534 ia_freq = 800;
5535 else
5536 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
5537 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
5538 }
2b4e57bd 5539
42c0526c
BW		 5540 sandybridge_pcode_write(dev_priv,
5541 GEN6_PCODE_WRITE_MIN_FREQ_TABLE,
3ebecd07
CW		 5542 ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT |
5543 ring_freq << GEN6_PCODE_FREQ_RING_RATIO_SHIFT |
5544 gpu_freq);
2b4e57bd 5545 }
2b4e57bd
ED		 5546}
5547
dc97997a 5548void gen6_update_ring_freq(struct drm_i915_private *dev_priv)
c2bc2fc5 5549{
dc97997a 5550 if (!HAS_CORE_RING_FREQ(dev_priv))
c2bc2fc5
ID		 5551 return;
5552
5553 mutex_lock(&dev_priv->rps.hw_lock);
dc97997a 5554 __gen6_update_ring_freq(dev_priv);
c2bc2fc5
ID		 5555 mutex_unlock(&dev_priv->rps.hw_lock);
5556}
5557
03af2045 5558static int cherryview_rps_max_freq(struct drm_i915_private *dev_priv)
2b6b3a09
D		 5559{
5560 u32 val, rp0;
5561
5b5929cb 5562 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
2b6b3a09 5563
dc97997a 5564 switch (INTEL_INFO(dev_priv)->eu_total) {
5b5929cb
JN		 5565 case 8:
5566 /* (2 * 4) config */
5567 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT);
5568 break;
5569 case 12:
5570 /* (2 * 6) config */
5571 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT);
5572 break;
5573 case 16:
5574 /* (2 * 8) config */
5575 default:
5576 /* Setting (2 * 8) Min RP0 for any other combination */
5577 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT);
5578 break;
095acd5f 5579 }
5b5929cb
JN		 5580
5581 rp0 = (rp0 & FB_GFX_FREQ_FUSE_MASK);
5582
2b6b3a09
D		 5583 return rp0;
5584}
5585
5586static int cherryview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5587{
5588 u32 val, rpe;
5589
5590 val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG);
5591 rpe = (val >> PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT) & PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK;
5592
5593 return rpe;
5594}
5595
7707df4a
D		 5596static int cherryview_rps_guar_freq(struct drm_i915_private *dev_priv)
5597{
5598 u32 val, rp1;
5599
5b5929cb
JN		 5600 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
5601 rp1 = (val & FB_GFX_FREQ_FUSE_MASK);
5602
7707df4a
D		 5603 return rp1;
5604}
5605
f8f2b001
D		 5606static int valleyview_rps_guar_freq(struct drm_i915_private *dev_priv)
5607{
5608 u32 val, rp1;
5609
5610 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
5611
5612 rp1 = (val & FB_GFX_FGUARANTEED_FREQ_FUSE_MASK) >> FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT;
5613
5614 return rp1;
5615}
5616
03af2045 5617static int valleyview_rps_max_freq(struct drm_i915_private *dev_priv)
0a073b84
JB		 5618{
5619 u32 val, rp0;
5620
64936258 5621 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
0a073b84
JB		 5622
5623 rp0 = (val & FB_GFX_MAX_FREQ_FUSE_MASK) >> FB_GFX_MAX_FREQ_FUSE_SHIFT;
5624 /* Clamp to max */
5625 rp0 = min_t(u32, rp0, 0xea);
5626
5627 return rp0;
5628}
5629
5630static int valleyview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5631{
5632 u32 val, rpe;
5633
64936258 5634 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_LO);
0a073b84 5635 rpe = (val & FB_FMAX_VMIN_FREQ_LO_MASK) >> FB_FMAX_VMIN_FREQ_LO_SHIFT;
64936258 5636 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_HI);
0a073b84
JB		 5637 rpe |= (val & FB_FMAX_VMIN_FREQ_HI_MASK) << 5;
5638
5639 return rpe;
5640}
5641
03af2045 5642static int valleyview_rps_min_freq(struct drm_i915_private *dev_priv)
0a073b84 5643{
36146035
ID		 5644 u32 val;
5645
5646 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM) & 0xff;
5647 /*
5648 * According to the BYT Punit GPU turbo HAS 1.1.6.3 the minimum value
5649 * for the minimum frequency in GPLL mode is 0xc1. Contrary to this on
5650 * a BYT-M B0 the above register contains 0xbf. Moreover when setting
5651 * a frequency Punit will not allow values below 0xc0. Clamp it 0xc0
5652 * to make sure it matches what Punit accepts.
5653 */
5654 return max_t(u32, val, 0xc0);
0a073b84
JB		 5655}
5656
ae48434c
ID		 5657/* Check that the pctx buffer wasn't move under us. */
5658static void valleyview_check_pctx(struct drm_i915_private *dev_priv)
5659{
5660 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5661
5662 WARN_ON(pctx_addr != dev_priv->mm.stolen_base +
5663 dev_priv->vlv_pctx->stolen->start);
5664}
5665
38807746
D		 5666
5667/* Check that the pcbr address is not empty. */
5668static void cherryview_check_pctx(struct drm_i915_private *dev_priv)
5669{
5670 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5671
5672 WARN_ON((pctx_addr >> VLV_PCBR_ADDR_SHIFT) == 0);
5673}
5674
dc97997a 5675static void cherryview_setup_pctx(struct drm_i915_private *dev_priv)
38807746 5676{
62106b4f 5677 struct i915_ggtt *ggtt = &dev_priv->ggtt;
72e96d64 5678 unsigned long pctx_paddr, paddr;
38807746
D		 5679 u32 pcbr;
5680 int pctx_size = 32*1024;
5681
38807746
D		 5682 pcbr = I915_READ(VLV_PCBR);
5683 if ((pcbr >> VLV_PCBR_ADDR_SHIFT) == 0) {
ce611ef8 5684 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
38807746 5685 paddr = (dev_priv->mm.stolen_base +
62106b4f 5686 (ggtt->stolen_size - pctx_size));
38807746
D		 5687
5688 pctx_paddr = (paddr & (~4095));
5689 I915_WRITE(VLV_PCBR, pctx_paddr);
5690 }
ce611ef8
VS		 5691
5692 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
38807746
D		 5693}
5694
dc97997a 5695static void valleyview_setup_pctx(struct drm_i915_private *dev_priv)
c9cddffc 5696{
c9cddffc
JB		 5697 struct drm_i915_gem_object *pctx;
5698 unsigned long pctx_paddr;
5699 u32 pcbr;
5700 int pctx_size = 24*1024;
5701
dc97997a 5702 mutex_lock(&dev_priv->dev->struct_mutex);
17b0c1f7 5703
c9cddffc
JB		 5704 pcbr = I915_READ(VLV_PCBR);
5705 if (pcbr) {
5706 /* BIOS set it up already, grab the pre-alloc'd space */
5707 int pcbr_offset;
5708
5709 pcbr_offset = (pcbr & (~4095)) - dev_priv->mm.stolen_base;
5710 pctx = i915_gem_object_create_stolen_for_preallocated(dev_priv->dev,
5711 pcbr_offset,
190d6cd5 5712 I915_GTT_OFFSET_NONE,
c9cddffc
JB		 5713 pctx_size);
5714 goto out;
5715 }
5716
ce611ef8
VS		 5717 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
5718
c9cddffc
JB		 5719 /*
5720 * From the Gunit register HAS:
5721 * The Gfx driver is expected to program this register and ensure
5722 * proper allocation within Gfx stolen memory. For example, this
5723 * register should be programmed such than the PCBR range does not
5724 * overlap with other ranges, such as the frame buffer, protected
5725 * memory, or any other relevant ranges.
5726 */
dc97997a 5727 pctx = i915_gem_object_create_stolen(dev_priv->dev, pctx_size);
c9cddffc
JB		 5728 if (!pctx) {
5729 DRM_DEBUG("not enough stolen space for PCTX, disabling\n");
ee504898 5730 goto out;
c9cddffc
JB		 5731 }
5732
5733 pctx_paddr = dev_priv->mm.stolen_base + pctx->stolen->start;
5734 I915_WRITE(VLV_PCBR, pctx_paddr);
5735
5736out:
ce611ef8 5737 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
c9cddffc 5738 dev_priv->vlv_pctx = pctx;
dc97997a 5739 mutex_unlock(&dev_priv->dev->struct_mutex);
c9cddffc
JB		 5740}
5741
dc97997a 5742static void valleyview_cleanup_pctx(struct drm_i915_private *dev_priv)
ae48434c 5743{
ae48434c
ID		 5744 if (WARN_ON(!dev_priv->vlv_pctx))
5745 return;
5746
ee504898 5747 drm_gem_object_unreference_unlocked(&dev_priv->vlv_pctx->base);
ae48434c
ID		 5748 dev_priv->vlv_pctx = NULL;
5749}
5750
c30fec65
VS		 5751static void vlv_init_gpll_ref_freq(struct drm_i915_private *dev_priv)
5752{
5753 dev_priv->rps.gpll_ref_freq =
5754 vlv_get_cck_clock(dev_priv, "GPLL ref",
5755 CCK_GPLL_CLOCK_CONTROL,
5756 dev_priv->czclk_freq);
5757
5758 DRM_DEBUG_DRIVER("GPLL reference freq: %d kHz\n",
5759 dev_priv->rps.gpll_ref_freq);
5760}
5761
dc97997a 5762static void valleyview_init_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5763{
2bb25c17 5764 u32 val;
4e80519e 5765
dc97997a 5766 valleyview_setup_pctx(dev_priv);
4e80519e 5767
c30fec65
VS		 5768 vlv_init_gpll_ref_freq(dev_priv);
5769
4e80519e
ID		 5770 mutex_lock(&dev_priv->rps.hw_lock);
5771
2bb25c17
VS		 5772 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5773 switch ((val >> 6) & 3) {
5774 case 0:
5775 case 1:
5776 dev_priv->mem_freq = 800;
5777 break;
5778 case 2:
5779 dev_priv->mem_freq = 1066;
5780 break;
5781 case 3:
5782 dev_priv->mem_freq = 1333;
5783 break;
5784 }
80b83b62 5785 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5786
4e80519e
ID		 5787 dev_priv->rps.max_freq = valleyview_rps_max_freq(dev_priv);
5788 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5789 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5790 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
4e80519e
ID		 5791 dev_priv->rps.max_freq);
5792
5793 dev_priv->rps.efficient_freq = valleyview_rps_rpe_freq(dev_priv);
5794 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5795 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
4e80519e
ID		 5796 dev_priv->rps.efficient_freq);
5797
f8f2b001
D		 5798 dev_priv->rps.rp1_freq = valleyview_rps_guar_freq(dev_priv);
5799 DRM_DEBUG_DRIVER("RP1(Guar Freq) GPU freq: %d MHz (%u)\n",
7c59a9c1 5800 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
f8f2b001
D		 5801 dev_priv->rps.rp1_freq);
5802
4e80519e
ID		 5803 dev_priv->rps.min_freq = valleyview_rps_min_freq(dev_priv);
5804 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5805 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
4e80519e
ID		 5806 dev_priv->rps.min_freq);
5807
aed242ff
CW		 5808 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
5809
4e80519e
ID		 5810 /* Preserve min/max settings in case of re-init */
5811 if (dev_priv->rps.max_freq_softlimit == 0)
5812 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
5813
5814 if (dev_priv->rps.min_freq_softlimit == 0)
5815 dev_priv->rps.min_freq_softlimit = dev_priv->rps.min_freq;
5816
5817 mutex_unlock(&dev_priv->rps.hw_lock);
5818}
5819
dc97997a 5820static void cherryview_init_gt_powersave(struct drm_i915_private *dev_priv)
38807746 5821{
2bb25c17 5822 u32 val;
2b6b3a09 5823
dc97997a 5824 cherryview_setup_pctx(dev_priv);
2b6b3a09 5825
c30fec65
VS		 5826 vlv_init_gpll_ref_freq(dev_priv);
5827
2b6b3a09
D		 5828 mutex_lock(&dev_priv->rps.hw_lock);
5829
a580516d 5830 mutex_lock(&dev_priv->sb_lock);
c6e8f39d 5831 val = vlv_cck_read(dev_priv, CCK_FUSE_REG);
a580516d 5832 mutex_unlock(&dev_priv->sb_lock);
c6e8f39d 5833
2bb25c17 5834 switch ((val >> 2) & 0x7) {
2bb25c17 5835 case 3:
2bb25c17
VS		 5836 dev_priv->mem_freq = 2000;
5837 break;
bfa7df01 5838 default:
2bb25c17
VS		 5839 dev_priv->mem_freq = 1600;
5840 break;
5841 }
80b83b62 5842 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5843
2b6b3a09
D		 5844 dev_priv->rps.max_freq = cherryview_rps_max_freq(dev_priv);
5845 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5846 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5847 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
2b6b3a09
D		 5848 dev_priv->rps.max_freq);
5849
5850 dev_priv->rps.efficient_freq = cherryview_rps_rpe_freq(dev_priv);
5851 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5852 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
2b6b3a09
D		 5853 dev_priv->rps.efficient_freq);
5854
7707df4a
D		 5855 dev_priv->rps.rp1_freq = cherryview_rps_guar_freq(dev_priv);
5856 DRM_DEBUG_DRIVER("RP1(Guar) GPU freq: %d MHz (%u)\n",
7c59a9c1 5857 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
7707df4a
D		 5858 dev_priv->rps.rp1_freq);
5859
5b7c91b7
D		 5860 /* PUnit validated range is only [RPe, RP0] */
5861 dev_priv->rps.min_freq = dev_priv->rps.efficient_freq;
2b6b3a09 5862 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5863 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
2b6b3a09
D		 5864 dev_priv->rps.min_freq);
5865
1c14762d
VS		 5866 WARN_ONCE((dev_priv->rps.max_freq |
5867 dev_priv->rps.efficient_freq |
5868 dev_priv->rps.rp1_freq |
5869 dev_priv->rps.min_freq) & 1,
5870 "Odd GPU freq values\n");
5871
aed242ff
CW		 5872 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
5873
2b6b3a09
D		 5874 /* Preserve min/max settings in case of re-init */
5875 if (dev_priv->rps.max_freq_softlimit == 0)
5876 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
5877
5878 if (dev_priv->rps.min_freq_softlimit == 0)
5879 dev_priv->rps.min_freq_softlimit = dev_priv->rps.min_freq;
5880
5881 mutex_unlock(&dev_priv->rps.hw_lock);
38807746
D		 5882}
5883
dc97997a 5884static void valleyview_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5885{
dc97997a 5886 valleyview_cleanup_pctx(dev_priv);
4e80519e
ID		 5887}
5888
dc97997a 5889static void cherryview_enable_rps(struct drm_i915_private *dev_priv)
38807746 5890{
e2f80391 5891 struct intel_engine_cs *engine;
2b6b3a09 5892 u32 gtfifodbg, val, rc6_mode = 0, pcbr;
38807746
D		 5893
5894 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
5895
297b32ec
VS		 5896 gtfifodbg = I915_READ(GTFIFODBG) & ~(GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV |
5897 GT_FIFO_FREE_ENTRIES_CHV);
38807746
D		 5898 if (gtfifodbg) {
5899 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
5900 gtfifodbg);
5901 I915_WRITE(GTFIFODBG, gtfifodbg);
5902 }
5903
5904 cherryview_check_pctx(dev_priv);
5905
5906 /* 1a & 1b: Get forcewake during program sequence. Although the driver
5907 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5908 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
38807746 5909
160614a2
VS		 5910 /* Disable RC states. */
5911 I915_WRITE(GEN6_RC_CONTROL, 0);
5912
38807746
D		 5913 /* 2a: Program RC6 thresholds.*/
5914 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
5915 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5916 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
5917
b4ac5afc 5918 for_each_engine(engine, dev_priv)
e2f80391 5919 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
38807746
D		 5920 I915_WRITE(GEN6_RC_SLEEP, 0);
5921
f4f71c7d
D		 5922 /* TO threshold set to 500 us ( 0x186 * 1.28 us) */
5923 I915_WRITE(GEN6_RC6_THRESHOLD, 0x186);
38807746
D		 5924
5925 /* allows RC6 residency counter to work */
5926 I915_WRITE(VLV_COUNTER_CONTROL,
5927 _MASKED_BIT_ENABLE(VLV_COUNT_RANGE_HIGH |
5928 VLV_MEDIA_RC6_COUNT_EN |
5929 VLV_RENDER_RC6_COUNT_EN));
5930
5931 /* For now we assume BIOS is allocating and populating the PCBR */
5932 pcbr = I915_READ(VLV_PCBR);
5933
38807746 5934 /* 3: Enable RC6 */
dc97997a
CW		 5935 if ((intel_enable_rc6() & INTEL_RC6_ENABLE) &&
5936 (pcbr >> VLV_PCBR_ADDR_SHIFT))
af5a75a3 5937 rc6_mode = GEN7_RC_CTL_TO_MODE;
38807746
D		 5938
5939 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
5940
2b6b3a09 5941 /* 4 Program defaults and thresholds for RPS*/
3cbdb48f 5942 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
2b6b3a09
D		 5943 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
5944 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
5945 I915_WRITE(GEN6_RP_UP_EI, 66000);
5946 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
5947
5948 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
5949
5950 /* 5: Enable RPS */
5951 I915_WRITE(GEN6_RP_CONTROL,
5952 GEN6_RP_MEDIA_HW_NORMAL_MODE |
eb973a5e 5953 GEN6_RP_MEDIA_IS_GFX |
2b6b3a09
D		 5954 GEN6_RP_ENABLE |
5955 GEN6_RP_UP_BUSY_AVG |
5956 GEN6_RP_DOWN_IDLE_AVG);
5957
3ef62342
D		 5958 /* Setting Fixed Bias */
5959 val = VLV_OVERRIDE_EN |
5960 VLV_SOC_TDP_EN |
5961 CHV_BIAS_CPU_50_SOC_50;
5962 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
5963
2b6b3a09
D		 5964 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5965
8d40c3ae
VS		 5966 /* RPS code assumes GPLL is used */
5967 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
5968
742f491d 5969 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
2b6b3a09
D		 5970 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
5971
5972 dev_priv->rps.cur_freq = (val >> 8) & 0xff;
5973 DRM_DEBUG_DRIVER("current GPU freq: %d MHz (%u)\n",
7c59a9c1 5974 intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq),
2b6b3a09
D		 5975 dev_priv->rps.cur_freq);
5976
5977 DRM_DEBUG_DRIVER("setting GPU freq to %d MHz (%u)\n",
5fd9f523
VS		 5978 intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq),
5979 dev_priv->rps.idle_freq);
2b6b3a09 5980
dc97997a 5981 valleyview_set_rps(dev_priv, dev_priv->rps.idle_freq);
2b6b3a09 5982
59bad947 5983 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
38807746
D		 5984}
5985
dc97997a 5986static void valleyview_enable_rps(struct drm_i915_private *dev_priv)
0a073b84 5987{
e2f80391 5988 struct intel_engine_cs *engine;
2a5913a8 5989 u32 gtfifodbg, val, rc6_mode = 0;
0a073b84
JB		 5990
5991 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
5992
ae48434c
ID		 5993 valleyview_check_pctx(dev_priv);
5994
297b32ec
VS		 5995 gtfifodbg = I915_READ(GTFIFODBG);
5996 if (gtfifodbg) {
f7d85c1e
JB		 5997 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
5998 gtfifodbg);
0a073b84
JB		 5999 I915_WRITE(GTFIFODBG, gtfifodbg);
6000 }
6001
c8d9a590 6002 /* If VLV, Forcewake all wells, else re-direct to regular path */
59bad947 6003 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
0a073b84 6004
160614a2
VS		 6005 /* Disable RC states. */
6006 I915_WRITE(GEN6_RC_CONTROL, 0);
6007
cad725fe 6008 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
0a073b84
JB		 6009 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
6010 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
6011 I915_WRITE(GEN6_RP_UP_EI, 66000);
6012 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
6013
6014 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6015
6016 I915_WRITE(GEN6_RP_CONTROL,
6017 GEN6_RP_MEDIA_TURBO |
6018 GEN6_RP_MEDIA_HW_NORMAL_MODE |
6019 GEN6_RP_MEDIA_IS_GFX |
6020 GEN6_RP_ENABLE |
6021 GEN6_RP_UP_BUSY_AVG |
6022 GEN6_RP_DOWN_IDLE_CONT);
6023
6024 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 0x00280000);
6025 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
6026 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
6027
b4ac5afc 6028 for_each_engine(engine, dev_priv)
e2f80391 6029 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
0a073b84 6030
2f0aa304 6031 I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);
0a073b84
JB		 6032
6033 /* allows RC6 residency counter to work */
49798eb2 6034 I915_WRITE(VLV_COUNTER_CONTROL,
31685c25
D		 6035 _MASKED_BIT_ENABLE(VLV_MEDIA_RC0_COUNT_EN |
6036 VLV_RENDER_RC0_COUNT_EN |
49798eb2
JB		 6037 VLV_MEDIA_RC6_COUNT_EN |
6038 VLV_RENDER_RC6_COUNT_EN));
31685c25 6039
dc97997a 6040 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6b88f295 6041 rc6_mode = GEN7_RC_CTL_TO_MODE | VLV_RC_CTL_CTX_RST_PARALLEL;
dc39fff7 6042
dc97997a 6043 intel_print_rc6_info(dev_priv, rc6_mode);
dc39fff7 6044
a2b23fe0 6045 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
0a073b84 6046
3ef62342
D		 6047 /* Setting Fixed Bias */
6048 val = VLV_OVERRIDE_EN |
6049 VLV_SOC_TDP_EN |
6050 VLV_BIAS_CPU_125_SOC_875;
6051 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
6052
64936258 6053 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
0a073b84 6054
8d40c3ae
VS		 6055 /* RPS code assumes GPLL is used */
6056 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
6057
742f491d 6058 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
0a073b84
JB		 6059 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
6060
b39fb297 6061 dev_priv->rps.cur_freq = (val >> 8) & 0xff;
73008b98 6062 DRM_DEBUG_DRIVER("current GPU freq: %d MHz (%u)\n",
7c59a9c1 6063 intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq),
b39fb297 6064 dev_priv->rps.cur_freq);
0a073b84 6065
73008b98 6066 DRM_DEBUG_DRIVER("setting GPU freq to %d MHz (%u)\n",
5fd9f523
VS		 6067 intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq),
6068 dev_priv->rps.idle_freq);
0a073b84 6069
dc97997a 6070 valleyview_set_rps(dev_priv, dev_priv->rps.idle_freq);
0a073b84 6071
59bad947 6072 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
0a073b84
JB		 6073}
6074
dde18883
ED		 6075static unsigned long intel_pxfreq(u32 vidfreq)
6076{
6077 unsigned long freq;
6078 int div = (vidfreq & 0x3f0000) >> 16;
6079 int post = (vidfreq & 0x3000) >> 12;
6080 int pre = (vidfreq & 0x7);
6081
6082 if (!pre)
6083 return 0;
6084
6085 freq = ((div * 133333) / ((1<<post) * pre));
6086
6087 return freq;
6088}
6089
eb48eb00
DV		 6090static const struct cparams {
6091 u16 i;
6092 u16 t;
6093 u16 m;
6094 u16 c;
6095} cparams[] = {
6096 { 1, 1333, 301, 28664 },
6097 { 1, 1066, 294, 24460 },
6098 { 1, 800, 294, 25192 },
6099 { 0, 1333, 276, 27605 },
6100 { 0, 1066, 276, 27605 },
6101 { 0, 800, 231, 23784 },
6102};
6103
f531dcb2 6104static unsigned long __i915_chipset_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 6105{
6106 u64 total_count, diff, ret;
6107 u32 count1, count2, count3, m = 0, c = 0;
6108 unsigned long now = jiffies_to_msecs(jiffies), diff1;
6109 int i;
6110
02d71956
DV		 6111 assert_spin_locked(&mchdev_lock);
6112
20e4d407 6113 diff1 = now - dev_priv->ips.last_time1;
eb48eb00
DV		 6114
6115 /* Prevent division-by-zero if we are asking too fast.
6116 * Also, we don't get interesting results if we are polling
6117 * faster than once in 10ms, so just return the saved value
6118 * in such cases.
6119 */
6120 if (diff1 <= 10)
20e4d407 6121 return dev_priv->ips.chipset_power;
eb48eb00
DV		 6122
6123 count1 = I915_READ(DMIEC);
6124 count2 = I915_READ(DDREC);
6125 count3 = I915_READ(CSIEC);
6126
6127 total_count = count1 + count2 + count3;
6128
6129 /* FIXME: handle per-counter overflow */
20e4d407
DV		 6130 if (total_count < dev_priv->ips.last_count1) {
6131 diff = ~0UL - dev_priv->ips.last_count1;
eb48eb00
DV		 6132 diff += total_count;
6133 } else {
20e4d407 6134 diff = total_count - dev_priv->ips.last_count1;
eb48eb00
DV		 6135 }
6136
6137 for (i = 0; i < ARRAY_SIZE(cparams); i++) {
20e4d407
DV		 6138 if (cparams[i].i == dev_priv->ips.c_m &&
6139 cparams[i].t == dev_priv->ips.r_t) {
eb48eb00
DV		 6140 m = cparams[i].m;
6141 c = cparams[i].c;
6142 break;
6143 }
6144 }
6145
6146 diff = div_u64(diff, diff1);
6147 ret = ((m * diff) + c);
6148 ret = div_u64(ret, 10);
6149
20e4d407
DV		 6150 dev_priv->ips.last_count1 = total_count;
6151 dev_priv->ips.last_time1 = now;
eb48eb00 6152
20e4d407 6153 dev_priv->ips.chipset_power = ret;
eb48eb00
DV		 6154
6155 return ret;
6156}
6157
f531dcb2
CW		 6158unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)
6159{
6160 unsigned long val;
6161
dc97997a 6162 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 6163 return 0;
6164
6165 spin_lock_irq(&mchdev_lock);
6166
6167 val = __i915_chipset_val(dev_priv);
6168
6169 spin_unlock_irq(&mchdev_lock);
6170
6171 return val;
6172}
6173
eb48eb00
DV		 6174unsigned long i915_mch_val(struct drm_i915_private *dev_priv)
6175{
6176 unsigned long m, x, b;
6177 u32 tsfs;
6178
6179 tsfs = I915_READ(TSFS);
6180
6181 m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT);
6182 x = I915_READ8(TR1);
6183
6184 b = tsfs & TSFS_INTR_MASK;
6185
6186 return ((m * x) / 127) - b;
6187}
6188
d972d6ee
MK		 6189static int _pxvid_to_vd(u8 pxvid)
6190{
6191 if (pxvid == 0)
6192 return 0;
6193
6194 if (pxvid >= 8 && pxvid < 31)
6195 pxvid = 31;
6196
6197 return (pxvid + 2) * 125;
6198}
6199
6200static u32 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)
eb48eb00 6201{
d972d6ee
MK		 6202 const int vd = _pxvid_to_vd(pxvid);
6203 const int vm = vd - 1125;
6204
dc97997a 6205 if (INTEL_INFO(dev_priv)->is_mobile)
d972d6ee
MK		 6206 return vm > 0 ? vm : 0;
6207
6208 return vd;
eb48eb00
DV		 6209}
6210
02d71956 6211static void __i915_update_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00 6212{
5ed0bdf2 6213 u64 now, diff, diffms;
eb48eb00
DV		 6214 u32 count;
6215
02d71956 6216 assert_spin_locked(&mchdev_lock);
eb48eb00 6217
5ed0bdf2
TG		 6218 now = ktime_get_raw_ns();
6219 diffms = now - dev_priv->ips.last_time2;
6220 do_div(diffms, NSEC_PER_MSEC);
eb48eb00
DV		 6221
6222 /* Don't divide by 0 */
eb48eb00
DV		 6223 if (!diffms)
6224 return;
6225
6226 count = I915_READ(GFXEC);
6227
20e4d407
DV		 6228 if (count < dev_priv->ips.last_count2) {
6229 diff = ~0UL - dev_priv->ips.last_count2;
eb48eb00
DV		 6230 diff += count;
6231 } else {
20e4d407 6232 diff = count - dev_priv->ips.last_count2;
eb48eb00
DV		 6233 }
6234
20e4d407
DV		 6235 dev_priv->ips.last_count2 = count;
6236 dev_priv->ips.last_time2 = now;
eb48eb00
DV		 6237
6238 /* More magic constants... */
6239 diff = diff * 1181;
6240 diff = div_u64(diff, diffms * 10);
20e4d407 6241 dev_priv->ips.gfx_power = diff;
eb48eb00
DV		 6242}
6243
02d71956
DV		 6244void i915_update_gfx_val(struct drm_i915_private *dev_priv)
6245{
dc97997a 6246 if (INTEL_INFO(dev_priv)->gen != 5)
02d71956
DV		 6247 return;
6248
9270388e 6249 spin_lock_irq(&mchdev_lock);
02d71956
DV		 6250
6251 __i915_update_gfx_val(dev_priv);
6252
9270388e 6253 spin_unlock_irq(&mchdev_lock);
02d71956
DV		 6254}
6255
f531dcb2 6256static unsigned long __i915_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 6257{
6258 unsigned long t, corr, state1, corr2, state2;
6259 u32 pxvid, ext_v;
6260
02d71956
DV		 6261 assert_spin_locked(&mchdev_lock);
6262
616847e7 6263 pxvid = I915_READ(PXVFREQ(dev_priv->rps.cur_freq));
eb48eb00
DV		 6264 pxvid = (pxvid >> 24) & 0x7f;
6265 ext_v = pvid_to_extvid(dev_priv, pxvid);
6266
6267 state1 = ext_v;
6268
6269 t = i915_mch_val(dev_priv);
6270
6271 /* Revel in the empirically derived constants */
6272
6273 /* Correction factor in 1/100000 units */
6274 if (t > 80)
6275 corr = ((t * 2349) + 135940);
6276 else if (t >= 50)
6277 corr = ((t * 964) + 29317);
6278 else /* < 50 */
6279 corr = ((t * 301) + 1004);
6280
6281 corr = corr * ((150142 * state1) / 10000 - 78642);
6282 corr /= 100000;
20e4d407 6283 corr2 = (corr * dev_priv->ips.corr);
eb48eb00
DV		 6284
6285 state2 = (corr2 * state1) / 10000;
6286 state2 /= 100; /* convert to mW */
6287
02d71956 6288 __i915_update_gfx_val(dev_priv);
eb48eb00 6289
20e4d407 6290 return dev_priv->ips.gfx_power + state2;
eb48eb00
DV		 6291}
6292
f531dcb2
CW		 6293unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)
6294{
6295 unsigned long val;
6296
dc97997a 6297 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 6298 return 0;
6299
6300 spin_lock_irq(&mchdev_lock);
6301
6302 val = __i915_gfx_val(dev_priv);
6303
6304 spin_unlock_irq(&mchdev_lock);
6305
6306 return val;
6307}
6308
eb48eb00
DV		 6309/**
6310 * i915_read_mch_val - return value for IPS use
6311 *
6312 * Calculate and return a value for the IPS driver to use when deciding whether
6313 * we have thermal and power headroom to increase CPU or GPU power budget.
6314 */
6315unsigned long i915_read_mch_val(void)
6316{
6317 struct drm_i915_private *dev_priv;
6318 unsigned long chipset_val, graphics_val, ret = 0;
6319
9270388e 6320 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6321 if (!i915_mch_dev)
6322 goto out_unlock;
6323 dev_priv = i915_mch_dev;
6324
f531dcb2
CW		 6325 chipset_val = __i915_chipset_val(dev_priv);
6326 graphics_val = __i915_gfx_val(dev_priv);
eb48eb00
DV		 6327
6328 ret = chipset_val + graphics_val;
6329
6330out_unlock:
9270388e 6331 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6332
6333 return ret;
6334}
6335EXPORT_SYMBOL_GPL(i915_read_mch_val);
6336
6337/**
6338 * i915_gpu_raise - raise GPU frequency limit
6339 *
6340 * Raise the limit; IPS indicates we have thermal headroom.
6341 */
6342bool i915_gpu_raise(void)
6343{
6344 struct drm_i915_private *dev_priv;
6345 bool ret = true;
6346
9270388e 6347 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6348 if (!i915_mch_dev) {
6349 ret = false;
6350 goto out_unlock;
6351 }
6352 dev_priv = i915_mch_dev;
6353
20e4d407
DV		 6354 if (dev_priv->ips.max_delay > dev_priv->ips.fmax)
6355 dev_priv->ips.max_delay--;
eb48eb00
DV		 6356
6357out_unlock:
9270388e 6358 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6359
6360 return ret;
6361}
6362EXPORT_SYMBOL_GPL(i915_gpu_raise);
6363
6364/**
6365 * i915_gpu_lower - lower GPU frequency limit
6366 *
6367 * IPS indicates we're close to a thermal limit, so throttle back the GPU
6368 * frequency maximum.
6369 */
6370bool i915_gpu_lower(void)
6371{
6372 struct drm_i915_private *dev_priv;
6373 bool ret = true;
6374
9270388e 6375 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6376 if (!i915_mch_dev) {
6377 ret = false;
6378 goto out_unlock;
6379 }
6380 dev_priv = i915_mch_dev;
6381
20e4d407
DV		 6382 if (dev_priv->ips.max_delay < dev_priv->ips.min_delay)
6383 dev_priv->ips.max_delay++;
eb48eb00
DV		 6384
6385out_unlock:
9270388e 6386 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6387
6388 return ret;
6389}
6390EXPORT_SYMBOL_GPL(i915_gpu_lower);
6391
6392/**
6393 * i915_gpu_busy - indicate GPU business to IPS
6394 *
6395 * Tell the IPS driver whether or not the GPU is busy.
6396 */
6397bool i915_gpu_busy(void)
6398{
6399 struct drm_i915_private *dev_priv;
e2f80391 6400 struct intel_engine_cs *engine;
eb48eb00
DV		 6401 bool ret = false;
6402
9270388e 6403 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6404 if (!i915_mch_dev)
6405 goto out_unlock;
6406 dev_priv = i915_mch_dev;
6407
b4ac5afc 6408 for_each_engine(engine, dev_priv)
e2f80391 6409 ret |= !list_empty(&engine->request_list);
eb48eb00
DV		 6410
6411out_unlock:
9270388e 6412 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6413
6414 return ret;
6415}
6416EXPORT_SYMBOL_GPL(i915_gpu_busy);
6417
6418/**
6419 * i915_gpu_turbo_disable - disable graphics turbo
6420 *
6421 * Disable graphics turbo by resetting the max frequency and setting the
6422 * current frequency to the default.
6423 */
6424bool i915_gpu_turbo_disable(void)
6425{
6426 struct drm_i915_private *dev_priv;
6427 bool ret = true;
6428
9270388e 6429 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6430 if (!i915_mch_dev) {
6431 ret = false;
6432 goto out_unlock;
6433 }
6434 dev_priv = i915_mch_dev;
6435
20e4d407 6436 dev_priv->ips.max_delay = dev_priv->ips.fstart;
eb48eb00 6437
91d14251 6438 if (!ironlake_set_drps(dev_priv, dev_priv->ips.fstart))
eb48eb00
DV		 6439 ret = false;
6440
6441out_unlock:
9270388e 6442 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6443
6444 return ret;
6445}
6446EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
6447
6448/**
6449 * Tells the intel_ips driver that the i915 driver is now loaded, if
6450 * IPS got loaded first.
6451 *
6452 * This awkward dance is so that neither module has to depend on the
6453 * other in order for IPS to do the appropriate communication of
6454 * GPU turbo limits to i915.
6455 */
6456static void
6457ips_ping_for_i915_load(void)
6458{
6459 void (*link)(void);
6460
6461 link = symbol_get(ips_link_to_i915_driver);
6462 if (link) {
6463 link();
6464 symbol_put(ips_link_to_i915_driver);
6465 }
6466}
6467
6468void intel_gpu_ips_init(struct drm_i915_private *dev_priv)
6469{
02d71956
DV		 6470 /* We only register the i915 ips part with intel-ips once everything is
6471 * set up, to avoid intel-ips sneaking in and reading bogus values. */
9270388e 6472 spin_lock_irq(&mchdev_lock);
eb48eb00 6473 i915_mch_dev = dev_priv;
9270388e 6474 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6475
6476 ips_ping_for_i915_load();
6477}
6478
6479void intel_gpu_ips_teardown(void)
6480{
9270388e 6481 spin_lock_irq(&mchdev_lock);
eb48eb00 6482 i915_mch_dev = NULL;
9270388e 6483 spin_unlock_irq(&mchdev_lock);
eb48eb00 6484}
76c3552f 6485
dc97997a 6486static void intel_init_emon(struct drm_i915_private *dev_priv)
dde18883 6487{
dde18883
ED		 6488 u32 lcfuse;
6489 u8 pxw[16];
6490 int i;
6491
6492 /* Disable to program */
6493 I915_WRITE(ECR, 0);
6494 POSTING_READ(ECR);
6495
6496 /* Program energy weights for various events */
6497 I915_WRITE(SDEW, 0x15040d00);
6498 I915_WRITE(CSIEW0, 0x007f0000);
6499 I915_WRITE(CSIEW1, 0x1e220004);
6500 I915_WRITE(CSIEW2, 0x04000004);
6501
6502 for (i = 0; i < 5; i++)
616847e7 6503 I915_WRITE(PEW(i), 0);
dde18883 6504 for (i = 0; i < 3; i++)
616847e7 6505 I915_WRITE(DEW(i), 0);
dde18883
ED		 6506
6507 /* Program P-state weights to account for frequency power adjustment */
6508 for (i = 0; i < 16; i++) {
616847e7 6509 u32 pxvidfreq = I915_READ(PXVFREQ(i));
dde18883
ED		 6510 unsigned long freq = intel_pxfreq(pxvidfreq);
6511 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
6512 PXVFREQ_PX_SHIFT;
6513 unsigned long val;
6514
6515 val = vid * vid;
6516 val *= (freq / 1000);
6517 val *= 255;
6518 val /= (127*127*900);
6519 if (val > 0xff)
6520 DRM_ERROR("bad pxval: %ld\n", val);
6521 pxw[i] = val;
6522 }
6523 /* Render standby states get 0 weight */
6524 pxw[14] = 0;
6525 pxw[15] = 0;
6526
6527 for (i = 0; i < 4; i++) {
6528 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
6529 (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
616847e7 6530 I915_WRITE(PXW(i), val);
dde18883
ED		 6531 }
6532
6533 /* Adjust magic regs to magic values (more experimental results) */
6534 I915_WRITE(OGW0, 0);
6535 I915_WRITE(OGW1, 0);
6536 I915_WRITE(EG0, 0x00007f00);
6537 I915_WRITE(EG1, 0x0000000e);
6538 I915_WRITE(EG2, 0x000e0000);
6539 I915_WRITE(EG3, 0x68000300);
6540 I915_WRITE(EG4, 0x42000000);
6541 I915_WRITE(EG5, 0x00140031);
6542 I915_WRITE(EG6, 0);
6543 I915_WRITE(EG7, 0);
6544
6545 for (i = 0; i < 8; i++)
616847e7 6546 I915_WRITE(PXWL(i), 0);
dde18883
ED		 6547
6548 /* Enable PMON + select events */
6549 I915_WRITE(ECR, 0x80000019);
6550
6551 lcfuse = I915_READ(LCFUSE02);
6552
20e4d407 6553 dev_priv->ips.corr = (lcfuse & LCFUSE_HIV_MASK);
dde18883
ED		 6554}
6555
dc97997a 6556void intel_init_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6557{
b268c699
ID		 6558 /*
6559 * RPM depends on RC6 to save restore the GT HW context, so make RC6 a
6560 * requirement.
6561 */
6562 if (!i915.enable_rc6) {
6563 DRM_INFO("RC6 disabled, disabling runtime PM support\n");
6564 intel_runtime_pm_get(dev_priv);
6565 }
e6069ca8 6566
dc97997a
CW		 6567 if (IS_CHERRYVIEW(dev_priv))
6568 cherryview_init_gt_powersave(dev_priv);
6569 else if (IS_VALLEYVIEW(dev_priv))
6570 valleyview_init_gt_powersave(dev_priv);
ae48434c
ID		 6571}
6572
dc97997a 6573void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6574{
dc97997a 6575 if (IS_CHERRYVIEW(dev_priv))
38807746 6576 return;
dc97997a
CW		 6577 else if (IS_VALLEYVIEW(dev_priv))
6578 valleyview_cleanup_gt_powersave(dev_priv);
b268c699
ID		 6579
6580 if (!i915.enable_rc6)
6581 intel_runtime_pm_put(dev_priv);
ae48434c
ID		 6582}
6583
91d14251 6584static void gen6_suspend_rps(struct drm_i915_private *dev_priv)
dbea3cea 6585{
dbea3cea
ID		 6586 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
6587
91d14251 6588 gen6_disable_rps_interrupts(dev_priv);
dbea3cea
ID		 6589}
6590
156c7ca0
JB		 6591/**
6592 * intel_suspend_gt_powersave - suspend PM work and helper threads
dc97997a 6593 * @dev_priv: i915 device
156c7ca0
JB		 6594 *
6595 * We don't want to disable RC6 or other features here, we just want
6596 * to make sure any work we've queued has finished and won't bother
6597 * us while we're suspended.
6598 */
dc97997a 6599void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv)
156c7ca0 6600{
91d14251 6601 if (INTEL_GEN(dev_priv) < 6)
d4d70aa5
ID		 6602 return;
6603
91d14251 6604 gen6_suspend_rps(dev_priv);
b47adc17
D		 6605
6606 /* Force GPU to min freq during suspend */
6607 gen6_rps_idle(dev_priv);
156c7ca0
JB		 6608}
6609
dc97997a 6610void intel_disable_gt_powersave(struct drm_i915_private *dev_priv)
8090c6b9 6611{
dc97997a 6612 if (IS_IRONLAKE_M(dev_priv)) {
91d14251 6613 ironlake_disable_drps(dev_priv);
dc97997a
CW		 6614 } else if (INTEL_INFO(dev_priv)->gen >= 6) {
6615 intel_suspend_gt_powersave(dev_priv);
e494837a 6616
4fc688ce 6617 mutex_lock(&dev_priv->rps.hw_lock);
dc97997a
CW		 6618 if (INTEL_INFO(dev_priv)->gen >= 9) {
6619 gen9_disable_rc6(dev_priv);
6620 gen9_disable_rps(dev_priv);
6621 } else if (IS_CHERRYVIEW(dev_priv))
6622 cherryview_disable_rps(dev_priv);
6623 else if (IS_VALLEYVIEW(dev_priv))
6624 valleyview_disable_rps(dev_priv);
d20d4f0c 6625 else
dc97997a 6626 gen6_disable_rps(dev_priv);
e534770a 6627
c0951f0c 6628 dev_priv->rps.enabled = false;
4fc688ce 6629 mutex_unlock(&dev_priv->rps.hw_lock);
930ebb46 6630 }
8090c6b9
DV		 6631}
6632
1a01ab3b
JB		 6633static void intel_gen6_powersave_work(struct work_struct *work)
6634{
6635 struct drm_i915_private *dev_priv =
6636 container_of(work, struct drm_i915_private,
6637 rps.delayed_resume_work.work);
1a01ab3b 6638
4fc688ce 6639 mutex_lock(&dev_priv->rps.hw_lock);
0a073b84 6640
dc97997a
CW		 6641 gen6_reset_rps_interrupts(dev_priv);
6642
6643 if (IS_CHERRYVIEW(dev_priv)) {
6644 cherryview_enable_rps(dev_priv);
6645 } else if (IS_VALLEYVIEW(dev_priv)) {
6646 valleyview_enable_rps(dev_priv);
6647 } else if (INTEL_INFO(dev_priv)->gen >= 9) {
6648 gen9_enable_rc6(dev_priv);
6649 gen9_enable_rps(dev_priv);
6650 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
6651 __gen6_update_ring_freq(dev_priv);
6652 } else if (IS_BROADWELL(dev_priv)) {
6653 gen8_enable_rps(dev_priv);
6654 __gen6_update_ring_freq(dev_priv);
0a073b84 6655 } else {
dc97997a
CW		 6656 gen6_enable_rps(dev_priv);
6657 __gen6_update_ring_freq(dev_priv);
0a073b84 6658 }
aed242ff
CW		 6659
6660 WARN_ON(dev_priv->rps.max_freq < dev_priv->rps.min_freq);
6661 WARN_ON(dev_priv->rps.idle_freq > dev_priv->rps.max_freq);
6662
6663 WARN_ON(dev_priv->rps.efficient_freq < dev_priv->rps.min_freq);
6664 WARN_ON(dev_priv->rps.efficient_freq > dev_priv->rps.max_freq);
6665
c0951f0c 6666 dev_priv->rps.enabled = true;
3cc134e3 6667
91d14251 6668 gen6_enable_rps_interrupts(dev_priv);
3cc134e3 6669
4fc688ce 6670 mutex_unlock(&dev_priv->rps.hw_lock);
c6df39b5
ID		 6671
6672 intel_runtime_pm_put(dev_priv);
1a01ab3b
JB		 6673}
6674
dc97997a 6675void intel_enable_gt_powersave(struct drm_i915_private *dev_priv)
8090c6b9 6676{
f61018b1 6677 /* Powersaving is controlled by the host when inside a VM */
c033666a 6678 if (intel_vgpu_active(dev_priv))
f61018b1
YZ		 6679 return;
6680
dc97997a 6681 if (IS_IRONLAKE_M(dev_priv)) {
91d14251 6682 ironlake_enable_drps(dev_priv);
dc97997a
CW		 6683 mutex_lock(&dev_priv->dev->struct_mutex);
6684 intel_init_emon(dev_priv);
6685 mutex_unlock(&dev_priv->dev->struct_mutex);
6686 } else if (INTEL_INFO(dev_priv)->gen >= 6) {
1a01ab3b
JB		 6687 /*
6688 * PCU communication is slow and this doesn't need to be
6689 * done at any specific time, so do this out of our fast path
6690 * to make resume and init faster.
c6df39b5
ID		 6691 *
6692 * We depend on the HW RC6 power context save/restore
6693 * mechanism when entering D3 through runtime PM suspend. So
6694 * disable RPM until RPS/RC6 is properly setup. We can only
6695 * get here via the driver load/system resume/runtime resume
6696 * paths, so the _noresume version is enough (and in case of
6697 * runtime resume it's necessary).
1a01ab3b 6698 */
c6df39b5
ID		 6699 if (schedule_delayed_work(&dev_priv->rps.delayed_resume_work,
6700 round_jiffies_up_relative(HZ)))
6701 intel_runtime_pm_get_noresume(dev_priv);
8090c6b9
DV		 6702 }
6703}
6704
dc97997a 6705void intel_reset_gt_powersave(struct drm_i915_private *dev_priv)
c6df39b5 6706{
dc97997a 6707 if (INTEL_INFO(dev_priv)->gen < 6)
dbea3cea
ID		 6708 return;
6709
91d14251 6710 gen6_suspend_rps(dev_priv);
c6df39b5 6711 dev_priv->rps.enabled = false;
c6df39b5
ID		 6712}
6713
3107bd48
DV		 6714static void ibx_init_clock_gating(struct drm_device *dev)
6715{
fac5e23e 6716 struct drm_i915_private *dev_priv = to_i915(dev);
3107bd48
DV		 6717
6718 /*
6719 * On Ibex Peak and Cougar Point, we need to disable clock
6720 * gating for the panel power sequencer or it will fail to
6721 * start up when no ports are active.
6722 */
6723 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
6724}
6725
0e088b8f
VS		 6726static void g4x_disable_trickle_feed(struct drm_device *dev)
6727{
fac5e23e 6728 struct drm_i915_private *dev_priv = to_i915(dev);
b12ce1d8 6729 enum pipe pipe;
0e088b8f 6730
055e393f 6731 for_each_pipe(dev_priv, pipe) {
0e088b8f
VS		 6732 I915_WRITE(DSPCNTR(pipe),
6733 I915_READ(DSPCNTR(pipe)) |
6734 DISPPLANE_TRICKLE_FEED_DISABLE);
b12ce1d8
VS		 6735
6736 I915_WRITE(DSPSURF(pipe), I915_READ(DSPSURF(pipe)));
6737 POSTING_READ(DSPSURF(pipe));
0e088b8f
VS		 6738 }
6739}
6740
017636cc
VS		 6741static void ilk_init_lp_watermarks(struct drm_device *dev)
6742{
fac5e23e 6743 struct drm_i915_private *dev_priv = to_i915(dev);
017636cc
VS		 6744
6745 I915_WRITE(WM3_LP_ILK, I915_READ(WM3_LP_ILK) & ~WM1_LP_SR_EN);
6746 I915_WRITE(WM2_LP_ILK, I915_READ(WM2_LP_ILK) & ~WM1_LP_SR_EN);
6747 I915_WRITE(WM1_LP_ILK, I915_READ(WM1_LP_ILK) & ~WM1_LP_SR_EN);
6748
6749 /*
6750 * Don't touch WM1S_LP_EN here.
6751 * Doing so could cause underruns.
6752 */
6753}
6754
1fa61106 6755static void ironlake_init_clock_gating(struct drm_device *dev)
6f1d69b0 6756{
fac5e23e 6757 struct drm_i915_private *dev_priv = to_i915(dev);
231e54f6 6758 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 6759
f1e8fa56
DL		 6760 /*
6761 * Required for FBC
6762 * WaFbcDisableDpfcClockGating:ilk
6763 */
4d47e4f5
DL		 6764 dspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |
6765 ILK_DPFCUNIT_CLOCK_GATE_DISABLE |
6766 ILK_DPFDUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6767
6768 I915_WRITE(PCH_3DCGDIS0,
6769 MARIUNIT_CLOCK_GATE_DISABLE |
6770 SVSMUNIT_CLOCK_GATE_DISABLE);
6771 I915_WRITE(PCH_3DCGDIS1,
6772 VFMUNIT_CLOCK_GATE_DISABLE);
6773
6f1d69b0
ED		 6774 /*
6775 * According to the spec the following bits should be set in
6776 * order to enable memory self-refresh
6777 * The bit 22/21 of 0x42004
6778 * The bit 5 of 0x42020
6779 * The bit 15 of 0x45000
6780 */
6781 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6782 (I915_READ(ILK_DISPLAY_CHICKEN2) |
6783 ILK_DPARB_GATE | ILK_VSDPFD_FULL));
4d47e4f5 6784 dspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6785 I915_WRITE(DISP_ARB_CTL,
6786 (I915_READ(DISP_ARB_CTL) |
6787 DISP_FBC_WM_DIS));
017636cc
VS		 6788
6789 ilk_init_lp_watermarks(dev);
6f1d69b0
ED		 6790
6791 /*
6792 * Based on the document from hardware guys the following bits
6793 * should be set unconditionally in order to enable FBC.
6794 * The bit 22 of 0x42000
6795 * The bit 22 of 0x42004
6796 * The bit 7,8,9 of 0x42020.
6797 */
6798 if (IS_IRONLAKE_M(dev)) {
4bb35334 6799 /* WaFbcAsynchFlipDisableFbcQueue:ilk */
6f1d69b0
ED		 6800 I915_WRITE(ILK_DISPLAY_CHICKEN1,
6801 I915_READ(ILK_DISPLAY_CHICKEN1) |
6802 ILK_FBCQ_DIS);
6803 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6804 I915_READ(ILK_DISPLAY_CHICKEN2) |
6805 ILK_DPARB_GATE);
6f1d69b0
ED		 6806 }
6807
4d47e4f5
DL		 6808 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6809
6f1d69b0
ED		 6810 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6811 I915_READ(ILK_DISPLAY_CHICKEN2) |
6812 ILK_ELPIN_409_SELECT);
6813 I915_WRITE(_3D_CHICKEN2,
6814 _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
6815 _3D_CHICKEN2_WM_READ_PIPELINED);
4358a374 6816
ecdb4eb7 6817 /* WaDisableRenderCachePipelinedFlush:ilk */
4358a374
DV		 6818 I915_WRITE(CACHE_MODE_0,
6819 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
3107bd48 6820
4e04632e
AG		 6821 /* WaDisable_RenderCache_OperationalFlush:ilk */
6822 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6823
0e088b8f 6824 g4x_disable_trickle_feed(dev);
bdad2b2f 6825
3107bd48
DV		 6826 ibx_init_clock_gating(dev);
6827}
6828
6829static void cpt_init_clock_gating(struct drm_device *dev)
6830{
fac5e23e 6831 struct drm_i915_private *dev_priv = to_i915(dev);
3107bd48 6832 int pipe;
3f704fa2 6833 uint32_t val;
3107bd48
DV		 6834
6835 /*
6836 * On Ibex Peak and Cougar Point, we need to disable clock
6837 * gating for the panel power sequencer or it will fail to
6838 * start up when no ports are active.
6839 */
cd664078
JB		 6840 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |
6841 PCH_DPLUNIT_CLOCK_GATE_DISABLE |
6842 PCH_CPUNIT_CLOCK_GATE_DISABLE);
3107bd48
DV		 6843 I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
6844 DPLS_EDP_PPS_FIX_DIS);
335c07b7
TI		 6845 /* The below fixes the weird display corruption, a few pixels shifted
6846 * downward, on (only) LVDS of some HP laptops with IVY.
6847 */
055e393f 6848 for_each_pipe(dev_priv, pipe) {
dc4bd2d1
PZ		 6849 val = I915_READ(TRANS_CHICKEN2(pipe));
6850 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
6851 val &= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
41aa3448 6852 if (dev_priv->vbt.fdi_rx_polarity_inverted)
3f704fa2 6853 val |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
dc4bd2d1
PZ		 6854 val &= ~TRANS_CHICKEN2_FRAME_START_DELAY_MASK;
6855 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;
6856 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;
3f704fa2
PZ		 6857 I915_WRITE(TRANS_CHICKEN2(pipe), val);
6858 }
3107bd48 6859 /* WADP0ClockGatingDisable */
055e393f 6860 for_each_pipe(dev_priv, pipe) {
3107bd48
DV		 6861 I915_WRITE(TRANS_CHICKEN1(pipe),
6862 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
6863 }
6f1d69b0
ED		 6864}
6865
1d7aaa0c
DV		 6866static void gen6_check_mch_setup(struct drm_device *dev)
6867{
fac5e23e 6868 struct drm_i915_private *dev_priv = to_i915(dev);
1d7aaa0c
DV		 6869 uint32_t tmp;
6870
6871 tmp = I915_READ(MCH_SSKPD);
df662a28
DV		 6872 if ((tmp & MCH_SSKPD_WM0_MASK) != MCH_SSKPD_WM0_VAL)
6873 DRM_DEBUG_KMS("Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n",
6874 tmp);
1d7aaa0c
DV		 6875}
6876
1fa61106 6877static void gen6_init_clock_gating(struct drm_device *dev)
6f1d69b0 6878{
fac5e23e 6879 struct drm_i915_private *dev_priv = to_i915(dev);
231e54f6 6880 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 6881
231e54f6 6882 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6f1d69b0
ED		 6883
6884 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6885 I915_READ(ILK_DISPLAY_CHICKEN2) |
6886 ILK_ELPIN_409_SELECT);
6887
ecdb4eb7 6888 /* WaDisableHiZPlanesWhenMSAAEnabled:snb */
4283908e
DV		 6889 I915_WRITE(_3D_CHICKEN,
6890 _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB));
6891
4e04632e
AG		 6892 /* WaDisable_RenderCache_OperationalFlush:snb */
6893 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6894
8d85d272
VS		 6895 /*
6896 * BSpec recoomends 8x4 when MSAA is used,
6897 * however in practice 16x4 seems fastest.
c5c98a58
VS		 6898 *
6899 * Note that PS/WM thread counts depend on the WIZ hashing
6900 * disable bit, which we don't touch here, but it's good
6901 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
8d85d272
VS		 6902 */
6903 I915_WRITE(GEN6_GT_MODE,
98533251 6904 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
8d85d272 6905
017636cc 6906 ilk_init_lp_watermarks(dev);
6f1d69b0 6907
6f1d69b0 6908 I915_WRITE(CACHE_MODE_0,
50743298 6909 _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
6f1d69b0
ED		 6910
6911 I915_WRITE(GEN6_UCGCTL1,
6912 I915_READ(GEN6_UCGCTL1) |
6913 GEN6_BLBUNIT_CLOCK_GATE_DISABLE |
6914 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
6915
6916 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
6917 * gating disable must be set. Failure to set it results in
6918 * flickering pixels due to Z write ordering failures after
6919 * some amount of runtime in the Mesa "fire" demo, and Unigine
6920 * Sanctuary and Tropics, and apparently anything else with
6921 * alpha test or pixel discard.
6922 *
6923 * According to the spec, bit 11 (RCCUNIT) must also be set,
6924 * but we didn't debug actual testcases to find it out.
0f846f81 6925 *
ef59318c
VS		 6926 * WaDisableRCCUnitClockGating:snb
6927 * WaDisableRCPBUnitClockGating:snb
6f1d69b0
ED		 6928 */
6929 I915_WRITE(GEN6_UCGCTL2,
6930 GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
6931 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
6932
5eb146dd 6933 /* WaStripsFansDisableFastClipPerformanceFix:snb */
743b57d8
VS		 6934 I915_WRITE(_3D_CHICKEN3,
6935 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL));
6f1d69b0 6936
e927ecde
VS		 6937 /*
6938 * Bspec says:
6939 * "This bit must be set if 3DSTATE_CLIP clip mode is set to normal and
6940 * 3DSTATE_SF number of SF output attributes is more than 16."
6941 */
6942 I915_WRITE(_3D_CHICKEN3,
6943 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH));
6944
6f1d69b0
ED		 6945 /*
6946 * According to the spec the following bits should be
6947 * set in order to enable memory self-refresh and fbc:
6948 * The bit21 and bit22 of 0x42000
6949 * The bit21 and bit22 of 0x42004
6950 * The bit5 and bit7 of 0x42020
6951 * The bit14 of 0x70180
6952 * The bit14 of 0x71180
4bb35334
DL		 6953 *
6954 * WaFbcAsynchFlipDisableFbcQueue:snb
6f1d69b0
ED		 6955 */
6956 I915_WRITE(ILK_DISPLAY_CHICKEN1,
6957 I915_READ(ILK_DISPLAY_CHICKEN1) |
6958 ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
6959 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6960 I915_READ(ILK_DISPLAY_CHICKEN2) |
6961 ILK_DPARB_GATE | ILK_VSDPFD_FULL);
231e54f6
DL		 6962 I915_WRITE(ILK_DSPCLK_GATE_D,
6963 I915_READ(ILK_DSPCLK_GATE_D) |
6964 ILK_DPARBUNIT_CLOCK_GATE_ENABLE |
6965 ILK_DPFDUNIT_CLOCK_GATE_ENABLE);
6f1d69b0 6966
0e088b8f 6967 g4x_disable_trickle_feed(dev);
f8f2ac9a 6968
3107bd48 6969 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 6970
6971 gen6_check_mch_setup(dev);
6f1d69b0
ED		 6972}
6973
6974static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
6975{
6976 uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);
6977
3aad9059 6978 /*
46680e0a 6979 * WaVSThreadDispatchOverride:ivb,vlv
3aad9059
VS		 6980 *
6981 * This actually overrides the dispatch
6982 * mode for all thread types.
6983 */
6f1d69b0
ED		 6984 reg &= ~GEN7_FF_SCHED_MASK;
6985 reg |= GEN7_FF_TS_SCHED_HW;
6986 reg |= GEN7_FF_VS_SCHED_HW;
6987 reg |= GEN7_FF_DS_SCHED_HW;
6988
6989 I915_WRITE(GEN7_FF_THREAD_MODE, reg);
6990}
6991
17a303ec
PZ		 6992static void lpt_init_clock_gating(struct drm_device *dev)
6993{
fac5e23e 6994 struct drm_i915_private *dev_priv = to_i915(dev);
17a303ec
PZ		 6995
6996 /*
6997 * TODO: this bit should only be enabled when really needed, then
6998 * disabled when not needed anymore in order to save power.
6999 */
c2699524 7000 if (HAS_PCH_LPT_LP(dev))
17a303ec
PZ		 7001 I915_WRITE(SOUTH_DSPCLK_GATE_D,
7002 I915_READ(SOUTH_DSPCLK_GATE_D) |
7003 PCH_LP_PARTITION_LEVEL_DISABLE);
0a790cdb
PZ		 7004
7005 /* WADPOClockGatingDisable:hsw */
36c0d0cf
VS		 7006 I915_WRITE(TRANS_CHICKEN1(PIPE_A),
7007 I915_READ(TRANS_CHICKEN1(PIPE_A)) |
0a790cdb 7008 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
17a303ec
PZ		 7009}
7010
7d708ee4
ID		 7011static void lpt_suspend_hw(struct drm_device *dev)
7012{
fac5e23e 7013 struct drm_i915_private *dev_priv = to_i915(dev);
7d708ee4 7014
c2699524 7015 if (HAS_PCH_LPT_LP(dev)) {
7d708ee4
ID		 7016 uint32_t val = I915_READ(SOUTH_DSPCLK_GATE_D);
7017
7018 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
7019 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7020 }
7021}
7022
450174fe
ID		 7023static void gen8_set_l3sqc_credits(struct drm_i915_private *dev_priv,
7024 int general_prio_credits,
7025 int high_prio_credits)
7026{
7027 u32 misccpctl;
7028
7029 /* WaTempDisableDOPClkGating:bdw */
7030 misccpctl = I915_READ(GEN7_MISCCPCTL);
7031 I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);
7032
7033 I915_WRITE(GEN8_L3SQCREG1,
7034 L3_GENERAL_PRIO_CREDITS(general_prio_credits) |
7035 L3_HIGH_PRIO_CREDITS(high_prio_credits));
7036
7037 /*
7038 * Wait at least 100 clocks before re-enabling clock gating.
7039 * See the definition of L3SQCREG1 in BSpec.
7040 */
7041 POSTING_READ(GEN8_L3SQCREG1);
7042 udelay(1);
7043 I915_WRITE(GEN7_MISCCPCTL, misccpctl);
7044}
7045
9498dba7
MK		 7046static void kabylake_init_clock_gating(struct drm_device *dev)
7047{
fac5e23e 7048 struct drm_i915_private *dev_priv = to_i915(dev);
9498dba7 7049
b033bb6d 7050 gen9_init_clock_gating(dev);
9498dba7
MK		 7051
7052 /* WaDisableSDEUnitClockGating:kbl */
7053 if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0))
7054 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7055 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
8aeb7f62
MK		 7056
7057 /* WaDisableGamClockGating:kbl */
7058 if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0))
7059 I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |
7060 GEN6_GAMUNIT_CLOCK_GATE_DISABLE);
031cd8c8
MK		 7061
7062 /* WaFbcNukeOnHostModify:kbl */
7063 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
7064 ILK_DPFC_NUKE_ON_ANY_MODIFICATION);
9498dba7
MK		 7065}
7066
dc00b6a0
DV		 7067static void skylake_init_clock_gating(struct drm_device *dev)
7068{
fac5e23e 7069 struct drm_i915_private *dev_priv = to_i915(dev);
44fff99f 7070
b033bb6d 7071 gen9_init_clock_gating(dev);
44fff99f
MK		 7072
7073 /* WAC6entrylatency:skl */
7074 I915_WRITE(FBC_LLC_READ_CTRL, I915_READ(FBC_LLC_READ_CTRL) |
7075 FBC_LLC_FULLY_OPEN);
031cd8c8
MK		 7076
7077 /* WaFbcNukeOnHostModify:skl */
7078 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
7079 ILK_DPFC_NUKE_ON_ANY_MODIFICATION);
dc00b6a0
DV		 7080}
7081
47c2bd97 7082static void broadwell_init_clock_gating(struct drm_device *dev)
1020a5c2 7083{
fac5e23e 7084 struct drm_i915_private *dev_priv = to_i915(dev);
07d27e20 7085 enum pipe pipe;
1020a5c2 7086
7ad0dbab 7087 ilk_init_lp_watermarks(dev);
50ed5fbd 7088
ab57fff1 7089 /* WaSwitchSolVfFArbitrationPriority:bdw */
50ed5fbd 7090 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
fe4ab3ce 7091
ab57fff1 7092 /* WaPsrDPAMaskVBlankInSRD:bdw */
fe4ab3ce
BW		 7093 I915_WRITE(CHICKEN_PAR1_1,
7094 I915_READ(CHICKEN_PAR1_1) | DPA_MASK_VBLANK_SRD);
7095
ab57fff1 7096 /* WaPsrDPRSUnmaskVBlankInSRD:bdw */
055e393f 7097 for_each_pipe(dev_priv, pipe) {
07d27e20 7098 I915_WRITE(CHICKEN_PIPESL_1(pipe),
c7c65622 7099 I915_READ(CHICKEN_PIPESL_1(pipe)) |
8f670bb1 7100 BDW_DPRS_MASK_VBLANK_SRD);
fe4ab3ce 7101 }
63801f21 7102
ab57fff1
BW		 7103 /* WaVSRefCountFullforceMissDisable:bdw */
7104 /* WaDSRefCountFullforceMissDisable:bdw */
7105 I915_WRITE(GEN7_FF_THREAD_MODE,
7106 I915_READ(GEN7_FF_THREAD_MODE) &
7107 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
36075a4c 7108
295e8bb7
VS		 7109 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
7110 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
4f1ca9e9
VS		 7111
7112 /* WaDisableSDEUnitClockGating:bdw */
7113 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7114 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
5d708680 7115
450174fe
ID		 7116 /* WaProgramL3SqcReg1Default:bdw */
7117 gen8_set_l3sqc_credits(dev_priv, 30, 2);
4d487cff 7118
6d50b065
VS		 7119 /*
7120 * WaGttCachingOffByDefault:bdw
7121 * GTT cache may not work with big pages, so if those
7122 * are ever enabled GTT cache may need to be disabled.
7123 */
7124 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
7125
17e0adf0
MK		 7126 /* WaKVMNotificationOnConfigChange:bdw */
7127 I915_WRITE(CHICKEN_PAR2_1, I915_READ(CHICKEN_PAR2_1)
7128 | KVM_CONFIG_CHANGE_NOTIFICATION_SELECT);
7129
89d6b2b8 7130 lpt_init_clock_gating(dev);
1020a5c2
BW		 7131}
7132
cad2a2d7
ED		 7133static void haswell_init_clock_gating(struct drm_device *dev)
7134{
fac5e23e 7135 struct drm_i915_private *dev_priv = to_i915(dev);
cad2a2d7 7136
017636cc 7137 ilk_init_lp_watermarks(dev);
cad2a2d7 7138
f3fc4884
FJ		 7139 /* L3 caching of data atomics doesn't work -- disable it. */
7140 I915_WRITE(HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
7141 I915_WRITE(HSW_ROW_CHICKEN3,
7142 _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE));
7143
ecdb4eb7 7144 /* This is required by WaCatErrorRejectionIssue:hsw */
cad2a2d7
ED		 7145 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7146 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7147 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7148
e36ea7ff
VS		 7149 /* WaVSRefCountFullforceMissDisable:hsw */
7150 I915_WRITE(GEN7_FF_THREAD_MODE,
7151 I915_READ(GEN7_FF_THREAD_MODE) & ~GEN7_FF_VS_REF_CNT_FFME);
cad2a2d7 7152
4e04632e
AG		 7153 /* WaDisable_RenderCache_OperationalFlush:hsw */
7154 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7155
fe27c606
CW		 7156 /* enable HiZ Raw Stall Optimization */
7157 I915_WRITE(CACHE_MODE_0_GEN7,
7158 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
7159
ecdb4eb7 7160 /* WaDisable4x2SubspanOptimization:hsw */
cad2a2d7
ED		 7161 I915_WRITE(CACHE_MODE_1,
7162 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
1544d9d5 7163
a12c4967
VS		 7164 /*
7165 * BSpec recommends 8x4 when MSAA is used,
7166 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7167 *
7168 * Note that PS/WM thread counts depend on the WIZ hashing
7169 * disable bit, which we don't touch here, but it's good
7170 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a12c4967
VS		 7171 */
7172 I915_WRITE(GEN7_GT_MODE,
98533251 7173 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a12c4967 7174
94411593
KG		 7175 /* WaSampleCChickenBitEnable:hsw */
7176 I915_WRITE(HALF_SLICE_CHICKEN3,
7177 _MASKED_BIT_ENABLE(HSW_SAMPLE_C_PERFORMANCE));
7178
ecdb4eb7 7179 /* WaSwitchSolVfFArbitrationPriority:hsw */
e3dff585
BW		 7180 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
7181
90a88643
PZ		 7182 /* WaRsPkgCStateDisplayPMReq:hsw */
7183 I915_WRITE(CHICKEN_PAR1_1,
7184 I915_READ(CHICKEN_PAR1_1) | FORCE_ARB_IDLE_PLANES);
1544d9d5 7185
17a303ec 7186 lpt_init_clock_gating(dev);
cad2a2d7
ED		 7187}
7188
1fa61106 7189static void ivybridge_init_clock_gating(struct drm_device *dev)
6f1d69b0 7190{
fac5e23e 7191 struct drm_i915_private *dev_priv = to_i915(dev);
20848223 7192 uint32_t snpcr;
6f1d69b0 7193
017636cc 7194 ilk_init_lp_watermarks(dev);
6f1d69b0 7195
231e54f6 7196 I915_WRITE(ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);
6f1d69b0 7197
ecdb4eb7 7198 /* WaDisableEarlyCull:ivb */
87f8020e
JB		 7199 I915_WRITE(_3D_CHICKEN3,
7200 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
7201
ecdb4eb7 7202 /* WaDisableBackToBackFlipFix:ivb */
6f1d69b0
ED		 7203 I915_WRITE(IVB_CHICKEN3,
7204 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
7205 CHICKEN3_DGMG_DONE_FIX_DISABLE);
7206
ecdb4eb7 7207 /* WaDisablePSDDualDispatchEnable:ivb */
12f3382b
JB		 7208 if (IS_IVB_GT1(dev))
7209 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
7210 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 7211
4e04632e
AG		 7212 /* WaDisable_RenderCache_OperationalFlush:ivb */
7213 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7214
ecdb4eb7 7215 /* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
6f1d69b0
ED		 7216 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
7217 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
7218
ecdb4eb7 7219 /* WaApplyL3ControlAndL3ChickenMode:ivb */
6f1d69b0
ED		 7220 I915_WRITE(GEN7_L3CNTLREG1,
7221 GEN7_WA_FOR_GEN7_L3_CONTROL);
7222 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
8ab43976
JB		 7223 GEN7_WA_L3_CHICKEN_MODE);
7224 if (IS_IVB_GT1(dev))
7225 I915_WRITE(GEN7_ROW_CHICKEN2,
7226 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2
VS		 7227 else {
7228 /* must write both registers */
7229 I915_WRITE(GEN7_ROW_CHICKEN2,
7230 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
8ab43976
JB		 7231 I915_WRITE(GEN7_ROW_CHICKEN2_GT2,
7232 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2 7233 }
6f1d69b0 7234
ecdb4eb7 7235 /* WaForceL3Serialization:ivb */
61939d97
JB		 7236 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
7237 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
7238
1b80a19a 7239 /*
0f846f81 7240 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7241 * This implements the WaDisableRCZUnitClockGating:ivb workaround.
0f846f81
JB		 7242 */
7243 I915_WRITE(GEN6_UCGCTL2,
28acf3b2 7244 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7245
ecdb4eb7 7246 /* This is required by WaCatErrorRejectionIssue:ivb */
6f1d69b0
ED		 7247 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7248 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7249 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7250
0e088b8f 7251 g4x_disable_trickle_feed(dev);
6f1d69b0
ED		 7252
7253 gen7_setup_fixed_func_scheduler(dev_priv);
97e1930f 7254
22721343
CW		 7255 if (0) { /* causes HiZ corruption on ivb:gt1 */
7256 /* enable HiZ Raw Stall Optimization */
7257 I915_WRITE(CACHE_MODE_0_GEN7,
7258 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
7259 }
116f2b6d 7260
ecdb4eb7 7261 /* WaDisable4x2SubspanOptimization:ivb */
97e1930f
DV		 7262 I915_WRITE(CACHE_MODE_1,
7263 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
20848223 7264
a607c1a4
VS		 7265 /*
7266 * BSpec recommends 8x4 when MSAA is used,
7267 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7268 *
7269 * Note that PS/WM thread counts depend on the WIZ hashing
7270 * disable bit, which we don't touch here, but it's good
7271 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a607c1a4
VS		 7272 */
7273 I915_WRITE(GEN7_GT_MODE,
98533251 7274 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a607c1a4 7275
20848223
BW		 7276 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
7277 snpcr &= ~GEN6_MBC_SNPCR_MASK;
7278 snpcr |= GEN6_MBC_SNPCR_MED;
7279 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
3107bd48 7280
ab5c608b
BW		 7281 if (!HAS_PCH_NOP(dev))
7282 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 7283
7284 gen6_check_mch_setup(dev);
6f1d69b0
ED		 7285}
7286
1fa61106 7287static void valleyview_init_clock_gating(struct drm_device *dev)
6f1d69b0 7288{
fac5e23e 7289 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0 7290
ecdb4eb7 7291 /* WaDisableEarlyCull:vlv */
87f8020e
JB		 7292 I915_WRITE(_3D_CHICKEN3,
7293 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
7294
ecdb4eb7 7295 /* WaDisableBackToBackFlipFix:vlv */
6f1d69b0
ED		 7296 I915_WRITE(IVB_CHICKEN3,
7297 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
7298 CHICKEN3_DGMG_DONE_FIX_DISABLE);
7299
fad7d36e 7300 /* WaPsdDispatchEnable:vlv */
ecdb4eb7 7301 /* WaDisablePSDDualDispatchEnable:vlv */
12f3382b 7302 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
d3bc0303
JB		 7303 _MASKED_BIT_ENABLE(GEN7_MAX_PS_THREAD_DEP |
7304 GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 7305
4e04632e
AG		 7306 /* WaDisable_RenderCache_OperationalFlush:vlv */
7307 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7308
ecdb4eb7 7309 /* WaForceL3Serialization:vlv */
61939d97
JB		 7310 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
7311 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
7312
ecdb4eb7 7313 /* WaDisableDopClockGating:vlv */
8ab43976
JB		 7314 I915_WRITE(GEN7_ROW_CHICKEN2,
7315 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
7316
ecdb4eb7 7317 /* This is required by WaCatErrorRejectionIssue:vlv */
6f1d69b0
ED		 7318 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7319 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7320 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7321
46680e0a
VS		 7322 gen7_setup_fixed_func_scheduler(dev_priv);
7323
3c0edaeb 7324 /*
0f846f81 7325 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7326 * This implements the WaDisableRCZUnitClockGating:vlv workaround.
0f846f81
JB		 7327 */
7328 I915_WRITE(GEN6_UCGCTL2,
3c0edaeb 7329 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7330
c98f5062
AG		 7331 /* WaDisableL3Bank2xClockGate:vlv
7332 * Disabling L3 clock gating- MMIO 940c[25] = 1
7333 * Set bit 25, to disable L3_BANK_2x_CLK_GATING */
7334 I915_WRITE(GEN7_UCGCTL4,
7335 I915_READ(GEN7_UCGCTL4) | GEN7_L3BANK2X_CLOCK_GATE_DISABLE);
e3f33d46 7336
afd58e79
VS		 7337 /*
7338 * BSpec says this must be set, even though
7339 * WaDisable4x2SubspanOptimization isn't listed for VLV.
7340 */
6b26c86d
DV		 7341 I915_WRITE(CACHE_MODE_1,
7342 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
7983117f 7343
da2518f9
VS		 7344 /*
7345 * BSpec recommends 8x4 when MSAA is used,
7346 * however in practice 16x4 seems fastest.
7347 *
7348 * Note that PS/WM thread counts depend on the WIZ hashing
7349 * disable bit, which we don't touch here, but it's good
7350 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
7351 */
7352 I915_WRITE(GEN7_GT_MODE,
7353 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
7354
031994ee
VS		 7355 /*
7356 * WaIncreaseL3CreditsForVLVB0:vlv
7357 * This is the hardware default actually.
7358 */
7359 I915_WRITE(GEN7_L3SQCREG1, VLV_B0_WA_L3SQCREG1_VALUE);
7360
2d809570 7361 /*
ecdb4eb7 7362 * WaDisableVLVClockGating_VBIIssue:vlv
2d809570
JB		 7363 * Disable clock gating on th GCFG unit to prevent a delay
7364 * in the reporting of vblank events.
7365 */
7a0d1eed 7366 I915_WRITE(VLV_GUNIT_CLOCK_GATE, GCFG_DIS);
6f1d69b0
ED		 7367}
7368
a4565da8
VS		 7369static void cherryview_init_clock_gating(struct drm_device *dev)
7370{
fac5e23e 7371 struct drm_i915_private *dev_priv = to_i915(dev);
a4565da8 7372
232ce337
VS		 7373 /* WaVSRefCountFullforceMissDisable:chv */
7374 /* WaDSRefCountFullforceMissDisable:chv */
7375 I915_WRITE(GEN7_FF_THREAD_MODE,
7376 I915_READ(GEN7_FF_THREAD_MODE) &
7377 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
acea6f95
VS		 7378
7379 /* WaDisableSemaphoreAndSyncFlipWait:chv */
7380 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
7381 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
0846697c
VS		 7382
7383 /* WaDisableCSUnitClockGating:chv */
7384 I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |
7385 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
c631780f
VS		 7386
7387 /* WaDisableSDEUnitClockGating:chv */
7388 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7389 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
6d50b065 7390
450174fe
ID		 7391 /*
7392 * WaProgramL3SqcReg1Default:chv
7393 * See gfxspecs/Related Documents/Performance Guide/
7394 * LSQC Setting Recommendations.
7395 */
7396 gen8_set_l3sqc_credits(dev_priv, 38, 2);
7397
6d50b065
VS		 7398 /*
7399 * GTT cache may not work with big pages, so if those
7400 * are ever enabled GTT cache may need to be disabled.
7401 */
7402 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
a4565da8
VS		 7403}
7404
1fa61106 7405static void g4x_init_clock_gating(struct drm_device *dev)
6f1d69b0 7406{
fac5e23e 7407 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7408 uint32_t dspclk_gate;
7409
7410 I915_WRITE(RENCLK_GATE_D1, 0);
7411 I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
7412 GS_UNIT_CLOCK_GATE_DISABLE |
7413 CL_UNIT_CLOCK_GATE_DISABLE);
7414 I915_WRITE(RAMCLK_GATE_D, 0);
7415 dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
7416 OVRUNIT_CLOCK_GATE_DISABLE |
7417 OVCUNIT_CLOCK_GATE_DISABLE;
7418 if (IS_GM45(dev))
7419 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
7420 I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
4358a374
DV		 7421
7422 /* WaDisableRenderCachePipelinedFlush */
7423 I915_WRITE(CACHE_MODE_0,
7424 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
de1aa629 7425
4e04632e
AG		 7426 /* WaDisable_RenderCache_OperationalFlush:g4x */
7427 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7428
0e088b8f 7429 g4x_disable_trickle_feed(dev);
6f1d69b0
ED		 7430}
7431
1fa61106 7432static void crestline_init_clock_gating(struct drm_device *dev)
6f1d69b0 7433{
fac5e23e 7434 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7435
7436 I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
7437 I915_WRITE(RENCLK_GATE_D2, 0);
7438 I915_WRITE(DSPCLK_GATE_D, 0);
7439 I915_WRITE(RAMCLK_GATE_D, 0);
7440 I915_WRITE16(DEUC, 0);
20f94967
VS		 7441 I915_WRITE(MI_ARB_STATE,
7442 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7443
7444 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7445 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7446}
7447
1fa61106 7448static void broadwater_init_clock_gating(struct drm_device *dev)
6f1d69b0 7449{
fac5e23e 7450 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7451
7452 I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
7453 I965_RCC_CLOCK_GATE_DISABLE |
7454 I965_RCPB_CLOCK_GATE_DISABLE |
7455 I965_ISC_CLOCK_GATE_DISABLE |
7456 I965_FBC_CLOCK_GATE_DISABLE);
7457 I915_WRITE(RENCLK_GATE_D2, 0);
20f94967
VS		 7458 I915_WRITE(MI_ARB_STATE,
7459 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7460
7461 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7462 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7463}
7464
1fa61106 7465static void gen3_init_clock_gating(struct drm_device *dev)
6f1d69b0 7466{
fac5e23e 7467 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7468 u32 dstate = I915_READ(D_STATE);
7469
7470 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
7471 DSTATE_DOT_CLOCK_GATING;
7472 I915_WRITE(D_STATE, dstate);
13a86b85
CW		 7473
7474 if (IS_PINEVIEW(dev))
7475 I915_WRITE(ECOSKPD, _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));
974a3b0f
DV		 7476
7477 /* IIR "flip pending" means done if this bit is set */
7478 I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE));
12fabbcb
VS		 7479
7480 /* interrupts should cause a wake up from C3 */
3299254f 7481 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_INT_EN));
dbb42748
VS		 7482
7483 /* On GEN3 we really need to make sure the ARB C3 LP bit is set */
7484 I915_WRITE(MI_ARB_STATE, _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE));
1038392b
VS		 7485
7486 I915_WRITE(MI_ARB_STATE,
7487 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7488}
7489
1fa61106 7490static void i85x_init_clock_gating(struct drm_device *dev)
6f1d69b0 7491{
fac5e23e 7492 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7493
7494 I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
54e472ae
VS		 7495
7496 /* interrupts should cause a wake up from C3 */
7497 I915_WRITE(MI_STATE, _MASKED_BIT_ENABLE(MI_AGPBUSY_INT_EN) |
7498 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE));
1038392b
VS		 7499
7500 I915_WRITE(MEM_MODE,
7501 _MASKED_BIT_ENABLE(MEM_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7502}
7503
1fa61106 7504static void i830_init_clock_gating(struct drm_device *dev)
6f1d69b0 7505{
fac5e23e 7506 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0
ED		 7507
7508 I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);
1038392b
VS		 7509
7510 I915_WRITE(MEM_MODE,
7511 _MASKED_BIT_ENABLE(MEM_DISPLAY_A_TRICKLE_FEED_DISABLE) |
7512 _MASKED_BIT_ENABLE(MEM_DISPLAY_B_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7513}
7514
6f1d69b0
ED		 7515void intel_init_clock_gating(struct drm_device *dev)
7516{
fac5e23e 7517 struct drm_i915_private *dev_priv = to_i915(dev);
6f1d69b0 7518
bb400da9 7519 dev_priv->display.init_clock_gating(dev);
6f1d69b0
ED		 7520}
7521
7d708ee4
ID		 7522void intel_suspend_hw(struct drm_device *dev)
7523{
7524 if (HAS_PCH_LPT(dev))
7525 lpt_suspend_hw(dev);
7526}
7527
bb400da9
ID		 7528static void nop_init_clock_gating(struct drm_device *dev)
7529{
7530 DRM_DEBUG_KMS("No clock gating settings or workarounds applied.\n");
7531}
7532
7533/**
7534 * intel_init_clock_gating_hooks - setup the clock gating hooks
7535 * @dev_priv: device private
7536 *
7537 * Setup the hooks that configure which clocks of a given platform can be
7538 * gated and also apply various GT and display specific workarounds for these
7539 * platforms. Note that some GT specific workarounds are applied separately
7540 * when GPU contexts or batchbuffers start their execution.
7541 */
7542void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv)
7543{
7544 if (IS_SKYLAKE(dev_priv))
dc00b6a0 7545 dev_priv->display.init_clock_gating = skylake_init_clock_gating;
bb400da9 7546 else if (IS_KABYLAKE(dev_priv))
9498dba7 7547 dev_priv->display.init_clock_gating = kabylake_init_clock_gating;
bb400da9
ID		 7548 else if (IS_BROXTON(dev_priv))
7549 dev_priv->display.init_clock_gating = bxt_init_clock_gating;
7550 else if (IS_BROADWELL(dev_priv))
7551 dev_priv->display.init_clock_gating = broadwell_init_clock_gating;
7552 else if (IS_CHERRYVIEW(dev_priv))
7553 dev_priv->display.init_clock_gating = cherryview_init_clock_gating;
7554 else if (IS_HASWELL(dev_priv))
7555 dev_priv->display.init_clock_gating = haswell_init_clock_gating;
7556 else if (IS_IVYBRIDGE(dev_priv))
7557 dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
7558 else if (IS_VALLEYVIEW(dev_priv))
7559 dev_priv->display.init_clock_gating = valleyview_init_clock_gating;
7560 else if (IS_GEN6(dev_priv))
7561 dev_priv->display.init_clock_gating = gen6_init_clock_gating;
7562 else if (IS_GEN5(dev_priv))
7563 dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
7564 else if (IS_G4X(dev_priv))
7565 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
7566 else if (IS_CRESTLINE(dev_priv))
7567 dev_priv->display.init_clock_gating = crestline_init_clock_gating;
7568 else if (IS_BROADWATER(dev_priv))
7569 dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
7570 else if (IS_GEN3(dev_priv))
7571 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
7572 else if (IS_I85X(dev_priv) || IS_I865G(dev_priv))
7573 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
7574 else if (IS_GEN2(dev_priv))
7575 dev_priv->display.init_clock_gating = i830_init_clock_gating;
7576 else {
7577 MISSING_CASE(INTEL_DEVID(dev_priv));
7578 dev_priv->display.init_clock_gating = nop_init_clock_gating;
7579 }
7580}
7581
1fa61106
ED		 7582/* Set up chip specific power management-related functions */
7583void intel_init_pm(struct drm_device *dev)
7584{
fac5e23e 7585 struct drm_i915_private *dev_priv = to_i915(dev);
1fa61106 7586
7ff0ebcc 7587 intel_fbc_init(dev_priv);
1fa61106 7588
c921aba8
DV		 7589 /* For cxsr */
7590 if (IS_PINEVIEW(dev))
7591 i915_pineview_get_mem_freq(dev);
7592 else if (IS_GEN5(dev))
7593 i915_ironlake_get_mem_freq(dev);
7594
1fa61106 7595 /* For FIFO watermark updates */
f5ed50cb 7596 if (INTEL_INFO(dev)->gen >= 9) {
2af30a5c 7597 skl_setup_wm_latency(dev);
2d41c0b5 7598 dev_priv->display.update_wm = skl_update_wm;
98d39494 7599 dev_priv->display.compute_global_watermarks = skl_compute_wm;
c83155a6 7600 } else if (HAS_PCH_SPLIT(dev)) {
fa50ad61 7601 ilk_setup_wm_latency(dev);
53615a5e 7602
bd602544
VS		 7603 if ((IS_GEN5(dev) && dev_priv->wm.pri_latency[1] &&
7604 dev_priv->wm.spr_latency[1] && dev_priv->wm.cur_latency[1]) ||
7605 (!IS_GEN5(dev) && dev_priv->wm.pri_latency[0] &&
7606 dev_priv->wm.spr_latency[0] && dev_priv->wm.cur_latency[0])) {
86c8bbbe 7607 dev_priv->display.compute_pipe_wm = ilk_compute_pipe_wm;
ed4a6a7c
MR		 7608 dev_priv->display.compute_intermediate_wm =
7609 ilk_compute_intermediate_wm;
7610 dev_priv->display.initial_watermarks =
7611 ilk_initial_watermarks;
7612 dev_priv->display.optimize_watermarks =
7613 ilk_optimize_watermarks;
bd602544
VS		 7614 } else {
7615 DRM_DEBUG_KMS("Failed to read display plane latency. "
7616 "Disable CxSR\n");
7617 }
a4565da8 7618 } else if (IS_CHERRYVIEW(dev)) {
262cd2e1 7619 vlv_setup_wm_latency(dev);
262cd2e1 7620 dev_priv->display.update_wm = vlv_update_wm;
1fa61106 7621 } else if (IS_VALLEYVIEW(dev)) {
26e1fe4f 7622 vlv_setup_wm_latency(dev);
26e1fe4f 7623 dev_priv->display.update_wm = vlv_update_wm;
1fa61106
ED		 7624 } else if (IS_PINEVIEW(dev)) {
7625 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),
7626 dev_priv->is_ddr3,
7627 dev_priv->fsb_freq,
7628 dev_priv->mem_freq)) {
7629 DRM_INFO("failed to find known CxSR latency "
7630 "(found ddr%s fsb freq %d, mem freq %d), "
7631 "disabling CxSR\n",
7632 (dev_priv->is_ddr3 == 1) ? "3" : "2",
7633 dev_priv->fsb_freq, dev_priv->mem_freq);
7634 /* Disable CxSR and never update its watermark again */
5209b1f4 7635 intel_set_memory_cxsr(dev_priv, false);
1fa61106
ED		 7636 dev_priv->display.update_wm = NULL;
7637 } else
7638 dev_priv->display.update_wm = pineview_update_wm;
1fa61106
ED		 7639 } else if (IS_G4X(dev)) {
7640 dev_priv->display.update_wm = g4x_update_wm;
1fa61106
ED		 7641 } else if (IS_GEN4(dev)) {
7642 dev_priv->display.update_wm = i965_update_wm;
1fa61106
ED		 7643 } else if (IS_GEN3(dev)) {
7644 dev_priv->display.update_wm = i9xx_update_wm;
7645 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
feb56b93
DV		 7646 } else if (IS_GEN2(dev)) {
7647 if (INTEL_INFO(dev)->num_pipes == 1) {
7648 dev_priv->display.update_wm = i845_update_wm;
1fa61106 7649 dev_priv->display.get_fifo_size = i845_get_fifo_size;
feb56b93
DV		 7650 } else {
7651 dev_priv->display.update_wm = i9xx_update_wm;
1fa61106 7652 dev_priv->display.get_fifo_size = i830_get_fifo_size;
feb56b93 7653 }
feb56b93
DV		 7654 } else {
7655 DRM_ERROR("unexpected fall-through in intel_init_pm\n");
1fa61106
ED		 7656 }
7657}
7658
151a49d0 7659int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val)
42c0526c 7660{
4fc688ce 7661 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c 7662
3f5582dd
CW		 7663 /* GEN6_PCODE_* are outside of the forcewake domain, we can
7664 * use te fw I915_READ variants to reduce the amount of work
7665 * required when reading/writing.
7666 */
7667
7668 if (I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
42c0526c
BW		 7669 DRM_DEBUG_DRIVER("warning: pcode (read) mailbox access failed\n");
7670 return -EAGAIN;
7671 }
7672
3f5582dd
CW		 7673 I915_WRITE_FW(GEN6_PCODE_DATA, *val);
7674 I915_WRITE_FW(GEN6_PCODE_DATA1, 0);
7675 I915_WRITE_FW(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
42c0526c 7676
3f5582dd
CW		 7677 if (intel_wait_for_register_fw(dev_priv,
7678 GEN6_PCODE_MAILBOX, GEN6_PCODE_READY, 0,
7679 500)) {
42c0526c
BW		 7680 DRM_ERROR("timeout waiting for pcode read (%d) to finish\n", mbox);
7681 return -ETIMEDOUT;
7682 }
7683
3f5582dd
CW		 7684 *val = I915_READ_FW(GEN6_PCODE_DATA);
7685 I915_WRITE_FW(GEN6_PCODE_DATA, 0);
42c0526c
BW		 7686
7687 return 0;
7688}
7689
3f5582dd
CW		 7690int sandybridge_pcode_write(struct drm_i915_private *dev_priv,
7691 u32 mbox, u32 val)
42c0526c 7692{
4fc688ce 7693 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c 7694
3f5582dd
CW		 7695 /* GEN6_PCODE_* are outside of the forcewake domain, we can
7696 * use te fw I915_READ variants to reduce the amount of work
7697 * required when reading/writing.
7698 */
7699
7700 if (I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
42c0526c
BW		 7701 DRM_DEBUG_DRIVER("warning: pcode (write) mailbox access failed\n");
7702 return -EAGAIN;
7703 }
7704
3f5582dd
CW		 7705 I915_WRITE_FW(GEN6_PCODE_DATA, val);
7706 I915_WRITE_FW(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
42c0526c 7707
3f5582dd
CW		 7708 if (intel_wait_for_register_fw(dev_priv,
7709 GEN6_PCODE_MAILBOX, GEN6_PCODE_READY, 0,
7710 500)) {
42c0526c
BW		 7711 DRM_ERROR("timeout waiting for pcode write (%d) to finish\n", mbox);
7712 return -ETIMEDOUT;
7713 }
7714
3f5582dd 7715 I915_WRITE_FW(GEN6_PCODE_DATA, 0);
42c0526c
BW		 7716
7717 return 0;
7718}
a0e4e199 7719
dd06f88c
VS		 7720static int byt_gpu_freq(struct drm_i915_private *dev_priv, int val)
7721{
c30fec65
VS		 7722 /*
7723 * N = val - 0xb7
7724 * Slow = Fast = GPLL ref * N
7725 */
7726 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * (val - 0xb7), 1000);
855ba3be
JB		 7727}
7728
b55dd647 7729static int byt_freq_opcode(struct drm_i915_private *dev_priv, int val)
855ba3be 7730{
c30fec65 7731 return DIV_ROUND_CLOSEST(1000 * val, dev_priv->rps.gpll_ref_freq) + 0xb7;
855ba3be
JB		 7732}
7733
b55dd647 7734static int chv_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7735{
c30fec65
VS		 7736 /*
7737 * N = val / 2
7738 * CU (slow) = CU2x (fast) / 2 = GPLL ref * N / 2
7739 */
7740 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * val, 2 * 2 * 1000);
22b1b2f8
D		 7741}
7742
b55dd647 7743static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7744{
1c14762d 7745 /* CHV needs even values */
c30fec65 7746 return DIV_ROUND_CLOSEST(2 * 1000 * val, dev_priv->rps.gpll_ref_freq) * 2;
22b1b2f8
D		 7747}
7748
616bc820 7749int intel_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7750{
2d1fe073 7751 if (IS_GEN9(dev_priv))
500a3d2e
MK		 7752 return DIV_ROUND_CLOSEST(val * GT_FREQUENCY_MULTIPLIER,
7753 GEN9_FREQ_SCALER);
2d1fe073 7754 else if (IS_CHERRYVIEW(dev_priv))
616bc820 7755 return chv_gpu_freq(dev_priv, val);
2d1fe073 7756 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 7757 return byt_gpu_freq(dev_priv, val);
7758 else
7759 return val * GT_FREQUENCY_MULTIPLIER;
22b1b2f8
D		 7760}
7761
616bc820
VS		 7762int intel_freq_opcode(struct drm_i915_private *dev_priv, int val)
7763{
2d1fe073 7764 if (IS_GEN9(dev_priv))
500a3d2e
MK		 7765 return DIV_ROUND_CLOSEST(val * GEN9_FREQ_SCALER,
7766 GT_FREQUENCY_MULTIPLIER);
2d1fe073 7767 else if (IS_CHERRYVIEW(dev_priv))
616bc820 7768 return chv_freq_opcode(dev_priv, val);
2d1fe073 7769 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 7770 return byt_freq_opcode(dev_priv, val);
7771 else
500a3d2e 7772 return DIV_ROUND_CLOSEST(val, GT_FREQUENCY_MULTIPLIER);
616bc820 7773}
22b1b2f8 7774
6ad790c0
CW		 7775struct request_boost {
7776 struct work_struct work;
eed29a5b 7777 struct drm_i915_gem_request *req;
6ad790c0
CW		 7778};
7779
7780static void __intel_rps_boost_work(struct work_struct *work)
7781{
7782 struct request_boost *boost = container_of(work, struct request_boost, work);
e61b9958 7783 struct drm_i915_gem_request *req = boost->req;
6ad790c0 7784
f69a02c9 7785 if (!i915_gem_request_completed(req))
c033666a 7786 gen6_rps_boost(req->i915, NULL, req->emitted_jiffies);
6ad790c0 7787
73db04cf 7788 i915_gem_request_unreference(req);
6ad790c0
CW		 7789 kfree(boost);
7790}
7791
91d14251 7792void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req)
6ad790c0
CW		 7793{
7794 struct request_boost *boost;
7795
91d14251 7796 if (req == NULL || INTEL_GEN(req->i915) < 6)
6ad790c0
CW		 7797 return;
7798
f69a02c9 7799 if (i915_gem_request_completed(req))
e61b9958
CW		 7800 return;
7801
6ad790c0
CW		 7802 boost = kmalloc(sizeof(*boost), GFP_ATOMIC);
7803 if (boost == NULL)
7804 return;
7805
eed29a5b
DV		 7806 i915_gem_request_reference(req);
7807 boost->req = req;
6ad790c0
CW		 7808
7809 INIT_WORK(&boost->work, __intel_rps_boost_work);
91d14251 7810 queue_work(req->i915->wq, &boost->work);
6ad790c0
CW		 7811}
7812
f742a552 7813void intel_pm_setup(struct drm_device *dev)
907b28c5 7814{
fac5e23e 7815 struct drm_i915_private *dev_priv = to_i915(dev);
907b28c5 7816
f742a552 7817 mutex_init(&dev_priv->rps.hw_lock);
8d3afd7d 7818 spin_lock_init(&dev_priv->rps.client_lock);
f742a552 7819
907b28c5
CW		 7820 INIT_DELAYED_WORK(&dev_priv->rps.delayed_resume_work,
7821 intel_gen6_powersave_work);
1854d5ca 7822 INIT_LIST_HEAD(&dev_priv->rps.clients);
2e1b8730
CW		 7823 INIT_LIST_HEAD(&dev_priv->rps.semaphores.link);
7824 INIT_LIST_HEAD(&dev_priv->rps.mmioflips.link);
5d584b2e 7825
33688d95 7826 dev_priv->pm.suspended = false;
1f814dac 7827 atomic_set(&dev_priv->pm.wakeref_count, 0);
2b19efeb 7828 atomic_set(&dev_priv->pm.atomic_seq, 0);
907b28c5 7829}
Linux kernel - Deliverables
This page took 1.537262 seconds and 5 git commands to generate.