Commit | Line | Data |
---|---|---|
62fdfeaf EA |
1 | /* |
2 | * Copyright © 2008-2010 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Zou Nan hai <nanhai.zou@intel.com> | |
26 | * Xiang Hai hao<haihao.xiang@intel.com> | |
27 | * | |
28 | */ | |
29 | ||
30 | #include "drmP.h" | |
31 | #include "drm.h" | |
62fdfeaf | 32 | #include "i915_drv.h" |
8187a2b7 | 33 | #include "i915_drm.h" |
62fdfeaf | 34 | #include "i915_trace.h" |
881f47b6 | 35 | #include "intel_drv.h" |
62fdfeaf | 36 | |
8d315287 JB |
37 | /* |
38 | * 965+ support PIPE_CONTROL commands, which provide finer grained control | |
39 | * over cache flushing. | |
40 | */ | |
41 | struct pipe_control { | |
42 | struct drm_i915_gem_object *obj; | |
43 | volatile u32 *cpu_page; | |
44 | u32 gtt_offset; | |
45 | }; | |
46 | ||
c7dca47b CW |
47 | static inline int ring_space(struct intel_ring_buffer *ring) |
48 | { | |
49 | int space = (ring->head & HEAD_ADDR) - (ring->tail + 8); | |
50 | if (space < 0) | |
51 | space += ring->size; | |
52 | return space; | |
53 | } | |
54 | ||
b72f3acb | 55 | static int |
46f0f8d1 CW |
56 | gen2_render_ring_flush(struct intel_ring_buffer *ring, |
57 | u32 invalidate_domains, | |
58 | u32 flush_domains) | |
59 | { | |
60 | u32 cmd; | |
61 | int ret; | |
62 | ||
63 | cmd = MI_FLUSH; | |
31b14c9f | 64 | if (((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER) == 0) |
46f0f8d1 CW |
65 | cmd |= MI_NO_WRITE_FLUSH; |
66 | ||
67 | if (invalidate_domains & I915_GEM_DOMAIN_SAMPLER) | |
68 | cmd |= MI_READ_FLUSH; | |
69 | ||
70 | ret = intel_ring_begin(ring, 2); | |
71 | if (ret) | |
72 | return ret; | |
73 | ||
74 | intel_ring_emit(ring, cmd); | |
75 | intel_ring_emit(ring, MI_NOOP); | |
76 | intel_ring_advance(ring); | |
77 | ||
78 | return 0; | |
79 | } | |
80 | ||
81 | static int | |
82 | gen4_render_ring_flush(struct intel_ring_buffer *ring, | |
83 | u32 invalidate_domains, | |
84 | u32 flush_domains) | |
62fdfeaf | 85 | { |
78501eac | 86 | struct drm_device *dev = ring->dev; |
6f392d54 | 87 | u32 cmd; |
b72f3acb | 88 | int ret; |
6f392d54 | 89 | |
36d527de CW |
90 | /* |
91 | * read/write caches: | |
92 | * | |
93 | * I915_GEM_DOMAIN_RENDER is always invalidated, but is | |
94 | * only flushed if MI_NO_WRITE_FLUSH is unset. On 965, it is | |
95 | * also flushed at 2d versus 3d pipeline switches. | |
96 | * | |
97 | * read-only caches: | |
98 | * | |
99 | * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if | |
100 | * MI_READ_FLUSH is set, and is always flushed on 965. | |
101 | * | |
102 | * I915_GEM_DOMAIN_COMMAND may not exist? | |
103 | * | |
104 | * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is | |
105 | * invalidated when MI_EXE_FLUSH is set. | |
106 | * | |
107 | * I915_GEM_DOMAIN_VERTEX, which exists on 965, is | |
108 | * invalidated with every MI_FLUSH. | |
109 | * | |
110 | * TLBs: | |
111 | * | |
112 | * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND | |
113 | * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and | |
114 | * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER | |
115 | * are flushed at any MI_FLUSH. | |
116 | */ | |
117 | ||
118 | cmd = MI_FLUSH | MI_NO_WRITE_FLUSH; | |
46f0f8d1 | 119 | if ((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER) |
36d527de | 120 | cmd &= ~MI_NO_WRITE_FLUSH; |
36d527de CW |
121 | if (invalidate_domains & I915_GEM_DOMAIN_INSTRUCTION) |
122 | cmd |= MI_EXE_FLUSH; | |
62fdfeaf | 123 | |
36d527de CW |
124 | if (invalidate_domains & I915_GEM_DOMAIN_COMMAND && |
125 | (IS_G4X(dev) || IS_GEN5(dev))) | |
126 | cmd |= MI_INVALIDATE_ISP; | |
70eac33e | 127 | |
36d527de CW |
128 | ret = intel_ring_begin(ring, 2); |
129 | if (ret) | |
130 | return ret; | |
b72f3acb | 131 | |
36d527de CW |
132 | intel_ring_emit(ring, cmd); |
133 | intel_ring_emit(ring, MI_NOOP); | |
134 | intel_ring_advance(ring); | |
b72f3acb CW |
135 | |
136 | return 0; | |
8187a2b7 ZN |
137 | } |
138 | ||
8d315287 JB |
139 | /** |
140 | * Emits a PIPE_CONTROL with a non-zero post-sync operation, for | |
141 | * implementing two workarounds on gen6. From section 1.4.7.1 | |
142 | * "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1: | |
143 | * | |
144 | * [DevSNB-C+{W/A}] Before any depth stall flush (including those | |
145 | * produced by non-pipelined state commands), software needs to first | |
146 | * send a PIPE_CONTROL with no bits set except Post-Sync Operation != | |
147 | * 0. | |
148 | * | |
149 | * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable | |
150 | * =1, a PIPE_CONTROL with any non-zero post-sync-op is required. | |
151 | * | |
152 | * And the workaround for these two requires this workaround first: | |
153 | * | |
154 | * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent | |
155 | * BEFORE the pipe-control with a post-sync op and no write-cache | |
156 | * flushes. | |
157 | * | |
158 | * And this last workaround is tricky because of the requirements on | |
159 | * that bit. From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM | |
160 | * volume 2 part 1: | |
161 | * | |
162 | * "1 of the following must also be set: | |
163 | * - Render Target Cache Flush Enable ([12] of DW1) | |
164 | * - Depth Cache Flush Enable ([0] of DW1) | |
165 | * - Stall at Pixel Scoreboard ([1] of DW1) | |
166 | * - Depth Stall ([13] of DW1) | |
167 | * - Post-Sync Operation ([13] of DW1) | |
168 | * - Notify Enable ([8] of DW1)" | |
169 | * | |
170 | * The cache flushes require the workaround flush that triggered this | |
171 | * one, so we can't use it. Depth stall would trigger the same. | |
172 | * Post-sync nonzero is what triggered this second workaround, so we | |
173 | * can't use that one either. Notify enable is IRQs, which aren't | |
174 | * really our business. That leaves only stall at scoreboard. | |
175 | */ | |
176 | static int | |
177 | intel_emit_post_sync_nonzero_flush(struct intel_ring_buffer *ring) | |
178 | { | |
179 | struct pipe_control *pc = ring->private; | |
180 | u32 scratch_addr = pc->gtt_offset + 128; | |
181 | int ret; | |
182 | ||
183 | ||
184 | ret = intel_ring_begin(ring, 6); | |
185 | if (ret) | |
186 | return ret; | |
187 | ||
188 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); | |
189 | intel_ring_emit(ring, PIPE_CONTROL_CS_STALL | | |
190 | PIPE_CONTROL_STALL_AT_SCOREBOARD); | |
191 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ | |
192 | intel_ring_emit(ring, 0); /* low dword */ | |
193 | intel_ring_emit(ring, 0); /* high dword */ | |
194 | intel_ring_emit(ring, MI_NOOP); | |
195 | intel_ring_advance(ring); | |
196 | ||
197 | ret = intel_ring_begin(ring, 6); | |
198 | if (ret) | |
199 | return ret; | |
200 | ||
201 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); | |
202 | intel_ring_emit(ring, PIPE_CONTROL_QW_WRITE); | |
203 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ | |
204 | intel_ring_emit(ring, 0); | |
205 | intel_ring_emit(ring, 0); | |
206 | intel_ring_emit(ring, MI_NOOP); | |
207 | intel_ring_advance(ring); | |
208 | ||
209 | return 0; | |
210 | } | |
211 | ||
212 | static int | |
213 | gen6_render_ring_flush(struct intel_ring_buffer *ring, | |
214 | u32 invalidate_domains, u32 flush_domains) | |
215 | { | |
216 | u32 flags = 0; | |
217 | struct pipe_control *pc = ring->private; | |
218 | u32 scratch_addr = pc->gtt_offset + 128; | |
219 | int ret; | |
220 | ||
221 | /* Force SNB workarounds for PIPE_CONTROL flushes */ | |
222 | intel_emit_post_sync_nonzero_flush(ring); | |
223 | ||
224 | /* Just flush everything. Experiments have shown that reducing the | |
225 | * number of bits based on the write domains has little performance | |
226 | * impact. | |
227 | */ | |
228 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; | |
229 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
230 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
231 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
232 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
233 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
234 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
235 | ||
236 | ret = intel_ring_begin(ring, 6); | |
237 | if (ret) | |
238 | return ret; | |
239 | ||
240 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); | |
241 | intel_ring_emit(ring, flags); | |
242 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); | |
243 | intel_ring_emit(ring, 0); /* lower dword */ | |
244 | intel_ring_emit(ring, 0); /* uppwer dword */ | |
245 | intel_ring_emit(ring, MI_NOOP); | |
246 | intel_ring_advance(ring); | |
247 | ||
248 | return 0; | |
249 | } | |
250 | ||
78501eac | 251 | static void ring_write_tail(struct intel_ring_buffer *ring, |
297b0c5b | 252 | u32 value) |
d46eefa2 | 253 | { |
78501eac | 254 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
297b0c5b | 255 | I915_WRITE_TAIL(ring, value); |
d46eefa2 XH |
256 | } |
257 | ||
78501eac | 258 | u32 intel_ring_get_active_head(struct intel_ring_buffer *ring) |
8187a2b7 | 259 | { |
78501eac CW |
260 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
261 | u32 acthd_reg = INTEL_INFO(ring->dev)->gen >= 4 ? | |
3d281d8c | 262 | RING_ACTHD(ring->mmio_base) : ACTHD; |
8187a2b7 ZN |
263 | |
264 | return I915_READ(acthd_reg); | |
265 | } | |
266 | ||
78501eac | 267 | static int init_ring_common(struct intel_ring_buffer *ring) |
8187a2b7 | 268 | { |
b7884eb4 DV |
269 | struct drm_device *dev = ring->dev; |
270 | drm_i915_private_t *dev_priv = dev->dev_private; | |
05394f39 | 271 | struct drm_i915_gem_object *obj = ring->obj; |
b7884eb4 | 272 | int ret = 0; |
8187a2b7 | 273 | u32 head; |
8187a2b7 | 274 | |
b7884eb4 DV |
275 | if (HAS_FORCE_WAKE(dev)) |
276 | gen6_gt_force_wake_get(dev_priv); | |
277 | ||
8187a2b7 | 278 | /* Stop the ring if it's running. */ |
7f2ab699 | 279 | I915_WRITE_CTL(ring, 0); |
570ef608 | 280 | I915_WRITE_HEAD(ring, 0); |
78501eac | 281 | ring->write_tail(ring, 0); |
8187a2b7 ZN |
282 | |
283 | /* Initialize the ring. */ | |
05394f39 | 284 | I915_WRITE_START(ring, obj->gtt_offset); |
570ef608 | 285 | head = I915_READ_HEAD(ring) & HEAD_ADDR; |
8187a2b7 ZN |
286 | |
287 | /* G45 ring initialization fails to reset head to zero */ | |
288 | if (head != 0) { | |
6fd0d56e CW |
289 | DRM_DEBUG_KMS("%s head not reset to zero " |
290 | "ctl %08x head %08x tail %08x start %08x\n", | |
291 | ring->name, | |
292 | I915_READ_CTL(ring), | |
293 | I915_READ_HEAD(ring), | |
294 | I915_READ_TAIL(ring), | |
295 | I915_READ_START(ring)); | |
8187a2b7 | 296 | |
570ef608 | 297 | I915_WRITE_HEAD(ring, 0); |
8187a2b7 | 298 | |
6fd0d56e CW |
299 | if (I915_READ_HEAD(ring) & HEAD_ADDR) { |
300 | DRM_ERROR("failed to set %s head to zero " | |
301 | "ctl %08x head %08x tail %08x start %08x\n", | |
302 | ring->name, | |
303 | I915_READ_CTL(ring), | |
304 | I915_READ_HEAD(ring), | |
305 | I915_READ_TAIL(ring), | |
306 | I915_READ_START(ring)); | |
307 | } | |
8187a2b7 ZN |
308 | } |
309 | ||
7f2ab699 | 310 | I915_WRITE_CTL(ring, |
ae69b42a | 311 | ((ring->size - PAGE_SIZE) & RING_NR_PAGES) |
5d031e5b | 312 | | RING_VALID); |
8187a2b7 | 313 | |
8187a2b7 | 314 | /* If the head is still not zero, the ring is dead */ |
f01db988 SP |
315 | if (wait_for((I915_READ_CTL(ring) & RING_VALID) != 0 && |
316 | I915_READ_START(ring) == obj->gtt_offset && | |
317 | (I915_READ_HEAD(ring) & HEAD_ADDR) == 0, 50)) { | |
e74cfed5 CW |
318 | DRM_ERROR("%s initialization failed " |
319 | "ctl %08x head %08x tail %08x start %08x\n", | |
320 | ring->name, | |
321 | I915_READ_CTL(ring), | |
322 | I915_READ_HEAD(ring), | |
323 | I915_READ_TAIL(ring), | |
324 | I915_READ_START(ring)); | |
b7884eb4 DV |
325 | ret = -EIO; |
326 | goto out; | |
8187a2b7 ZN |
327 | } |
328 | ||
78501eac CW |
329 | if (!drm_core_check_feature(ring->dev, DRIVER_MODESET)) |
330 | i915_kernel_lost_context(ring->dev); | |
8187a2b7 | 331 | else { |
c7dca47b | 332 | ring->head = I915_READ_HEAD(ring); |
870e86dd | 333 | ring->tail = I915_READ_TAIL(ring) & TAIL_ADDR; |
c7dca47b | 334 | ring->space = ring_space(ring); |
c3b20037 | 335 | ring->last_retired_head = -1; |
8187a2b7 | 336 | } |
1ec14ad3 | 337 | |
b7884eb4 DV |
338 | out: |
339 | if (HAS_FORCE_WAKE(dev)) | |
340 | gen6_gt_force_wake_put(dev_priv); | |
341 | ||
342 | return ret; | |
8187a2b7 ZN |
343 | } |
344 | ||
c6df541c CW |
345 | static int |
346 | init_pipe_control(struct intel_ring_buffer *ring) | |
347 | { | |
348 | struct pipe_control *pc; | |
349 | struct drm_i915_gem_object *obj; | |
350 | int ret; | |
351 | ||
352 | if (ring->private) | |
353 | return 0; | |
354 | ||
355 | pc = kmalloc(sizeof(*pc), GFP_KERNEL); | |
356 | if (!pc) | |
357 | return -ENOMEM; | |
358 | ||
359 | obj = i915_gem_alloc_object(ring->dev, 4096); | |
360 | if (obj == NULL) { | |
361 | DRM_ERROR("Failed to allocate seqno page\n"); | |
362 | ret = -ENOMEM; | |
363 | goto err; | |
364 | } | |
e4ffd173 CW |
365 | |
366 | i915_gem_object_set_cache_level(obj, I915_CACHE_LLC); | |
c6df541c CW |
367 | |
368 | ret = i915_gem_object_pin(obj, 4096, true); | |
369 | if (ret) | |
370 | goto err_unref; | |
371 | ||
372 | pc->gtt_offset = obj->gtt_offset; | |
373 | pc->cpu_page = kmap(obj->pages[0]); | |
374 | if (pc->cpu_page == NULL) | |
375 | goto err_unpin; | |
376 | ||
377 | pc->obj = obj; | |
378 | ring->private = pc; | |
379 | return 0; | |
380 | ||
381 | err_unpin: | |
382 | i915_gem_object_unpin(obj); | |
383 | err_unref: | |
384 | drm_gem_object_unreference(&obj->base); | |
385 | err: | |
386 | kfree(pc); | |
387 | return ret; | |
388 | } | |
389 | ||
390 | static void | |
391 | cleanup_pipe_control(struct intel_ring_buffer *ring) | |
392 | { | |
393 | struct pipe_control *pc = ring->private; | |
394 | struct drm_i915_gem_object *obj; | |
395 | ||
396 | if (!ring->private) | |
397 | return; | |
398 | ||
399 | obj = pc->obj; | |
400 | kunmap(obj->pages[0]); | |
401 | i915_gem_object_unpin(obj); | |
402 | drm_gem_object_unreference(&obj->base); | |
403 | ||
404 | kfree(pc); | |
405 | ring->private = NULL; | |
406 | } | |
407 | ||
78501eac | 408 | static int init_render_ring(struct intel_ring_buffer *ring) |
8187a2b7 | 409 | { |
78501eac | 410 | struct drm_device *dev = ring->dev; |
1ec14ad3 | 411 | struct drm_i915_private *dev_priv = dev->dev_private; |
78501eac | 412 | int ret = init_ring_common(ring); |
a69ffdbf | 413 | |
a6c45cf0 | 414 | if (INTEL_INFO(dev)->gen > 3) { |
6b26c86d | 415 | I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH)); |
b095cd0a JB |
416 | if (IS_GEN7(dev)) |
417 | I915_WRITE(GFX_MODE_GEN7, | |
6b26c86d DV |
418 | _MASKED_BIT_DISABLE(GFX_TLB_INVALIDATE_ALWAYS) | |
419 | _MASKED_BIT_ENABLE(GFX_REPLAY_MODE)); | |
8187a2b7 | 420 | } |
78501eac | 421 | |
8d315287 | 422 | if (INTEL_INFO(dev)->gen >= 5) { |
c6df541c CW |
423 | ret = init_pipe_control(ring); |
424 | if (ret) | |
425 | return ret; | |
426 | } | |
427 | ||
5e13a0c5 | 428 | if (IS_GEN6(dev)) { |
3a69ddd6 KG |
429 | /* From the Sandybridge PRM, volume 1 part 3, page 24: |
430 | * "If this bit is set, STCunit will have LRA as replacement | |
431 | * policy. [...] This bit must be reset. LRA replacement | |
432 | * policy is not supported." | |
433 | */ | |
434 | I915_WRITE(CACHE_MODE_0, | |
5e13a0c5 | 435 | _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB)); |
84f9f938 BW |
436 | } |
437 | ||
6b26c86d DV |
438 | if (INTEL_INFO(dev)->gen >= 6) |
439 | I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING)); | |
84f9f938 | 440 | |
8187a2b7 ZN |
441 | return ret; |
442 | } | |
443 | ||
c6df541c CW |
444 | static void render_ring_cleanup(struct intel_ring_buffer *ring) |
445 | { | |
446 | if (!ring->private) | |
447 | return; | |
448 | ||
449 | cleanup_pipe_control(ring); | |
450 | } | |
451 | ||
1ec14ad3 | 452 | static void |
c8c99b0f BW |
453 | update_mboxes(struct intel_ring_buffer *ring, |
454 | u32 seqno, | |
455 | u32 mmio_offset) | |
1ec14ad3 | 456 | { |
c8c99b0f BW |
457 | intel_ring_emit(ring, MI_SEMAPHORE_MBOX | |
458 | MI_SEMAPHORE_GLOBAL_GTT | | |
459 | MI_SEMAPHORE_REGISTER | | |
460 | MI_SEMAPHORE_UPDATE); | |
1ec14ad3 | 461 | intel_ring_emit(ring, seqno); |
c8c99b0f | 462 | intel_ring_emit(ring, mmio_offset); |
1ec14ad3 CW |
463 | } |
464 | ||
c8c99b0f BW |
465 | /** |
466 | * gen6_add_request - Update the semaphore mailbox registers | |
467 | * | |
468 | * @ring - ring that is adding a request | |
469 | * @seqno - return seqno stuck into the ring | |
470 | * | |
471 | * Update the mailbox registers in the *other* rings with the current seqno. | |
472 | * This acts like a signal in the canonical semaphore. | |
473 | */ | |
1ec14ad3 CW |
474 | static int |
475 | gen6_add_request(struct intel_ring_buffer *ring, | |
c8c99b0f | 476 | u32 *seqno) |
1ec14ad3 | 477 | { |
c8c99b0f BW |
478 | u32 mbox1_reg; |
479 | u32 mbox2_reg; | |
1ec14ad3 CW |
480 | int ret; |
481 | ||
482 | ret = intel_ring_begin(ring, 10); | |
483 | if (ret) | |
484 | return ret; | |
485 | ||
c8c99b0f BW |
486 | mbox1_reg = ring->signal_mbox[0]; |
487 | mbox2_reg = ring->signal_mbox[1]; | |
1ec14ad3 | 488 | |
53d227f2 | 489 | *seqno = i915_gem_next_request_seqno(ring); |
c8c99b0f BW |
490 | |
491 | update_mboxes(ring, *seqno, mbox1_reg); | |
492 | update_mboxes(ring, *seqno, mbox2_reg); | |
1ec14ad3 CW |
493 | intel_ring_emit(ring, MI_STORE_DWORD_INDEX); |
494 | intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
c8c99b0f | 495 | intel_ring_emit(ring, *seqno); |
1ec14ad3 CW |
496 | intel_ring_emit(ring, MI_USER_INTERRUPT); |
497 | intel_ring_advance(ring); | |
498 | ||
1ec14ad3 CW |
499 | return 0; |
500 | } | |
501 | ||
c8c99b0f BW |
502 | /** |
503 | * intel_ring_sync - sync the waiter to the signaller on seqno | |
504 | * | |
505 | * @waiter - ring that is waiting | |
506 | * @signaller - ring which has, or will signal | |
507 | * @seqno - seqno which the waiter will block on | |
508 | */ | |
509 | static int | |
686cb5f9 DV |
510 | gen6_ring_sync(struct intel_ring_buffer *waiter, |
511 | struct intel_ring_buffer *signaller, | |
512 | u32 seqno) | |
1ec14ad3 CW |
513 | { |
514 | int ret; | |
c8c99b0f BW |
515 | u32 dw1 = MI_SEMAPHORE_MBOX | |
516 | MI_SEMAPHORE_COMPARE | | |
517 | MI_SEMAPHORE_REGISTER; | |
1ec14ad3 | 518 | |
1500f7ea BW |
519 | /* Throughout all of the GEM code, seqno passed implies our current |
520 | * seqno is >= the last seqno executed. However for hardware the | |
521 | * comparison is strictly greater than. | |
522 | */ | |
523 | seqno -= 1; | |
524 | ||
686cb5f9 DV |
525 | WARN_ON(signaller->semaphore_register[waiter->id] == |
526 | MI_SEMAPHORE_SYNC_INVALID); | |
527 | ||
c8c99b0f | 528 | ret = intel_ring_begin(waiter, 4); |
1ec14ad3 CW |
529 | if (ret) |
530 | return ret; | |
531 | ||
686cb5f9 DV |
532 | intel_ring_emit(waiter, |
533 | dw1 | signaller->semaphore_register[waiter->id]); | |
c8c99b0f BW |
534 | intel_ring_emit(waiter, seqno); |
535 | intel_ring_emit(waiter, 0); | |
536 | intel_ring_emit(waiter, MI_NOOP); | |
537 | intel_ring_advance(waiter); | |
1ec14ad3 CW |
538 | |
539 | return 0; | |
540 | } | |
541 | ||
c6df541c CW |
542 | #define PIPE_CONTROL_FLUSH(ring__, addr__) \ |
543 | do { \ | |
fcbc34e4 KG |
544 | intel_ring_emit(ring__, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | \ |
545 | PIPE_CONTROL_DEPTH_STALL); \ | |
c6df541c CW |
546 | intel_ring_emit(ring__, (addr__) | PIPE_CONTROL_GLOBAL_GTT); \ |
547 | intel_ring_emit(ring__, 0); \ | |
548 | intel_ring_emit(ring__, 0); \ | |
549 | } while (0) | |
550 | ||
551 | static int | |
552 | pc_render_add_request(struct intel_ring_buffer *ring, | |
553 | u32 *result) | |
554 | { | |
53d227f2 | 555 | u32 seqno = i915_gem_next_request_seqno(ring); |
c6df541c CW |
556 | struct pipe_control *pc = ring->private; |
557 | u32 scratch_addr = pc->gtt_offset + 128; | |
558 | int ret; | |
559 | ||
560 | /* For Ironlake, MI_USER_INTERRUPT was deprecated and apparently | |
561 | * incoherent with writes to memory, i.e. completely fubar, | |
562 | * so we need to use PIPE_NOTIFY instead. | |
563 | * | |
564 | * However, we also need to workaround the qword write | |
565 | * incoherence by flushing the 6 PIPE_NOTIFY buffers out to | |
566 | * memory before requesting an interrupt. | |
567 | */ | |
568 | ret = intel_ring_begin(ring, 32); | |
569 | if (ret) | |
570 | return ret; | |
571 | ||
fcbc34e4 | 572 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | |
9d971b37 KG |
573 | PIPE_CONTROL_WRITE_FLUSH | |
574 | PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE); | |
c6df541c CW |
575 | intel_ring_emit(ring, pc->gtt_offset | PIPE_CONTROL_GLOBAL_GTT); |
576 | intel_ring_emit(ring, seqno); | |
577 | intel_ring_emit(ring, 0); | |
578 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
579 | scratch_addr += 128; /* write to separate cachelines */ | |
580 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
581 | scratch_addr += 128; | |
582 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
583 | scratch_addr += 128; | |
584 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
585 | scratch_addr += 128; | |
586 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
587 | scratch_addr += 128; | |
588 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
a71d8d94 | 589 | |
fcbc34e4 | 590 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | |
9d971b37 KG |
591 | PIPE_CONTROL_WRITE_FLUSH | |
592 | PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE | | |
c6df541c CW |
593 | PIPE_CONTROL_NOTIFY); |
594 | intel_ring_emit(ring, pc->gtt_offset | PIPE_CONTROL_GLOBAL_GTT); | |
595 | intel_ring_emit(ring, seqno); | |
596 | intel_ring_emit(ring, 0); | |
597 | intel_ring_advance(ring); | |
598 | ||
599 | *result = seqno; | |
600 | return 0; | |
601 | } | |
602 | ||
4cd53c0c DV |
603 | static u32 |
604 | gen6_ring_get_seqno(struct intel_ring_buffer *ring) | |
605 | { | |
606 | struct drm_device *dev = ring->dev; | |
607 | ||
608 | /* Workaround to force correct ordering between irq and seqno writes on | |
609 | * ivb (and maybe also on snb) by reading from a CS register (like | |
610 | * ACTHD) before reading the status page. */ | |
1c7eaac7 | 611 | if (IS_GEN6(dev) || IS_GEN7(dev)) |
4cd53c0c DV |
612 | intel_ring_get_active_head(ring); |
613 | return intel_read_status_page(ring, I915_GEM_HWS_INDEX); | |
614 | } | |
615 | ||
8187a2b7 | 616 | static u32 |
1ec14ad3 | 617 | ring_get_seqno(struct intel_ring_buffer *ring) |
8187a2b7 | 618 | { |
1ec14ad3 CW |
619 | return intel_read_status_page(ring, I915_GEM_HWS_INDEX); |
620 | } | |
621 | ||
c6df541c CW |
622 | static u32 |
623 | pc_render_get_seqno(struct intel_ring_buffer *ring) | |
624 | { | |
625 | struct pipe_control *pc = ring->private; | |
626 | return pc->cpu_page[0]; | |
627 | } | |
628 | ||
e48d8634 DV |
629 | static bool |
630 | gen5_ring_get_irq(struct intel_ring_buffer *ring) | |
631 | { | |
632 | struct drm_device *dev = ring->dev; | |
633 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 634 | unsigned long flags; |
e48d8634 DV |
635 | |
636 | if (!dev->irq_enabled) | |
637 | return false; | |
638 | ||
7338aefa | 639 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
f637fde4 DV |
640 | if (ring->irq_refcount++ == 0) { |
641 | dev_priv->gt_irq_mask &= ~ring->irq_enable_mask; | |
642 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
643 | POSTING_READ(GTIMR); | |
644 | } | |
7338aefa | 645 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
e48d8634 DV |
646 | |
647 | return true; | |
648 | } | |
649 | ||
650 | static void | |
651 | gen5_ring_put_irq(struct intel_ring_buffer *ring) | |
652 | { | |
653 | struct drm_device *dev = ring->dev; | |
654 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 655 | unsigned long flags; |
e48d8634 | 656 | |
7338aefa | 657 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
f637fde4 DV |
658 | if (--ring->irq_refcount == 0) { |
659 | dev_priv->gt_irq_mask |= ring->irq_enable_mask; | |
660 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
661 | POSTING_READ(GTIMR); | |
662 | } | |
7338aefa | 663 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
e48d8634 DV |
664 | } |
665 | ||
b13c2b96 | 666 | static bool |
e3670319 | 667 | i9xx_ring_get_irq(struct intel_ring_buffer *ring) |
62fdfeaf | 668 | { |
78501eac | 669 | struct drm_device *dev = ring->dev; |
01a03331 | 670 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 671 | unsigned long flags; |
62fdfeaf | 672 | |
b13c2b96 CW |
673 | if (!dev->irq_enabled) |
674 | return false; | |
675 | ||
7338aefa | 676 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
f637fde4 DV |
677 | if (ring->irq_refcount++ == 0) { |
678 | dev_priv->irq_mask &= ~ring->irq_enable_mask; | |
679 | I915_WRITE(IMR, dev_priv->irq_mask); | |
680 | POSTING_READ(IMR); | |
681 | } | |
7338aefa | 682 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
b13c2b96 CW |
683 | |
684 | return true; | |
62fdfeaf EA |
685 | } |
686 | ||
8187a2b7 | 687 | static void |
e3670319 | 688 | i9xx_ring_put_irq(struct intel_ring_buffer *ring) |
62fdfeaf | 689 | { |
78501eac | 690 | struct drm_device *dev = ring->dev; |
01a03331 | 691 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 692 | unsigned long flags; |
62fdfeaf | 693 | |
7338aefa | 694 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
f637fde4 DV |
695 | if (--ring->irq_refcount == 0) { |
696 | dev_priv->irq_mask |= ring->irq_enable_mask; | |
697 | I915_WRITE(IMR, dev_priv->irq_mask); | |
698 | POSTING_READ(IMR); | |
699 | } | |
7338aefa | 700 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
62fdfeaf EA |
701 | } |
702 | ||
c2798b19 CW |
703 | static bool |
704 | i8xx_ring_get_irq(struct intel_ring_buffer *ring) | |
705 | { | |
706 | struct drm_device *dev = ring->dev; | |
707 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 708 | unsigned long flags; |
c2798b19 CW |
709 | |
710 | if (!dev->irq_enabled) | |
711 | return false; | |
712 | ||
7338aefa | 713 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c2798b19 CW |
714 | if (ring->irq_refcount++ == 0) { |
715 | dev_priv->irq_mask &= ~ring->irq_enable_mask; | |
716 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
717 | POSTING_READ16(IMR); | |
718 | } | |
7338aefa | 719 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
c2798b19 CW |
720 | |
721 | return true; | |
722 | } | |
723 | ||
724 | static void | |
725 | i8xx_ring_put_irq(struct intel_ring_buffer *ring) | |
726 | { | |
727 | struct drm_device *dev = ring->dev; | |
728 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 729 | unsigned long flags; |
c2798b19 | 730 | |
7338aefa | 731 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c2798b19 CW |
732 | if (--ring->irq_refcount == 0) { |
733 | dev_priv->irq_mask |= ring->irq_enable_mask; | |
734 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
735 | POSTING_READ16(IMR); | |
736 | } | |
7338aefa | 737 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
c2798b19 CW |
738 | } |
739 | ||
78501eac | 740 | void intel_ring_setup_status_page(struct intel_ring_buffer *ring) |
8187a2b7 | 741 | { |
4593010b | 742 | struct drm_device *dev = ring->dev; |
78501eac | 743 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
4593010b EA |
744 | u32 mmio = 0; |
745 | ||
746 | /* The ring status page addresses are no longer next to the rest of | |
747 | * the ring registers as of gen7. | |
748 | */ | |
749 | if (IS_GEN7(dev)) { | |
750 | switch (ring->id) { | |
96154f2f | 751 | case RCS: |
4593010b EA |
752 | mmio = RENDER_HWS_PGA_GEN7; |
753 | break; | |
96154f2f | 754 | case BCS: |
4593010b EA |
755 | mmio = BLT_HWS_PGA_GEN7; |
756 | break; | |
96154f2f | 757 | case VCS: |
4593010b EA |
758 | mmio = BSD_HWS_PGA_GEN7; |
759 | break; | |
760 | } | |
761 | } else if (IS_GEN6(ring->dev)) { | |
762 | mmio = RING_HWS_PGA_GEN6(ring->mmio_base); | |
763 | } else { | |
764 | mmio = RING_HWS_PGA(ring->mmio_base); | |
765 | } | |
766 | ||
78501eac CW |
767 | I915_WRITE(mmio, (u32)ring->status_page.gfx_addr); |
768 | POSTING_READ(mmio); | |
8187a2b7 ZN |
769 | } |
770 | ||
b72f3acb | 771 | static int |
78501eac CW |
772 | bsd_ring_flush(struct intel_ring_buffer *ring, |
773 | u32 invalidate_domains, | |
774 | u32 flush_domains) | |
d1b851fc | 775 | { |
b72f3acb CW |
776 | int ret; |
777 | ||
b72f3acb CW |
778 | ret = intel_ring_begin(ring, 2); |
779 | if (ret) | |
780 | return ret; | |
781 | ||
782 | intel_ring_emit(ring, MI_FLUSH); | |
783 | intel_ring_emit(ring, MI_NOOP); | |
784 | intel_ring_advance(ring); | |
785 | return 0; | |
d1b851fc ZN |
786 | } |
787 | ||
3cce469c | 788 | static int |
8620a3a9 | 789 | i9xx_add_request(struct intel_ring_buffer *ring, |
3cce469c | 790 | u32 *result) |
d1b851fc ZN |
791 | { |
792 | u32 seqno; | |
3cce469c CW |
793 | int ret; |
794 | ||
795 | ret = intel_ring_begin(ring, 4); | |
796 | if (ret) | |
797 | return ret; | |
6f392d54 | 798 | |
53d227f2 | 799 | seqno = i915_gem_next_request_seqno(ring); |
6f392d54 | 800 | |
3cce469c CW |
801 | intel_ring_emit(ring, MI_STORE_DWORD_INDEX); |
802 | intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
803 | intel_ring_emit(ring, seqno); | |
804 | intel_ring_emit(ring, MI_USER_INTERRUPT); | |
805 | intel_ring_advance(ring); | |
d1b851fc | 806 | |
3cce469c CW |
807 | *result = seqno; |
808 | return 0; | |
d1b851fc ZN |
809 | } |
810 | ||
0f46832f | 811 | static bool |
25c06300 | 812 | gen6_ring_get_irq(struct intel_ring_buffer *ring) |
0f46832f CW |
813 | { |
814 | struct drm_device *dev = ring->dev; | |
01a03331 | 815 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 816 | unsigned long flags; |
0f46832f CW |
817 | |
818 | if (!dev->irq_enabled) | |
819 | return false; | |
820 | ||
4cd53c0c DV |
821 | /* It looks like we need to prevent the gt from suspending while waiting |
822 | * for an notifiy irq, otherwise irqs seem to get lost on at least the | |
823 | * blt/bsd rings on ivb. */ | |
99ffa162 | 824 | gen6_gt_force_wake_get(dev_priv); |
4cd53c0c | 825 | |
7338aefa | 826 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
01a03331 | 827 | if (ring->irq_refcount++ == 0) { |
6a848ccb | 828 | I915_WRITE_IMR(ring, ~ring->irq_enable_mask); |
f637fde4 DV |
829 | dev_priv->gt_irq_mask &= ~ring->irq_enable_mask; |
830 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
831 | POSTING_READ(GTIMR); | |
0f46832f | 832 | } |
7338aefa | 833 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
0f46832f CW |
834 | |
835 | return true; | |
836 | } | |
837 | ||
838 | static void | |
25c06300 | 839 | gen6_ring_put_irq(struct intel_ring_buffer *ring) |
0f46832f CW |
840 | { |
841 | struct drm_device *dev = ring->dev; | |
01a03331 | 842 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 843 | unsigned long flags; |
0f46832f | 844 | |
7338aefa | 845 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
01a03331 | 846 | if (--ring->irq_refcount == 0) { |
6a848ccb | 847 | I915_WRITE_IMR(ring, ~0); |
f637fde4 DV |
848 | dev_priv->gt_irq_mask |= ring->irq_enable_mask; |
849 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
850 | POSTING_READ(GTIMR); | |
1ec14ad3 | 851 | } |
7338aefa | 852 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
4cd53c0c | 853 | |
99ffa162 | 854 | gen6_gt_force_wake_put(dev_priv); |
d1b851fc ZN |
855 | } |
856 | ||
d1b851fc | 857 | static int |
fb3256da | 858 | i965_dispatch_execbuffer(struct intel_ring_buffer *ring, u32 offset, u32 length) |
d1b851fc | 859 | { |
e1f99ce6 | 860 | int ret; |
78501eac | 861 | |
e1f99ce6 CW |
862 | ret = intel_ring_begin(ring, 2); |
863 | if (ret) | |
864 | return ret; | |
865 | ||
78501eac | 866 | intel_ring_emit(ring, |
65f56876 CW |
867 | MI_BATCH_BUFFER_START | |
868 | MI_BATCH_GTT | | |
78501eac | 869 | MI_BATCH_NON_SECURE_I965); |
c4e7a414 | 870 | intel_ring_emit(ring, offset); |
78501eac CW |
871 | intel_ring_advance(ring); |
872 | ||
d1b851fc ZN |
873 | return 0; |
874 | } | |
875 | ||
8187a2b7 | 876 | static int |
fb3256da | 877 | i830_dispatch_execbuffer(struct intel_ring_buffer *ring, |
c4e7a414 | 878 | u32 offset, u32 len) |
62fdfeaf | 879 | { |
c4e7a414 | 880 | int ret; |
62fdfeaf | 881 | |
fb3256da DV |
882 | ret = intel_ring_begin(ring, 4); |
883 | if (ret) | |
884 | return ret; | |
62fdfeaf | 885 | |
fb3256da DV |
886 | intel_ring_emit(ring, MI_BATCH_BUFFER); |
887 | intel_ring_emit(ring, offset | MI_BATCH_NON_SECURE); | |
888 | intel_ring_emit(ring, offset + len - 8); | |
889 | intel_ring_emit(ring, 0); | |
890 | intel_ring_advance(ring); | |
e1f99ce6 | 891 | |
fb3256da DV |
892 | return 0; |
893 | } | |
894 | ||
895 | static int | |
896 | i915_dispatch_execbuffer(struct intel_ring_buffer *ring, | |
897 | u32 offset, u32 len) | |
898 | { | |
899 | int ret; | |
900 | ||
901 | ret = intel_ring_begin(ring, 2); | |
902 | if (ret) | |
903 | return ret; | |
904 | ||
65f56876 | 905 | intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT); |
fb3256da | 906 | intel_ring_emit(ring, offset | MI_BATCH_NON_SECURE); |
c4e7a414 | 907 | intel_ring_advance(ring); |
62fdfeaf | 908 | |
62fdfeaf EA |
909 | return 0; |
910 | } | |
911 | ||
78501eac | 912 | static void cleanup_status_page(struct intel_ring_buffer *ring) |
62fdfeaf | 913 | { |
05394f39 | 914 | struct drm_i915_gem_object *obj; |
62fdfeaf | 915 | |
8187a2b7 ZN |
916 | obj = ring->status_page.obj; |
917 | if (obj == NULL) | |
62fdfeaf | 918 | return; |
62fdfeaf | 919 | |
05394f39 | 920 | kunmap(obj->pages[0]); |
62fdfeaf | 921 | i915_gem_object_unpin(obj); |
05394f39 | 922 | drm_gem_object_unreference(&obj->base); |
8187a2b7 | 923 | ring->status_page.obj = NULL; |
62fdfeaf EA |
924 | } |
925 | ||
78501eac | 926 | static int init_status_page(struct intel_ring_buffer *ring) |
62fdfeaf | 927 | { |
78501eac | 928 | struct drm_device *dev = ring->dev; |
05394f39 | 929 | struct drm_i915_gem_object *obj; |
62fdfeaf EA |
930 | int ret; |
931 | ||
62fdfeaf EA |
932 | obj = i915_gem_alloc_object(dev, 4096); |
933 | if (obj == NULL) { | |
934 | DRM_ERROR("Failed to allocate status page\n"); | |
935 | ret = -ENOMEM; | |
936 | goto err; | |
937 | } | |
e4ffd173 CW |
938 | |
939 | i915_gem_object_set_cache_level(obj, I915_CACHE_LLC); | |
62fdfeaf | 940 | |
75e9e915 | 941 | ret = i915_gem_object_pin(obj, 4096, true); |
62fdfeaf | 942 | if (ret != 0) { |
62fdfeaf EA |
943 | goto err_unref; |
944 | } | |
945 | ||
05394f39 CW |
946 | ring->status_page.gfx_addr = obj->gtt_offset; |
947 | ring->status_page.page_addr = kmap(obj->pages[0]); | |
8187a2b7 | 948 | if (ring->status_page.page_addr == NULL) { |
62fdfeaf EA |
949 | goto err_unpin; |
950 | } | |
8187a2b7 ZN |
951 | ring->status_page.obj = obj; |
952 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); | |
62fdfeaf | 953 | |
78501eac | 954 | intel_ring_setup_status_page(ring); |
8187a2b7 ZN |
955 | DRM_DEBUG_DRIVER("%s hws offset: 0x%08x\n", |
956 | ring->name, ring->status_page.gfx_addr); | |
62fdfeaf EA |
957 | |
958 | return 0; | |
959 | ||
960 | err_unpin: | |
961 | i915_gem_object_unpin(obj); | |
962 | err_unref: | |
05394f39 | 963 | drm_gem_object_unreference(&obj->base); |
62fdfeaf | 964 | err: |
8187a2b7 | 965 | return ret; |
62fdfeaf EA |
966 | } |
967 | ||
c43b5634 BW |
968 | static int intel_init_ring_buffer(struct drm_device *dev, |
969 | struct intel_ring_buffer *ring) | |
62fdfeaf | 970 | { |
05394f39 | 971 | struct drm_i915_gem_object *obj; |
dd785e35 CW |
972 | int ret; |
973 | ||
8187a2b7 | 974 | ring->dev = dev; |
23bc5982 CW |
975 | INIT_LIST_HEAD(&ring->active_list); |
976 | INIT_LIST_HEAD(&ring->request_list); | |
64193406 | 977 | INIT_LIST_HEAD(&ring->gpu_write_list); |
dfc9ef2f | 978 | ring->size = 32 * PAGE_SIZE; |
0dc79fb2 | 979 | |
b259f673 | 980 | init_waitqueue_head(&ring->irq_queue); |
62fdfeaf | 981 | |
8187a2b7 | 982 | if (I915_NEED_GFX_HWS(dev)) { |
78501eac | 983 | ret = init_status_page(ring); |
8187a2b7 ZN |
984 | if (ret) |
985 | return ret; | |
986 | } | |
62fdfeaf | 987 | |
8187a2b7 | 988 | obj = i915_gem_alloc_object(dev, ring->size); |
62fdfeaf EA |
989 | if (obj == NULL) { |
990 | DRM_ERROR("Failed to allocate ringbuffer\n"); | |
8187a2b7 | 991 | ret = -ENOMEM; |
dd785e35 | 992 | goto err_hws; |
62fdfeaf | 993 | } |
62fdfeaf | 994 | |
05394f39 | 995 | ring->obj = obj; |
8187a2b7 | 996 | |
75e9e915 | 997 | ret = i915_gem_object_pin(obj, PAGE_SIZE, true); |
dd785e35 CW |
998 | if (ret) |
999 | goto err_unref; | |
62fdfeaf | 1000 | |
3eef8918 CW |
1001 | ret = i915_gem_object_set_to_gtt_domain(obj, true); |
1002 | if (ret) | |
1003 | goto err_unpin; | |
1004 | ||
4225d0f2 DV |
1005 | ring->virtual_start = ioremap_wc(dev->agp->base + obj->gtt_offset, |
1006 | ring->size); | |
1007 | if (ring->virtual_start == NULL) { | |
62fdfeaf | 1008 | DRM_ERROR("Failed to map ringbuffer.\n"); |
8187a2b7 | 1009 | ret = -EINVAL; |
dd785e35 | 1010 | goto err_unpin; |
62fdfeaf EA |
1011 | } |
1012 | ||
78501eac | 1013 | ret = ring->init(ring); |
dd785e35 CW |
1014 | if (ret) |
1015 | goto err_unmap; | |
62fdfeaf | 1016 | |
55249baa CW |
1017 | /* Workaround an erratum on the i830 which causes a hang if |
1018 | * the TAIL pointer points to within the last 2 cachelines | |
1019 | * of the buffer. | |
1020 | */ | |
1021 | ring->effective_size = ring->size; | |
27c1cbd0 | 1022 | if (IS_I830(ring->dev) || IS_845G(ring->dev)) |
55249baa CW |
1023 | ring->effective_size -= 128; |
1024 | ||
c584fe47 | 1025 | return 0; |
dd785e35 CW |
1026 | |
1027 | err_unmap: | |
4225d0f2 | 1028 | iounmap(ring->virtual_start); |
dd785e35 CW |
1029 | err_unpin: |
1030 | i915_gem_object_unpin(obj); | |
1031 | err_unref: | |
05394f39 CW |
1032 | drm_gem_object_unreference(&obj->base); |
1033 | ring->obj = NULL; | |
dd785e35 | 1034 | err_hws: |
78501eac | 1035 | cleanup_status_page(ring); |
8187a2b7 | 1036 | return ret; |
62fdfeaf EA |
1037 | } |
1038 | ||
78501eac | 1039 | void intel_cleanup_ring_buffer(struct intel_ring_buffer *ring) |
62fdfeaf | 1040 | { |
33626e6a CW |
1041 | struct drm_i915_private *dev_priv; |
1042 | int ret; | |
1043 | ||
05394f39 | 1044 | if (ring->obj == NULL) |
62fdfeaf EA |
1045 | return; |
1046 | ||
33626e6a CW |
1047 | /* Disable the ring buffer. The ring must be idle at this point */ |
1048 | dev_priv = ring->dev->dev_private; | |
96f298aa | 1049 | ret = intel_wait_ring_idle(ring); |
29ee3991 CW |
1050 | if (ret) |
1051 | DRM_ERROR("failed to quiesce %s whilst cleaning up: %d\n", | |
1052 | ring->name, ret); | |
1053 | ||
33626e6a CW |
1054 | I915_WRITE_CTL(ring, 0); |
1055 | ||
4225d0f2 | 1056 | iounmap(ring->virtual_start); |
62fdfeaf | 1057 | |
05394f39 CW |
1058 | i915_gem_object_unpin(ring->obj); |
1059 | drm_gem_object_unreference(&ring->obj->base); | |
1060 | ring->obj = NULL; | |
78501eac | 1061 | |
8d19215b ZN |
1062 | if (ring->cleanup) |
1063 | ring->cleanup(ring); | |
1064 | ||
78501eac | 1065 | cleanup_status_page(ring); |
62fdfeaf EA |
1066 | } |
1067 | ||
78501eac | 1068 | static int intel_wrap_ring_buffer(struct intel_ring_buffer *ring) |
62fdfeaf | 1069 | { |
4225d0f2 | 1070 | uint32_t __iomem *virt; |
55249baa | 1071 | int rem = ring->size - ring->tail; |
62fdfeaf | 1072 | |
8187a2b7 | 1073 | if (ring->space < rem) { |
78501eac | 1074 | int ret = intel_wait_ring_buffer(ring, rem); |
62fdfeaf EA |
1075 | if (ret) |
1076 | return ret; | |
1077 | } | |
62fdfeaf | 1078 | |
4225d0f2 DV |
1079 | virt = ring->virtual_start + ring->tail; |
1080 | rem /= 4; | |
1081 | while (rem--) | |
1082 | iowrite32(MI_NOOP, virt++); | |
62fdfeaf | 1083 | |
8187a2b7 | 1084 | ring->tail = 0; |
c7dca47b | 1085 | ring->space = ring_space(ring); |
62fdfeaf EA |
1086 | |
1087 | return 0; | |
1088 | } | |
1089 | ||
a71d8d94 CW |
1090 | static int intel_ring_wait_seqno(struct intel_ring_buffer *ring, u32 seqno) |
1091 | { | |
1092 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
1093 | bool was_interruptible; | |
1094 | int ret; | |
1095 | ||
1096 | /* XXX As we have not yet audited all the paths to check that | |
1097 | * they are ready for ERESTARTSYS from intel_ring_begin, do not | |
1098 | * allow us to be interruptible by a signal. | |
1099 | */ | |
1100 | was_interruptible = dev_priv->mm.interruptible; | |
1101 | dev_priv->mm.interruptible = false; | |
1102 | ||
b2da9fe5 | 1103 | ret = i915_wait_request(ring, seqno); |
a71d8d94 CW |
1104 | |
1105 | dev_priv->mm.interruptible = was_interruptible; | |
b2da9fe5 BW |
1106 | if (!ret) |
1107 | i915_gem_retire_requests_ring(ring); | |
a71d8d94 CW |
1108 | |
1109 | return ret; | |
1110 | } | |
1111 | ||
1112 | static int intel_ring_wait_request(struct intel_ring_buffer *ring, int n) | |
1113 | { | |
1114 | struct drm_i915_gem_request *request; | |
1115 | u32 seqno = 0; | |
1116 | int ret; | |
1117 | ||
1118 | i915_gem_retire_requests_ring(ring); | |
1119 | ||
1120 | if (ring->last_retired_head != -1) { | |
1121 | ring->head = ring->last_retired_head; | |
1122 | ring->last_retired_head = -1; | |
1123 | ring->space = ring_space(ring); | |
1124 | if (ring->space >= n) | |
1125 | return 0; | |
1126 | } | |
1127 | ||
1128 | list_for_each_entry(request, &ring->request_list, list) { | |
1129 | int space; | |
1130 | ||
1131 | if (request->tail == -1) | |
1132 | continue; | |
1133 | ||
1134 | space = request->tail - (ring->tail + 8); | |
1135 | if (space < 0) | |
1136 | space += ring->size; | |
1137 | if (space >= n) { | |
1138 | seqno = request->seqno; | |
1139 | break; | |
1140 | } | |
1141 | ||
1142 | /* Consume this request in case we need more space than | |
1143 | * is available and so need to prevent a race between | |
1144 | * updating last_retired_head and direct reads of | |
1145 | * I915_RING_HEAD. It also provides a nice sanity check. | |
1146 | */ | |
1147 | request->tail = -1; | |
1148 | } | |
1149 | ||
1150 | if (seqno == 0) | |
1151 | return -ENOSPC; | |
1152 | ||
1153 | ret = intel_ring_wait_seqno(ring, seqno); | |
1154 | if (ret) | |
1155 | return ret; | |
1156 | ||
1157 | if (WARN_ON(ring->last_retired_head == -1)) | |
1158 | return -ENOSPC; | |
1159 | ||
1160 | ring->head = ring->last_retired_head; | |
1161 | ring->last_retired_head = -1; | |
1162 | ring->space = ring_space(ring); | |
1163 | if (WARN_ON(ring->space < n)) | |
1164 | return -ENOSPC; | |
1165 | ||
1166 | return 0; | |
1167 | } | |
1168 | ||
78501eac | 1169 | int intel_wait_ring_buffer(struct intel_ring_buffer *ring, int n) |
62fdfeaf | 1170 | { |
78501eac | 1171 | struct drm_device *dev = ring->dev; |
cae5852d | 1172 | struct drm_i915_private *dev_priv = dev->dev_private; |
78501eac | 1173 | unsigned long end; |
a71d8d94 | 1174 | int ret; |
c7dca47b | 1175 | |
a71d8d94 CW |
1176 | ret = intel_ring_wait_request(ring, n); |
1177 | if (ret != -ENOSPC) | |
1178 | return ret; | |
1179 | ||
db53a302 | 1180 | trace_i915_ring_wait_begin(ring); |
63ed2cb2 DV |
1181 | /* With GEM the hangcheck timer should kick us out of the loop, |
1182 | * leaving it early runs the risk of corrupting GEM state (due | |
1183 | * to running on almost untested codepaths). But on resume | |
1184 | * timers don't work yet, so prevent a complete hang in that | |
1185 | * case by choosing an insanely large timeout. */ | |
1186 | end = jiffies + 60 * HZ; | |
e6bfaf85 | 1187 | |
8187a2b7 | 1188 | do { |
c7dca47b CW |
1189 | ring->head = I915_READ_HEAD(ring); |
1190 | ring->space = ring_space(ring); | |
62fdfeaf | 1191 | if (ring->space >= n) { |
db53a302 | 1192 | trace_i915_ring_wait_end(ring); |
62fdfeaf EA |
1193 | return 0; |
1194 | } | |
1195 | ||
1196 | if (dev->primary->master) { | |
1197 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; | |
1198 | if (master_priv->sarea_priv) | |
1199 | master_priv->sarea_priv->perf_boxes |= I915_BOX_WAIT; | |
1200 | } | |
d1b851fc | 1201 | |
e60a0b10 | 1202 | msleep(1); |
f4e0b29b CW |
1203 | if (atomic_read(&dev_priv->mm.wedged)) |
1204 | return -EAGAIN; | |
8187a2b7 | 1205 | } while (!time_after(jiffies, end)); |
db53a302 | 1206 | trace_i915_ring_wait_end(ring); |
8187a2b7 ZN |
1207 | return -EBUSY; |
1208 | } | |
62fdfeaf | 1209 | |
e1f99ce6 CW |
1210 | int intel_ring_begin(struct intel_ring_buffer *ring, |
1211 | int num_dwords) | |
8187a2b7 | 1212 | { |
21dd3734 | 1213 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
be26a10b | 1214 | int n = 4*num_dwords; |
e1f99ce6 | 1215 | int ret; |
78501eac | 1216 | |
21dd3734 CW |
1217 | if (unlikely(atomic_read(&dev_priv->mm.wedged))) |
1218 | return -EIO; | |
1219 | ||
55249baa | 1220 | if (unlikely(ring->tail + n > ring->effective_size)) { |
e1f99ce6 CW |
1221 | ret = intel_wrap_ring_buffer(ring); |
1222 | if (unlikely(ret)) | |
1223 | return ret; | |
1224 | } | |
78501eac | 1225 | |
e1f99ce6 CW |
1226 | if (unlikely(ring->space < n)) { |
1227 | ret = intel_wait_ring_buffer(ring, n); | |
1228 | if (unlikely(ret)) | |
1229 | return ret; | |
1230 | } | |
d97ed339 CW |
1231 | |
1232 | ring->space -= n; | |
e1f99ce6 | 1233 | return 0; |
8187a2b7 | 1234 | } |
62fdfeaf | 1235 | |
78501eac | 1236 | void intel_ring_advance(struct intel_ring_buffer *ring) |
8187a2b7 | 1237 | { |
e5eb3d63 DV |
1238 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
1239 | ||
d97ed339 | 1240 | ring->tail &= ring->size - 1; |
e5eb3d63 DV |
1241 | if (dev_priv->stop_rings & intel_ring_flag(ring)) |
1242 | return; | |
78501eac | 1243 | ring->write_tail(ring, ring->tail); |
8187a2b7 | 1244 | } |
62fdfeaf | 1245 | |
881f47b6 | 1246 | |
78501eac | 1247 | static void gen6_bsd_ring_write_tail(struct intel_ring_buffer *ring, |
297b0c5b | 1248 | u32 value) |
881f47b6 | 1249 | { |
0206e353 | 1250 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
881f47b6 XH |
1251 | |
1252 | /* Every tail move must follow the sequence below */ | |
0206e353 AJ |
1253 | I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL, |
1254 | GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK | | |
1255 | GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_DISABLE); | |
1256 | I915_WRITE(GEN6_BSD_RNCID, 0x0); | |
1257 | ||
1258 | if (wait_for((I915_READ(GEN6_BSD_SLEEP_PSMI_CONTROL) & | |
1259 | GEN6_BSD_SLEEP_PSMI_CONTROL_IDLE_INDICATOR) == 0, | |
1260 | 50)) | |
1261 | DRM_ERROR("timed out waiting for IDLE Indicator\n"); | |
1262 | ||
1263 | I915_WRITE_TAIL(ring, value); | |
1264 | I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL, | |
1265 | GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK | | |
1266 | GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_ENABLE); | |
881f47b6 XH |
1267 | } |
1268 | ||
b72f3acb | 1269 | static int gen6_ring_flush(struct intel_ring_buffer *ring, |
71a77e07 | 1270 | u32 invalidate, u32 flush) |
881f47b6 | 1271 | { |
71a77e07 | 1272 | uint32_t cmd; |
b72f3acb CW |
1273 | int ret; |
1274 | ||
b72f3acb CW |
1275 | ret = intel_ring_begin(ring, 4); |
1276 | if (ret) | |
1277 | return ret; | |
1278 | ||
71a77e07 CW |
1279 | cmd = MI_FLUSH_DW; |
1280 | if (invalidate & I915_GEM_GPU_DOMAINS) | |
1281 | cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD; | |
1282 | intel_ring_emit(ring, cmd); | |
b72f3acb CW |
1283 | intel_ring_emit(ring, 0); |
1284 | intel_ring_emit(ring, 0); | |
71a77e07 | 1285 | intel_ring_emit(ring, MI_NOOP); |
b72f3acb CW |
1286 | intel_ring_advance(ring); |
1287 | return 0; | |
881f47b6 XH |
1288 | } |
1289 | ||
1290 | static int | |
78501eac | 1291 | gen6_ring_dispatch_execbuffer(struct intel_ring_buffer *ring, |
c4e7a414 | 1292 | u32 offset, u32 len) |
881f47b6 | 1293 | { |
0206e353 | 1294 | int ret; |
ab6f8e32 | 1295 | |
0206e353 AJ |
1296 | ret = intel_ring_begin(ring, 2); |
1297 | if (ret) | |
1298 | return ret; | |
e1f99ce6 | 1299 | |
0206e353 AJ |
1300 | intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_NON_SECURE_I965); |
1301 | /* bit0-7 is the length on GEN6+ */ | |
1302 | intel_ring_emit(ring, offset); | |
1303 | intel_ring_advance(ring); | |
ab6f8e32 | 1304 | |
0206e353 | 1305 | return 0; |
881f47b6 XH |
1306 | } |
1307 | ||
549f7365 CW |
1308 | /* Blitter support (SandyBridge+) */ |
1309 | ||
b72f3acb | 1310 | static int blt_ring_flush(struct intel_ring_buffer *ring, |
71a77e07 | 1311 | u32 invalidate, u32 flush) |
8d19215b | 1312 | { |
71a77e07 | 1313 | uint32_t cmd; |
b72f3acb CW |
1314 | int ret; |
1315 | ||
6a233c78 | 1316 | ret = intel_ring_begin(ring, 4); |
b72f3acb CW |
1317 | if (ret) |
1318 | return ret; | |
1319 | ||
71a77e07 CW |
1320 | cmd = MI_FLUSH_DW; |
1321 | if (invalidate & I915_GEM_DOMAIN_RENDER) | |
1322 | cmd |= MI_INVALIDATE_TLB; | |
1323 | intel_ring_emit(ring, cmd); | |
b72f3acb CW |
1324 | intel_ring_emit(ring, 0); |
1325 | intel_ring_emit(ring, 0); | |
71a77e07 | 1326 | intel_ring_emit(ring, MI_NOOP); |
b72f3acb CW |
1327 | intel_ring_advance(ring); |
1328 | return 0; | |
8d19215b ZN |
1329 | } |
1330 | ||
5c1143bb XH |
1331 | int intel_init_render_ring_buffer(struct drm_device *dev) |
1332 | { | |
1333 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 1334 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
5c1143bb | 1335 | |
59465b5f DV |
1336 | ring->name = "render ring"; |
1337 | ring->id = RCS; | |
1338 | ring->mmio_base = RENDER_RING_BASE; | |
1339 | ||
1ec14ad3 CW |
1340 | if (INTEL_INFO(dev)->gen >= 6) { |
1341 | ring->add_request = gen6_add_request; | |
8d315287 | 1342 | ring->flush = gen6_render_ring_flush; |
25c06300 BW |
1343 | ring->irq_get = gen6_ring_get_irq; |
1344 | ring->irq_put = gen6_ring_put_irq; | |
6a848ccb | 1345 | ring->irq_enable_mask = GT_USER_INTERRUPT; |
4cd53c0c | 1346 | ring->get_seqno = gen6_ring_get_seqno; |
686cb5f9 | 1347 | ring->sync_to = gen6_ring_sync; |
59465b5f DV |
1348 | ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_INVALID; |
1349 | ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_RV; | |
1350 | ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_RB; | |
1351 | ring->signal_mbox[0] = GEN6_VRSYNC; | |
1352 | ring->signal_mbox[1] = GEN6_BRSYNC; | |
c6df541c CW |
1353 | } else if (IS_GEN5(dev)) { |
1354 | ring->add_request = pc_render_add_request; | |
46f0f8d1 | 1355 | ring->flush = gen4_render_ring_flush; |
c6df541c | 1356 | ring->get_seqno = pc_render_get_seqno; |
e48d8634 DV |
1357 | ring->irq_get = gen5_ring_get_irq; |
1358 | ring->irq_put = gen5_ring_put_irq; | |
e3670319 | 1359 | ring->irq_enable_mask = GT_USER_INTERRUPT | GT_PIPE_NOTIFY; |
59465b5f | 1360 | } else { |
8620a3a9 | 1361 | ring->add_request = i9xx_add_request; |
46f0f8d1 CW |
1362 | if (INTEL_INFO(dev)->gen < 4) |
1363 | ring->flush = gen2_render_ring_flush; | |
1364 | else | |
1365 | ring->flush = gen4_render_ring_flush; | |
59465b5f | 1366 | ring->get_seqno = ring_get_seqno; |
c2798b19 CW |
1367 | if (IS_GEN2(dev)) { |
1368 | ring->irq_get = i8xx_ring_get_irq; | |
1369 | ring->irq_put = i8xx_ring_put_irq; | |
1370 | } else { | |
1371 | ring->irq_get = i9xx_ring_get_irq; | |
1372 | ring->irq_put = i9xx_ring_put_irq; | |
1373 | } | |
e3670319 | 1374 | ring->irq_enable_mask = I915_USER_INTERRUPT; |
1ec14ad3 | 1375 | } |
59465b5f | 1376 | ring->write_tail = ring_write_tail; |
fb3256da DV |
1377 | if (INTEL_INFO(dev)->gen >= 6) |
1378 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; | |
1379 | else if (INTEL_INFO(dev)->gen >= 4) | |
1380 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; | |
1381 | else if (IS_I830(dev) || IS_845G(dev)) | |
1382 | ring->dispatch_execbuffer = i830_dispatch_execbuffer; | |
1383 | else | |
1384 | ring->dispatch_execbuffer = i915_dispatch_execbuffer; | |
59465b5f DV |
1385 | ring->init = init_render_ring; |
1386 | ring->cleanup = render_ring_cleanup; | |
1387 | ||
5c1143bb XH |
1388 | |
1389 | if (!I915_NEED_GFX_HWS(dev)) { | |
1ec14ad3 CW |
1390 | ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr; |
1391 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); | |
5c1143bb XH |
1392 | } |
1393 | ||
1ec14ad3 | 1394 | return intel_init_ring_buffer(dev, ring); |
5c1143bb XH |
1395 | } |
1396 | ||
e8616b6c CW |
1397 | int intel_render_ring_init_dri(struct drm_device *dev, u64 start, u32 size) |
1398 | { | |
1399 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1400 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; | |
1401 | ||
59465b5f DV |
1402 | ring->name = "render ring"; |
1403 | ring->id = RCS; | |
1404 | ring->mmio_base = RENDER_RING_BASE; | |
1405 | ||
e8616b6c | 1406 | if (INTEL_INFO(dev)->gen >= 6) { |
b4178f8a DV |
1407 | /* non-kms not supported on gen6+ */ |
1408 | return -ENODEV; | |
e8616b6c | 1409 | } |
28f0cbf7 DV |
1410 | |
1411 | /* Note: gem is not supported on gen5/ilk without kms (the corresponding | |
1412 | * gem_init ioctl returns with -ENODEV). Hence we do not need to set up | |
1413 | * the special gen5 functions. */ | |
1414 | ring->add_request = i9xx_add_request; | |
46f0f8d1 CW |
1415 | if (INTEL_INFO(dev)->gen < 4) |
1416 | ring->flush = gen2_render_ring_flush; | |
1417 | else | |
1418 | ring->flush = gen4_render_ring_flush; | |
28f0cbf7 | 1419 | ring->get_seqno = ring_get_seqno; |
c2798b19 CW |
1420 | if (IS_GEN2(dev)) { |
1421 | ring->irq_get = i8xx_ring_get_irq; | |
1422 | ring->irq_put = i8xx_ring_put_irq; | |
1423 | } else { | |
1424 | ring->irq_get = i9xx_ring_get_irq; | |
1425 | ring->irq_put = i9xx_ring_put_irq; | |
1426 | } | |
28f0cbf7 | 1427 | ring->irq_enable_mask = I915_USER_INTERRUPT; |
59465b5f | 1428 | ring->write_tail = ring_write_tail; |
fb3256da DV |
1429 | if (INTEL_INFO(dev)->gen >= 4) |
1430 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; | |
1431 | else if (IS_I830(dev) || IS_845G(dev)) | |
1432 | ring->dispatch_execbuffer = i830_dispatch_execbuffer; | |
1433 | else | |
1434 | ring->dispatch_execbuffer = i915_dispatch_execbuffer; | |
59465b5f DV |
1435 | ring->init = init_render_ring; |
1436 | ring->cleanup = render_ring_cleanup; | |
e8616b6c | 1437 | |
f3234706 KP |
1438 | if (!I915_NEED_GFX_HWS(dev)) |
1439 | ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr; | |
1440 | ||
e8616b6c CW |
1441 | ring->dev = dev; |
1442 | INIT_LIST_HEAD(&ring->active_list); | |
1443 | INIT_LIST_HEAD(&ring->request_list); | |
1444 | INIT_LIST_HEAD(&ring->gpu_write_list); | |
1445 | ||
1446 | ring->size = size; | |
1447 | ring->effective_size = ring->size; | |
1448 | if (IS_I830(ring->dev)) | |
1449 | ring->effective_size -= 128; | |
1450 | ||
4225d0f2 DV |
1451 | ring->virtual_start = ioremap_wc(start, size); |
1452 | if (ring->virtual_start == NULL) { | |
e8616b6c CW |
1453 | DRM_ERROR("can not ioremap virtual address for" |
1454 | " ring buffer\n"); | |
1455 | return -ENOMEM; | |
1456 | } | |
1457 | ||
e8616b6c CW |
1458 | return 0; |
1459 | } | |
1460 | ||
5c1143bb XH |
1461 | int intel_init_bsd_ring_buffer(struct drm_device *dev) |
1462 | { | |
1463 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 1464 | struct intel_ring_buffer *ring = &dev_priv->ring[VCS]; |
5c1143bb | 1465 | |
58fa3835 DV |
1466 | ring->name = "bsd ring"; |
1467 | ring->id = VCS; | |
1468 | ||
0fd2c201 | 1469 | ring->write_tail = ring_write_tail; |
58fa3835 DV |
1470 | if (IS_GEN6(dev) || IS_GEN7(dev)) { |
1471 | ring->mmio_base = GEN6_BSD_RING_BASE; | |
0fd2c201 DV |
1472 | /* gen6 bsd needs a special wa for tail updates */ |
1473 | if (IS_GEN6(dev)) | |
1474 | ring->write_tail = gen6_bsd_ring_write_tail; | |
58fa3835 DV |
1475 | ring->flush = gen6_ring_flush; |
1476 | ring->add_request = gen6_add_request; | |
1477 | ring->get_seqno = gen6_ring_get_seqno; | |
1478 | ring->irq_enable_mask = GEN6_BSD_USER_INTERRUPT; | |
1479 | ring->irq_get = gen6_ring_get_irq; | |
1480 | ring->irq_put = gen6_ring_put_irq; | |
1481 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; | |
686cb5f9 | 1482 | ring->sync_to = gen6_ring_sync; |
58fa3835 DV |
1483 | ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_VR; |
1484 | ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_INVALID; | |
1485 | ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_VB; | |
1486 | ring->signal_mbox[0] = GEN6_RVSYNC; | |
1487 | ring->signal_mbox[1] = GEN6_BVSYNC; | |
1488 | } else { | |
1489 | ring->mmio_base = BSD_RING_BASE; | |
58fa3835 | 1490 | ring->flush = bsd_ring_flush; |
8620a3a9 | 1491 | ring->add_request = i9xx_add_request; |
58fa3835 | 1492 | ring->get_seqno = ring_get_seqno; |
e48d8634 | 1493 | if (IS_GEN5(dev)) { |
e3670319 | 1494 | ring->irq_enable_mask = GT_BSD_USER_INTERRUPT; |
e48d8634 DV |
1495 | ring->irq_get = gen5_ring_get_irq; |
1496 | ring->irq_put = gen5_ring_put_irq; | |
1497 | } else { | |
e3670319 | 1498 | ring->irq_enable_mask = I915_BSD_USER_INTERRUPT; |
e48d8634 DV |
1499 | ring->irq_get = i9xx_ring_get_irq; |
1500 | ring->irq_put = i9xx_ring_put_irq; | |
1501 | } | |
fb3256da | 1502 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; |
58fa3835 DV |
1503 | } |
1504 | ring->init = init_ring_common; | |
1505 | ||
5c1143bb | 1506 | |
1ec14ad3 | 1507 | return intel_init_ring_buffer(dev, ring); |
5c1143bb | 1508 | } |
549f7365 CW |
1509 | |
1510 | int intel_init_blt_ring_buffer(struct drm_device *dev) | |
1511 | { | |
1512 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 1513 | struct intel_ring_buffer *ring = &dev_priv->ring[BCS]; |
549f7365 | 1514 | |
3535d9dd DV |
1515 | ring->name = "blitter ring"; |
1516 | ring->id = BCS; | |
1517 | ||
1518 | ring->mmio_base = BLT_RING_BASE; | |
1519 | ring->write_tail = ring_write_tail; | |
1520 | ring->flush = blt_ring_flush; | |
1521 | ring->add_request = gen6_add_request; | |
1522 | ring->get_seqno = gen6_ring_get_seqno; | |
1523 | ring->irq_enable_mask = GEN6_BLITTER_USER_INTERRUPT; | |
1524 | ring->irq_get = gen6_ring_get_irq; | |
1525 | ring->irq_put = gen6_ring_put_irq; | |
1526 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; | |
686cb5f9 | 1527 | ring->sync_to = gen6_ring_sync; |
3535d9dd DV |
1528 | ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_BR; |
1529 | ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_BV; | |
1530 | ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_INVALID; | |
1531 | ring->signal_mbox[0] = GEN6_RBSYNC; | |
1532 | ring->signal_mbox[1] = GEN6_VBSYNC; | |
1533 | ring->init = init_ring_common; | |
549f7365 | 1534 | |
1ec14ad3 | 1535 | return intel_init_ring_buffer(dev, ring); |
549f7365 | 1536 | } |