projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
powerpc: use _GLOBAL_TOC for memmove
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_sdvo.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright © 2006-2007 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 *
25 * Authors:
26 * Eric Anholt <eric@anholt.net>
27 */
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
79e53945 30#include <linux/delay.h>
2d1a8a48 31#include <linux/export.h>
760285e7
DH		 32#include <drm/drmP.h>
33#include <drm/drm_crtc.h>
34#include <drm/drm_edid.h>
ea5b213a 35#include "intel_drv.h"
760285e7 36#include <drm/i915_drm.h>
79e53945
JB		 37#include "i915_drv.h"
38#include "intel_sdvo_regs.h"
39
14571b4c
ZW		 40#define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
41#define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
42#define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
a0b1c7a5 43#define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0)
14571b4c
ZW		 44
45#define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
0206e353 46 SDVO_TV_MASK)
14571b4c
ZW		 47
48#define IS_TV(c) (c->output_flag & SDVO_TV_MASK)
13946743 49#define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK)
14571b4c 50#define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK)
32aad86f 51#define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
52220085 52#define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK))
14571b4c 53
79e53945 54
2e88e40b 55static const char *tv_format_names[] = {
ce6feabd
ZY		 56 "NTSC_M" , "NTSC_J" , "NTSC_443",
57 "PAL_B" , "PAL_D" , "PAL_G" ,
58 "PAL_H" , "PAL_I" , "PAL_M" ,
59 "PAL_N" , "PAL_NC" , "PAL_60" ,
60 "SECAM_B" , "SECAM_D" , "SECAM_G" ,
61 "SECAM_K" , "SECAM_K1", "SECAM_L" ,
62 "SECAM_60"
63};
64
65#define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names))
66
ea5b213a
CW		 67struct intel_sdvo {
68 struct intel_encoder base;
69
f899fc64 70 struct i2c_adapter *i2c;
f9c10a9b 71 u8 slave_addr;
e2f0ba97 72
e957d772
CW		 73 struct i2c_adapter ddc;
74
e2f0ba97 75 /* Register for the SDVO device: SDVOB or SDVOC */
eef4eacb 76 uint32_t sdvo_reg;
79e53945 77
e2f0ba97
JB		 78 /* Active outputs controlled by this SDVO output */
79 uint16_t controlled_output;
79e53945 80
e2f0ba97
JB		 81 /*
82 * Capabilities of the SDVO device returned by
19d415a2 83 * intel_sdvo_get_capabilities()
e2f0ba97 84 */
79e53945 85 struct intel_sdvo_caps caps;
e2f0ba97
JB		 86
87 /* Pixel clock limitations reported by the SDVO device, in kHz */
79e53945
JB		 88 int pixel_clock_min, pixel_clock_max;
89
fb7a46f3 90 /*
91 * For multiple function SDVO device,
92 * this is for current attached outputs.
93 */
94 uint16_t attached_output;
95
cc68c81a
SF		 96 /*
97 * Hotplug activation bits for this device
98 */
5fa7ac9c 99 uint16_t hotplug_active;
cc68c81a 100
e953fd7b
CW		 101 /**
102 * This is used to select the color range of RBG outputs in HDMI mode.
103 * It is only valid when using TMDS encoding and 8 bit per color mode.
104 */
105 uint32_t color_range;
55bc60db 106 bool color_range_auto;
e953fd7b 107
e2f0ba97
JB		 108 /**
109 * This is set if we're going to treat the device as TV-out.
110 *
111 * While we have these nice friendly flags for output types that ought
112 * to decide this for us, the S-Video output on our HDMI+S-Video card
113 * shows up as RGB1 (VGA).
114 */
115 bool is_tv;
116
eef4eacb
DV		 117 /* On different gens SDVOB is at different places. */
118 bool is_sdvob;
119
ce6feabd 120 /* This is for current tv format name */
40039750 121 int tv_format_index;
ce6feabd 122
e2f0ba97
JB		 123 /**
124 * This is set if we treat the device as HDMI, instead of DVI.
125 */
126 bool is_hdmi;
da79de97
CW		 127 bool has_hdmi_monitor;
128 bool has_hdmi_audio;
abedc077 129 bool rgb_quant_range_selectable;
12682a97 130
7086c87f 131 /**
6c9547ff
CW		 132 * This is set if we detect output of sdvo device as LVDS and
133 * have a valid fixed mode to use with the panel.
7086c87f
ML		 134 */
135 bool is_lvds;
e2f0ba97 136
12682a97 137 /**
138 * This is sdvo fixed pannel mode pointer
139 */
140 struct drm_display_mode *sdvo_lvds_fixed_mode;
141
c751ce4f 142 /* DDC bus used by this SDVO encoder */
e2f0ba97 143 uint8_t ddc_bus;
e751823d
EE		 144
145 /*
146 * the sdvo flag gets lost in round trip: dtd->adjusted_mode->dtd
147 */
148 uint8_t dtd_sdvo_flags;
14571b4c
ZW		 149};
150
151struct intel_sdvo_connector {
615fb93f
CW		 152 struct intel_connector base;
153
14571b4c
ZW		 154 /* Mark the type of connector */
155 uint16_t output_flag;
156
c3e5f67b 157 enum hdmi_force_audio force_audio;
7f36e7ed 158
14571b4c 159 /* This contains all current supported TV format */
40039750 160 u8 tv_format_supported[TV_FORMAT_NUM];
14571b4c 161 int format_supported_num;
c5521706 162 struct drm_property *tv_format;
14571b4c 163
b9219c5e 164 /* add the property for the SDVO-TV */
c5521706
CW		 165 struct drm_property *left;
166 struct drm_property *right;
167 struct drm_property *top;
168 struct drm_property *bottom;
169 struct drm_property *hpos;
170 struct drm_property *vpos;
171 struct drm_property *contrast;
172 struct drm_property *saturation;
173 struct drm_property *hue;
174 struct drm_property *sharpness;
175 struct drm_property *flicker_filter;
176 struct drm_property *flicker_filter_adaptive;
177 struct drm_property *flicker_filter_2d;
178 struct drm_property *tv_chroma_filter;
179 struct drm_property *tv_luma_filter;
e044218a 180 struct drm_property *dot_crawl;
b9219c5e
ZY		 181
182 /* add the property for the SDVO-TV/LVDS */
c5521706 183 struct drm_property *brightness;
b9219c5e
ZY		 184
185 /* Add variable to record current setting for the above property */
186 u32 left_margin, right_margin, top_margin, bottom_margin;
c5521706 187
b9219c5e
ZY		 188 /* this is to get the range of margin.*/
189 u32 max_hscan, max_vscan;
190 u32 max_hpos, cur_hpos;
191 u32 max_vpos, cur_vpos;
192 u32 cur_brightness, max_brightness;
193 u32 cur_contrast, max_contrast;
194 u32 cur_saturation, max_saturation;
195 u32 cur_hue, max_hue;
c5521706
CW		 196 u32 cur_sharpness, max_sharpness;
197 u32 cur_flicker_filter, max_flicker_filter;
198 u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive;
199 u32 cur_flicker_filter_2d, max_flicker_filter_2d;
200 u32 cur_tv_chroma_filter, max_tv_chroma_filter;
201 u32 cur_tv_luma_filter, max_tv_luma_filter;
e044218a 202 u32 cur_dot_crawl, max_dot_crawl;
79e53945
JB		 203};
204
8aca63aa 205static struct intel_sdvo *to_sdvo(struct intel_encoder *encoder)
ea5b213a 206{
8aca63aa 207 return container_of(encoder, struct intel_sdvo, base);
ea5b213a
CW		 208}
209
df0e9248
CW		 210static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
211{
8aca63aa 212 return to_sdvo(intel_attached_encoder(connector));
df0e9248
CW		 213}
214
615fb93f
CW		 215static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector)
216{
217 return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base);
218}
219
fb7a46f3 220static bool
ea5b213a 221intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags);
32aad86f
CW		 222static bool
223intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
224 struct intel_sdvo_connector *intel_sdvo_connector,
225 int type);
226static bool
227intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
228 struct intel_sdvo_connector *intel_sdvo_connector);
fb7a46f3 229
79e53945
JB		 230/**
231 * Writes the SDVOB or SDVOC with the given value, but always writes both
232 * SDVOB and SDVOC to work around apparent hardware issues (according to
233 * comments in the BIOS).
234 */
ea5b213a 235static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val)
79e53945 236{
4ef69c7a 237 struct drm_device *dev = intel_sdvo->base.base.dev;
79e53945 238 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 239 u32 bval = val, cval = val;
240 int i;
241
ea5b213a
CW		 242 if (intel_sdvo->sdvo_reg == PCH_SDVOB) {
243 I915_WRITE(intel_sdvo->sdvo_reg, val);
244 I915_READ(intel_sdvo->sdvo_reg);
461ed3ca
ZY		 245 return;
246 }
247
e2debe91
PZ		 248 if (intel_sdvo->sdvo_reg == GEN3_SDVOB)
249 cval = I915_READ(GEN3_SDVOC);
250 else
251 bval = I915_READ(GEN3_SDVOB);
252
79e53945
JB		 253 /*
254 * Write the registers twice for luck. Sometimes,
255 * writing them only once doesn't appear to 'stick'.
256 * The BIOS does this too. Yay, magic
257 */
258 for (i = 0; i < 2; i++)
259 {
e2debe91
PZ		 260 I915_WRITE(GEN3_SDVOB, bval);
261 I915_READ(GEN3_SDVOB);
262 I915_WRITE(GEN3_SDVOC, cval);
263 I915_READ(GEN3_SDVOC);
79e53945
JB		 264 }
265}
266
32aad86f 267static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch)
79e53945 268{
79e53945
JB		 269 struct i2c_msg msgs[] = {
270 {
e957d772 271 .addr = intel_sdvo->slave_addr,
79e53945
JB		 272 .flags = 0,
273 .len = 1,
e957d772 274 .buf = &addr,
79e53945
JB		 275 },
276 {
e957d772 277 .addr = intel_sdvo->slave_addr,
79e53945
JB		 278 .flags = I2C_M_RD,
279 .len = 1,
e957d772 280 .buf = ch,
79e53945
JB		 281 }
282 };
32aad86f 283 int ret;
79e53945 284
f899fc64 285 if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2)
79e53945 286 return true;
79e53945 287
8a4c47f3 288 DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
79e53945
JB		 289 return false;
290}
291
79e53945
JB		 292#define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
293/** Mapping of command numbers to names, for debug output */
005568be 294static const struct _sdvo_cmd_name {
e2f0ba97 295 u8 cmd;
2e88e40b 296 const char *name;
79e53945 297} sdvo_cmd_names[] = {
0206e353
AJ		 298 SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
299 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
300 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
301 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
302 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
303 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
304 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
305 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
306 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
307 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
308 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
309 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
310 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
311 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
312 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
313 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
314 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
315 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
316 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
317 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
318 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
319 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
320 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
321 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
322 SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
323 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
324 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
325 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
326 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
327 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
328 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
329 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
330 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
331 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
332 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
333 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
334 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
335 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
336 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
337 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
338 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
339 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
340 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
341
342 /* Add the op code for SDVO enhancements */
343 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
344 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
345 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
346 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
347 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
348 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
349 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
350 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
351 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
352 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
353 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
354 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
355 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
356 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
357 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
358 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
359 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
360 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
361 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
362 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
363 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
364 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
365 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
366 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
367 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
368 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
369 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
370 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
371 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
372 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
373 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
374 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
375 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
376 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
377 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
378 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
379 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
380 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
381 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
382 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
383 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
384 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
385 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
386 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
387
388 /* HDMI op code */
389 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
390 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
391 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
392 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
393 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
394 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
395 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
396 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
397 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
398 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
399 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
400 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
401 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
402 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
403 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
404 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
405 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
406 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
407 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
408 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
79e53945
JB		 409};
410
eef4eacb 411#define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC")
79e53945 412
ea5b213a 413static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd,
32aad86f 414 const void *args, int args_len)
79e53945 415{
84fcb469
DV		 416 int i, pos = 0;
417#define BUF_LEN 256
418 char buffer[BUF_LEN];
419
420#define BUF_PRINT(args...) \
421 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args)
422
79e53945 423
84fcb469
DV		 424 for (i = 0; i < args_len; i++) {
425 BUF_PRINT("%02X ", ((u8 *)args)[i]);
426 }
427 for (; i < 8; i++) {
428 BUF_PRINT(" ");
429 }
04ad327f 430 for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
79e53945 431 if (cmd == sdvo_cmd_names[i].cmd) {
84fcb469 432 BUF_PRINT("(%s)", sdvo_cmd_names[i].name);
79e53945
JB		 433 break;
434 }
435 }
84fcb469
DV		 436 if (i == ARRAY_SIZE(sdvo_cmd_names)) {
437 BUF_PRINT("(%02X)", cmd);
438 }
439 BUG_ON(pos >= BUF_LEN - 1);
440#undef BUF_PRINT
441#undef BUF_LEN
442
443 DRM_DEBUG_KMS("%s: W: %02X %s\n", SDVO_NAME(intel_sdvo), cmd, buffer);
79e53945 444}
79e53945 445
e957d772
CW		 446static const char *cmd_status_names[] = {
447 "Power on",
448 "Success",
449 "Not supported",
450 "Invalid arg",
451 "Pending",
452 "Target not specified",
453 "Scaling not supported"
454};
455
32aad86f
CW		 456static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd,
457 const void *args, int args_len)
79e53945 458{
3bf3f452
BW		 459 u8 *buf, status;
460 struct i2c_msg *msgs;
461 int i, ret = true;
462
0274df3e 463 /* Would be simpler to allocate both in one go ? */
5c67eeb6 464 buf = kzalloc(args_len * 2 + 2, GFP_KERNEL);
3bf3f452
BW		 465 if (!buf)
466 return false;
467
468 msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL);
0274df3e
AC		 469 if (!msgs) {
470 kfree(buf);
3bf3f452 471 return false;
0274df3e 472 }
79e53945 473
ea5b213a 474 intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len);
79e53945
JB		 475
476 for (i = 0; i < args_len; i++) {
e957d772
CW		 477 msgs[i].addr = intel_sdvo->slave_addr;
478 msgs[i].flags = 0;
479 msgs[i].len = 2;
480 msgs[i].buf = buf + 2 *i;
481 buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
482 buf[2*i + 1] = ((u8*)args)[i];
483 }
484 msgs[i].addr = intel_sdvo->slave_addr;
485 msgs[i].flags = 0;
486 msgs[i].len = 2;
487 msgs[i].buf = buf + 2*i;
488 buf[2*i + 0] = SDVO_I2C_OPCODE;
489 buf[2*i + 1] = cmd;
490
491 /* the following two are to read the response */
492 status = SDVO_I2C_CMD_STATUS;
493 msgs[i+1].addr = intel_sdvo->slave_addr;
494 msgs[i+1].flags = 0;
495 msgs[i+1].len = 1;
496 msgs[i+1].buf = &status;
497
498 msgs[i+2].addr = intel_sdvo->slave_addr;
499 msgs[i+2].flags = I2C_M_RD;
500 msgs[i+2].len = 1;
501 msgs[i+2].buf = &status;
502
503 ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3);
504 if (ret < 0) {
505 DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
3bf3f452
BW		 506 ret = false;
507 goto out;
e957d772
CW		 508 }
509 if (ret != i+3) {
510 /* failure in I2C transfer */
511 DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
3bf3f452 512 ret = false;
e957d772
CW		 513 }
514
3bf3f452
BW		 515out:
516 kfree(msgs);
517 kfree(buf);
518 return ret;
79e53945
JB		 519}
520
b5c616a7
CW		 521static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo,
522 void *response, int response_len)
79e53945 523{
fc37381c 524 u8 retry = 15; /* 5 quick checks, followed by 10 long checks */
b5c616a7 525 u8 status;
84fcb469
DV		 526 int i, pos = 0;
527#define BUF_LEN 256
528 char buffer[BUF_LEN];
79e53945 529
d121a5d2 530
b5c616a7
CW		 531 /*
532 * The documentation states that all commands will be
533 * processed within 15µs, and that we need only poll
534 * the status byte a maximum of 3 times in order for the
535 * command to be complete.
536 *
537 * Check 5 times in case the hardware failed to read the docs.
fc37381c
CW		 538 *
539 * Also beware that the first response by many devices is to
540 * reply PENDING and stall for time. TVs are notorious for
541 * requiring longer than specified to complete their replies.
542 * Originally (in the DDX long ago), the delay was only ever 15ms
543 * with an additional delay of 30ms applied for TVs added later after
544 * many experiments. To accommodate both sets of delays, we do a
545 * sequence of slow checks if the device is falling behind and fails
546 * to reply within 5*15µs.
b5c616a7 547 */
d121a5d2
CW		 548 if (!intel_sdvo_read_byte(intel_sdvo,
549 SDVO_I2C_CMD_STATUS,
550 &status))
551 goto log_fail;
552
1ad87e72 553 while ((status == SDVO_CMD_STATUS_PENDING ||
46a3f4a3 554 status == SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED) && --retry) {
fc37381c
CW		 555 if (retry < 10)
556 msleep(15);
557 else
558 udelay(15);
559
b5c616a7
CW		 560 if (!intel_sdvo_read_byte(intel_sdvo,
561 SDVO_I2C_CMD_STATUS,
562 &status))
d121a5d2
CW		 563 goto log_fail;
564 }
b5c616a7 565
84fcb469
DV		 566#define BUF_PRINT(args...) \
567 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args)
568
79e53945 569 if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
84fcb469 570 BUF_PRINT("(%s)", cmd_status_names[status]);
79e53945 571 else
84fcb469 572 BUF_PRINT("(??? %d)", status);
79e53945 573
b5c616a7
CW		 574 if (status != SDVO_CMD_STATUS_SUCCESS)
575 goto log_fail;
79e53945 576
b5c616a7
CW		 577 /* Read the command response */
578 for (i = 0; i < response_len; i++) {
579 if (!intel_sdvo_read_byte(intel_sdvo,
580 SDVO_I2C_RETURN_0 + i,
581 &((u8 *)response)[i]))
582 goto log_fail;
84fcb469 583 BUF_PRINT(" %02X", ((u8 *)response)[i]);
b5c616a7 584 }
84fcb469
DV		 585 BUG_ON(pos >= BUF_LEN - 1);
586#undef BUF_PRINT
587#undef BUF_LEN
588
589 DRM_DEBUG_KMS("%s: R: %s\n", SDVO_NAME(intel_sdvo), buffer);
b5c616a7 590 return true;
79e53945 591
b5c616a7 592log_fail:
84fcb469 593 DRM_DEBUG_KMS("%s: R: ... failed\n", SDVO_NAME(intel_sdvo));
b5c616a7 594 return false;
79e53945
JB		 595}
596
b358d0a6 597static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
79e53945
JB		 598{
599 if (mode->clock >= 100000)
600 return 1;
601 else if (mode->clock >= 50000)
602 return 2;
603 else
604 return 4;
605}
606
e957d772
CW		 607static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo,
608 u8 ddc_bus)
79e53945 609{
d121a5d2 610 /* This must be the immediately preceding write before the i2c xfer */
e957d772
CW		 611 return intel_sdvo_write_cmd(intel_sdvo,
612 SDVO_CMD_SET_CONTROL_BUS_SWITCH,
613 &ddc_bus, 1);
79e53945
JB		 614}
615
32aad86f 616static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len)
79e53945 617{
d121a5d2
CW		 618 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len))
619 return false;
620
621 return intel_sdvo_read_response(intel_sdvo, NULL, 0);
32aad86f 622}
79e53945 623
32aad86f
CW		 624static bool
625intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len)
626{
627 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0))
628 return false;
79e53945 629
32aad86f
CW		 630 return intel_sdvo_read_response(intel_sdvo, value, len);
631}
79e53945 632
32aad86f
CW		 633static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo)
634{
635 struct intel_sdvo_set_target_input_args targets = {0};
636 return intel_sdvo_set_value(intel_sdvo,
637 SDVO_CMD_SET_TARGET_INPUT,
638 &targets, sizeof(targets));
79e53945
JB		 639}
640
641/**
642 * Return whether each input is trained.
643 *
644 * This function is making an assumption about the layout of the response,
645 * which should be checked against the docs.
646 */
ea5b213a 647static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2)
79e53945
JB		 648{
649 struct intel_sdvo_get_trained_inputs_response response;
79e53945 650
1a3665c8 651 BUILD_BUG_ON(sizeof(response) != 1);
32aad86f
CW		 652 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
653 &response, sizeof(response)))
79e53945
JB		 654 return false;
655
656 *input_1 = response.input0_trained;
657 *input_2 = response.input1_trained;
658 return true;
659}
660
ea5b213a 661static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo,
79e53945
JB		 662 u16 outputs)
663{
32aad86f
CW		 664 return intel_sdvo_set_value(intel_sdvo,
665 SDVO_CMD_SET_ACTIVE_OUTPUTS,
666 &outputs, sizeof(outputs));
79e53945
JB		 667}
668
4ac41f47
DV		 669static bool intel_sdvo_get_active_outputs(struct intel_sdvo *intel_sdvo,
670 u16 *outputs)
671{
672 return intel_sdvo_get_value(intel_sdvo,
673 SDVO_CMD_GET_ACTIVE_OUTPUTS,
674 outputs, sizeof(*outputs));
675}
676
ea5b213a 677static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo,
79e53945
JB		 678 int mode)
679{
32aad86f 680 u8 state = SDVO_ENCODER_STATE_ON;
79e53945
JB		 681
682 switch (mode) {
683 case DRM_MODE_DPMS_ON:
684 state = SDVO_ENCODER_STATE_ON;
685 break;
686 case DRM_MODE_DPMS_STANDBY:
687 state = SDVO_ENCODER_STATE_STANDBY;
688 break;
689 case DRM_MODE_DPMS_SUSPEND:
690 state = SDVO_ENCODER_STATE_SUSPEND;
691 break;
692 case DRM_MODE_DPMS_OFF:
693 state = SDVO_ENCODER_STATE_OFF;
694 break;
695 }
696
32aad86f
CW		 697 return intel_sdvo_set_value(intel_sdvo,
698 SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
79e53945
JB		 699}
700
ea5b213a 701static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo,
79e53945
JB		 702 int *clock_min,
703 int *clock_max)
704{
705 struct intel_sdvo_pixel_clock_range clocks;
79e53945 706
1a3665c8 707 BUILD_BUG_ON(sizeof(clocks) != 4);
32aad86f
CW		 708 if (!intel_sdvo_get_value(intel_sdvo,
709 SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
710 &clocks, sizeof(clocks)))
79e53945
JB		 711 return false;
712
713 /* Convert the values from units of 10 kHz to kHz. */
714 *clock_min = clocks.min * 10;
715 *clock_max = clocks.max * 10;
79e53945
JB		 716 return true;
717}
718
ea5b213a 719static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo,
79e53945
JB		 720 u16 outputs)
721{
32aad86f
CW		 722 return intel_sdvo_set_value(intel_sdvo,
723 SDVO_CMD_SET_TARGET_OUTPUT,
724 &outputs, sizeof(outputs));
79e53945
JB		 725}
726
ea5b213a 727static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
79e53945
JB		 728 struct intel_sdvo_dtd *dtd)
729{
32aad86f
CW		 730 return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
731 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
79e53945
JB		 732}
733
045ac3b5
JB		 734static bool intel_sdvo_get_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
735 struct intel_sdvo_dtd *dtd)
736{
737 return intel_sdvo_get_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
738 intel_sdvo_get_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
739}
740
ea5b213a 741static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 742 struct intel_sdvo_dtd *dtd)
743{
ea5b213a 744 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 745 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
746}
747
ea5b213a 748static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 749 struct intel_sdvo_dtd *dtd)
750{
ea5b213a 751 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 752 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
753}
754
045ac3b5
JB		 755static bool intel_sdvo_get_input_timing(struct intel_sdvo *intel_sdvo,
756 struct intel_sdvo_dtd *dtd)
757{
758 return intel_sdvo_get_timing(intel_sdvo,
759 SDVO_CMD_GET_INPUT_TIMINGS_PART1, dtd);
760}
761
e2f0ba97 762static bool
ea5b213a 763intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 764 uint16_t clock,
765 uint16_t width,
766 uint16_t height)
767{
768 struct intel_sdvo_preferred_input_timing_args args;
e2f0ba97 769
e642c6f1 770 memset(&args, 0, sizeof(args));
e2f0ba97
JB		 771 args.clock = clock;
772 args.width = width;
773 args.height = height;
e642c6f1 774 args.interlace = 0;
12682a97 775
ea5b213a
CW		 776 if (intel_sdvo->is_lvds &&
777 (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
778 intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
12682a97 779 args.scaled = 1;
780
32aad86f
CW		 781 return intel_sdvo_set_value(intel_sdvo,
782 SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
783 &args, sizeof(args));
e2f0ba97
JB		 784}
785
ea5b213a 786static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 787 struct intel_sdvo_dtd *dtd)
788{
1a3665c8
CW		 789 BUILD_BUG_ON(sizeof(dtd->part1) != 8);
790 BUILD_BUG_ON(sizeof(dtd->part2) != 8);
32aad86f
CW		 791 return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
792 &dtd->part1, sizeof(dtd->part1)) &&
793 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
794 &dtd->part2, sizeof(dtd->part2));
e2f0ba97 795}
79e53945 796
ea5b213a 797static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val)
79e53945 798{
32aad86f 799 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
79e53945
JB		 800}
801
e2f0ba97 802static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd,
32aad86f 803 const struct drm_display_mode *mode)
79e53945 804{
e2f0ba97
JB		 805 uint16_t width, height;
806 uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
807 uint16_t h_sync_offset, v_sync_offset;
6651819b 808 int mode_clock;
79e53945 809
1c4a814e
DV		 810 memset(dtd, 0, sizeof(*dtd));
811
c6ebd4c0
DV		 812 width = mode->hdisplay;
813 height = mode->vdisplay;
79e53945
JB		 814
815 /* do some mode translations */
c6ebd4c0
DV		 816 h_blank_len = mode->htotal - mode->hdisplay;
817 h_sync_len = mode->hsync_end - mode->hsync_start;
79e53945 818
c6ebd4c0
DV		 819 v_blank_len = mode->vtotal - mode->vdisplay;
820 v_sync_len = mode->vsync_end - mode->vsync_start;
79e53945 821
c6ebd4c0
DV		 822 h_sync_offset = mode->hsync_start - mode->hdisplay;
823 v_sync_offset = mode->vsync_start - mode->vdisplay;
79e53945 824
6651819b 825 mode_clock = mode->clock;
6651819b
DV		 826 mode_clock /= 10;
827 dtd->part1.clock = mode_clock;
828
e2f0ba97
JB		 829 dtd->part1.h_active = width & 0xff;
830 dtd->part1.h_blank = h_blank_len & 0xff;
831 dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
79e53945 832 ((h_blank_len >> 8) & 0xf);
e2f0ba97
JB		 833 dtd->part1.v_active = height & 0xff;
834 dtd->part1.v_blank = v_blank_len & 0xff;
835 dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
79e53945
JB		 836 ((v_blank_len >> 8) & 0xf);
837
171a9e96 838 dtd->part2.h_sync_off = h_sync_offset & 0xff;
e2f0ba97
JB		 839 dtd->part2.h_sync_width = h_sync_len & 0xff;
840 dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
79e53945 841 (v_sync_len & 0xf);
e2f0ba97 842 dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
79e53945
JB		 843 ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
844 ((v_sync_len & 0x30) >> 4);
845
e2f0ba97 846 dtd->part2.dtd_flags = 0x18;
59d92bfa
DV		 847 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
848 dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE;
79e53945 849 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
59d92bfa 850 dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE;
79e53945 851 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
59d92bfa 852 dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE;
e2f0ba97 853
e2f0ba97 854 dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
e2f0ba97
JB		 855}
856
1c4a814e 857static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode *pmode,
32aad86f 858 const struct intel_sdvo_dtd *dtd)
e2f0ba97 859{
1c4a814e
DV		 860 struct drm_display_mode mode = {};
861
862 mode.hdisplay = dtd->part1.h_active;
863 mode.hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
864 mode.hsync_start = mode.hdisplay + dtd->part2.h_sync_off;
865 mode.hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
866 mode.hsync_end = mode.hsync_start + dtd->part2.h_sync_width;
867 mode.hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
868 mode.htotal = mode.hdisplay + dtd->part1.h_blank;
869 mode.htotal += (dtd->part1.h_high & 0xf) << 8;
870
871 mode.vdisplay = dtd->part1.v_active;
872 mode.vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
873 mode.vsync_start = mode.vdisplay;
874 mode.vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
875 mode.vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
876 mode.vsync_start += dtd->part2.v_sync_off_high & 0xc0;
877 mode.vsync_end = mode.vsync_start +
e2f0ba97 878 (dtd->part2.v_sync_off_width & 0xf);
1c4a814e
DV		 879 mode.vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
880 mode.vtotal = mode.vdisplay + dtd->part1.v_blank;
881 mode.vtotal += (dtd->part1.v_high & 0xf) << 8;
e2f0ba97 882
1c4a814e 883 mode.clock = dtd->part1.clock * 10;
e2f0ba97 884
59d92bfa 885 if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE)
1c4a814e 886 mode.flags |= DRM_MODE_FLAG_INTERLACE;
59d92bfa 887 if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
1c4a814e 888 mode.flags |= DRM_MODE_FLAG_PHSYNC;
3cea210f 889 else
1c4a814e 890 mode.flags |= DRM_MODE_FLAG_NHSYNC;
59d92bfa 891 if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
1c4a814e 892 mode.flags |= DRM_MODE_FLAG_PVSYNC;
3cea210f 893 else
1c4a814e
DV		 894 mode.flags |= DRM_MODE_FLAG_NVSYNC;
895
896 drm_mode_set_crtcinfo(&mode, 0);
897
898 drm_mode_copy(pmode, &mode);
e2f0ba97
JB		 899}
900
e27d8538 901static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo)
e2f0ba97 902{
e27d8538 903 struct intel_sdvo_encode encode;
e2f0ba97 904
1a3665c8 905 BUILD_BUG_ON(sizeof(encode) != 2);
e27d8538
CW		 906 return intel_sdvo_get_value(intel_sdvo,
907 SDVO_CMD_GET_SUPP_ENCODE,
908 &encode, sizeof(encode));
e2f0ba97
JB		 909}
910
ea5b213a 911static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo,
c751ce4f 912 uint8_t mode)
e2f0ba97 913{
32aad86f 914 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
e2f0ba97
JB		 915}
916
ea5b213a 917static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 918 uint8_t mode)
919{
32aad86f 920 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
e2f0ba97
JB		 921}
922
923#if 0
ea5b213a 924static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo)
e2f0ba97
JB		 925{
926 int i, j;
927 uint8_t set_buf_index[2];
928 uint8_t av_split;
929 uint8_t buf_size;
930 uint8_t buf[48];
931 uint8_t *pos;
932
32aad86f 933 intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
e2f0ba97
JB		 934
935 for (i = 0; i <= av_split; i++) {
936 set_buf_index[0] = i; set_buf_index[1] = 0;
c751ce4f 937 intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
e2f0ba97 938 set_buf_index, 2);
c751ce4f
EA		 939 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
940 intel_sdvo_read_response(encoder, &buf_size, 1);
e2f0ba97
JB		 941
942 pos = buf;
943 for (j = 0; j <= buf_size; j += 8) {
c751ce4f 944 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
e2f0ba97 945 NULL, 0);
c751ce4f 946 intel_sdvo_read_response(encoder, pos, 8);
e2f0ba97
JB		 947 pos += 8;
948 }
949 }
950}
951#endif
952
b6e0e543
DV		 953static bool intel_sdvo_write_infoframe(struct intel_sdvo *intel_sdvo,
954 unsigned if_index, uint8_t tx_rate,
fff63867 955 const uint8_t *data, unsigned length)
b6e0e543
DV		 956{
957 uint8_t set_buf_index[2] = { if_index, 0 };
958 uint8_t hbuf_size, tmp[8];
959 int i;
960
961 if (!intel_sdvo_set_value(intel_sdvo,
962 SDVO_CMD_SET_HBUF_INDEX,
963 set_buf_index, 2))
964 return false;
965
966 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HBUF_INFO,
967 &hbuf_size, 1))
968 return false;
969
970 /* Buffer size is 0 based, hooray! */
971 hbuf_size++;
972
973 DRM_DEBUG_KMS("writing sdvo hbuf: %i, hbuf_size %i, hbuf_size: %i\n",
974 if_index, length, hbuf_size);
975
976 for (i = 0; i < hbuf_size; i += 8) {
977 memset(tmp, 0, 8);
978 if (i < length)
979 memcpy(tmp, data + i, min_t(unsigned, 8, length - i));
980
981 if (!intel_sdvo_set_value(intel_sdvo,
982 SDVO_CMD_SET_HBUF_DATA,
983 tmp, 8))
984 return false;
985 }
986
987 return intel_sdvo_set_value(intel_sdvo,
988 SDVO_CMD_SET_HBUF_TXRATE,
989 &tx_rate, 1);
990}
991
abedc077
VS		 992static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo,
993 const struct drm_display_mode *adjusted_mode)
e2f0ba97 994{
15dcd350
DL		 995 uint8_t sdvo_data[HDMI_INFOFRAME_SIZE(AVI)];
996 struct drm_crtc *crtc = intel_sdvo->base.base.crtc;
997 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
998 union hdmi_infoframe frame;
999 int ret;
1000 ssize_t len;
1001
1002 ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi,
1003 adjusted_mode);
1004 if (ret < 0) {
1005 DRM_ERROR("couldn't fill AVI infoframe\n");
1006 return false;
1007 }
3c17fe4b 1008
abedc077 1009 if (intel_sdvo->rgb_quant_range_selectable) {
50f3b016 1010 if (intel_crtc->config.limited_color_range)
15dcd350
DL		 1011 frame.avi.quantization_range =
1012 HDMI_QUANTIZATION_RANGE_LIMITED;
abedc077 1013 else
15dcd350
DL		 1014 frame.avi.quantization_range =
1015 HDMI_QUANTIZATION_RANGE_FULL;
abedc077
VS		 1016 }
1017
15dcd350
DL		 1018 len = hdmi_infoframe_pack(&frame, sdvo_data, sizeof(sdvo_data));
1019 if (len < 0)
1020 return false;
81014b9d 1021
b6e0e543
DV		 1022 return intel_sdvo_write_infoframe(intel_sdvo, SDVO_HBUF_INDEX_AVI_IF,
1023 SDVO_HBUF_TX_VSYNC,
1024 sdvo_data, sizeof(sdvo_data));
e2f0ba97
JB		 1025}
1026
32aad86f 1027static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo)
7026d4ac 1028{
ce6feabd 1029 struct intel_sdvo_tv_format format;
40039750 1030 uint32_t format_map;
ce6feabd 1031
40039750 1032 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 1033 memset(&format, 0, sizeof(format));
32aad86f 1034 memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
ce6feabd 1035
32aad86f
CW		 1036 BUILD_BUG_ON(sizeof(format) != 6);
1037 return intel_sdvo_set_value(intel_sdvo,
1038 SDVO_CMD_SET_TV_FORMAT,
1039 &format, sizeof(format));
7026d4ac
ZW		 1040}
1041
32aad86f
CW		 1042static bool
1043intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 1044 const struct drm_display_mode *mode)
e2f0ba97 1045{
32aad86f 1046 struct intel_sdvo_dtd output_dtd;
79e53945 1047
32aad86f
CW		 1048 if (!intel_sdvo_set_target_output(intel_sdvo,
1049 intel_sdvo->attached_output))
1050 return false;
e2f0ba97 1051
32aad86f
CW		 1052 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
1053 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1054 return false;
e2f0ba97 1055
32aad86f
CW		 1056 return true;
1057}
1058
c9a29698
DV		 1059/* Asks the sdvo controller for the preferred input mode given the output mode.
1060 * Unfortunately we have to set up the full output mode to do that. */
32aad86f 1061static bool
c9a29698 1062intel_sdvo_get_preferred_input_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 1063 const struct drm_display_mode *mode,
c9a29698 1064 struct drm_display_mode *adjusted_mode)
32aad86f 1065{
c9a29698
DV		 1066 struct intel_sdvo_dtd input_dtd;
1067
32aad86f
CW		 1068 /* Reset the input timing to the screen. Assume always input 0. */
1069 if (!intel_sdvo_set_target_input(intel_sdvo))
1070 return false;
e2f0ba97 1071
32aad86f
CW		 1072 if (!intel_sdvo_create_preferred_input_timing(intel_sdvo,
1073 mode->clock / 10,
1074 mode->hdisplay,
1075 mode->vdisplay))
1076 return false;
e2f0ba97 1077
32aad86f 1078 if (!intel_sdvo_get_preferred_input_timing(intel_sdvo,
c9a29698 1079 &input_dtd))
32aad86f 1080 return false;
e2f0ba97 1081
c9a29698 1082 intel_sdvo_get_mode_from_dtd(adjusted_mode, &input_dtd);
e751823d 1083 intel_sdvo->dtd_sdvo_flags = input_dtd.part2.sdvo_flags;
79e53945 1084
32aad86f
CW		 1085 return true;
1086}
12682a97 1087
70484559
DV		 1088static void i9xx_adjust_sdvo_tv_clock(struct intel_crtc_config *pipe_config)
1089{
3c52f4eb 1090 unsigned dotclock = pipe_config->port_clock;
70484559
DV		 1091 struct dpll *clock = &pipe_config->dpll;
1092
1093 /* SDVO TV has fixed PLL values depend on its clock range,
1094 this mirrors vbios setting. */
1095 if (dotclock >= 100000 && dotclock < 140500) {
1096 clock->p1 = 2;
1097 clock->p2 = 10;
1098 clock->n = 3;
1099 clock->m1 = 16;
1100 clock->m2 = 8;
1101 } else if (dotclock >= 140500 && dotclock <= 200000) {
1102 clock->p1 = 1;
1103 clock->p2 = 10;
1104 clock->n = 6;
1105 clock->m1 = 12;
1106 clock->m2 = 8;
1107 } else {
1108 WARN(1, "SDVO TV clock out of range: %i\n", dotclock);
1109 }
1110
1111 pipe_config->clock_set = true;
1112}
1113
6cc5f341
DV		 1114static bool intel_sdvo_compute_config(struct intel_encoder *encoder,
1115 struct intel_crtc_config *pipe_config)
32aad86f 1116{
8aca63aa 1117 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
6cc5f341
DV		 1118 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
1119 struct drm_display_mode *mode = &pipe_config->requested_mode;
12682a97 1120
5d2d38dd
DV		 1121 DRM_DEBUG_KMS("forcing bpc to 8 for SDVO\n");
1122 pipe_config->pipe_bpp = 8*3;
1123
5bfe2ac0
DV		 1124 if (HAS_PCH_SPLIT(encoder->base.dev))
1125 pipe_config->has_pch_encoder = true;
1126
32aad86f
CW		 1127 /* We need to construct preferred input timings based on our
1128 * output timings. To do that, we have to set the output
1129 * timings, even though this isn't really the right place in
1130 * the sequence to do it. Oh well.
1131 */
1132 if (intel_sdvo->is_tv) {
1133 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode))
1134 return false;
12682a97 1135
c9a29698
DV		 1136 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1137 mode,
1138 adjusted_mode);
09ede541 1139 pipe_config->sdvo_tv_clock = true;
ea5b213a 1140 } else if (intel_sdvo->is_lvds) {
32aad86f 1141 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo,
6c9547ff 1142 intel_sdvo->sdvo_lvds_fixed_mode))
e2f0ba97 1143 return false;
12682a97 1144
c9a29698
DV		 1145 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1146 mode,
1147 adjusted_mode);
e2f0ba97 1148 }
32aad86f
CW		 1149
1150 /* Make the CRTC code factor in the SDVO pixel multiplier. The
6c9547ff 1151 * SDVO device will factor out the multiplier during mode_set.
32aad86f 1152 */
6cc5f341
DV		 1153 pipe_config->pixel_multiplier =
1154 intel_sdvo_get_pixel_multiplier(adjusted_mode);
32aad86f 1155
9f04003e
DV		 1156 pipe_config->has_hdmi_sink = intel_sdvo->has_hdmi_monitor;
1157
55bc60db
VS		 1158 if (intel_sdvo->color_range_auto) {
1159 /* See CEA-861-E - 5.1 Default Encoding Parameters */
4f3a8bc7
PZ		 1160 /* FIXME: This bit is only valid when using TMDS encoding and 8
1161 * bit per color mode. */
9f04003e 1162 if (pipe_config->has_hdmi_sink &&
18316c8c 1163 drm_match_cea_mode(adjusted_mode) > 1)
69f5acc8
DV		 1164 pipe_config->limited_color_range = true;
1165 } else {
9f04003e 1166 if (pipe_config->has_hdmi_sink &&
69f5acc8
DV		 1167 intel_sdvo->color_range == HDMI_COLOR_RANGE_16_235)
1168 pipe_config->limited_color_range = true;
55bc60db
VS		 1169 }
1170
70484559
DV		 1171 /* Clock computation needs to happen after pixel multiplier. */
1172 if (intel_sdvo->is_tv)
1173 i9xx_adjust_sdvo_tv_clock(pipe_config);
1174
e2f0ba97
JB		 1175 return true;
1176}
1177
192d47a6 1178static void intel_sdvo_pre_enable(struct intel_encoder *intel_encoder)
e2f0ba97 1179{
6cc5f341 1180 struct drm_device *dev = intel_encoder->base.dev;
e2f0ba97 1181 struct drm_i915_private *dev_priv = dev->dev_private;
eeb47937 1182 struct intel_crtc *crtc = to_intel_crtc(intel_encoder->base.crtc);
6cc5f341 1183 struct drm_display_mode *adjusted_mode =
eeb47937
DV		 1184 &crtc->config.adjusted_mode;
1185 struct drm_display_mode *mode = &crtc->config.requested_mode;
8aca63aa 1186 struct intel_sdvo *intel_sdvo = to_sdvo(intel_encoder);
6c9547ff 1187 u32 sdvox;
e2f0ba97 1188 struct intel_sdvo_in_out_map in_out;
6651819b 1189 struct intel_sdvo_dtd input_dtd, output_dtd;
6c9547ff 1190 int rate;
e2f0ba97
JB		 1191
1192 if (!mode)
1193 return;
1194
1195 /* First, set the input mapping for the first input to our controlled
1196 * output. This is only correct if we're a single-input device, in
1197 * which case the first input is the output from the appropriate SDVO
1198 * channel on the motherboard. In a two-input device, the first input
1199 * will be SDVOB and the second SDVOC.
1200 */
ea5b213a 1201 in_out.in0 = intel_sdvo->attached_output;
e2f0ba97
JB		 1202 in_out.in1 = 0;
1203
c74696b9
PR		 1204 intel_sdvo_set_value(intel_sdvo,
1205 SDVO_CMD_SET_IN_OUT_MAP,
1206 &in_out, sizeof(in_out));
e2f0ba97 1207
6c9547ff
CW		 1208 /* Set the output timings to the screen */
1209 if (!intel_sdvo_set_target_output(intel_sdvo,
1210 intel_sdvo->attached_output))
1211 return;
e2f0ba97 1212
6651819b
DV		 1213 /* lvds has a special fixed output timing. */
1214 if (intel_sdvo->is_lvds)
1215 intel_sdvo_get_dtd_from_mode(&output_dtd,
1216 intel_sdvo->sdvo_lvds_fixed_mode);
1217 else
1218 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
c8d4bb54
DV		 1219 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1220 DRM_INFO("Setting output timings on %s failed\n",
1221 SDVO_NAME(intel_sdvo));
79e53945
JB		 1222
1223 /* Set the input timing to the screen. Assume always input 0. */
32aad86f
CW		 1224 if (!intel_sdvo_set_target_input(intel_sdvo))
1225 return;
79e53945 1226
9f04003e 1227 if (crtc->config.has_hdmi_sink) {
97aaf910
CW		 1228 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI);
1229 intel_sdvo_set_colorimetry(intel_sdvo,
1230 SDVO_COLORIMETRY_RGB256);
abedc077 1231 intel_sdvo_set_avi_infoframe(intel_sdvo, adjusted_mode);
97aaf910
CW		 1232 } else
1233 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI);
7026d4ac 1234
6c9547ff
CW		 1235 if (intel_sdvo->is_tv &&
1236 !intel_sdvo_set_tv_format(intel_sdvo))
1237 return;
e2f0ba97 1238
6651819b 1239 intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
eeb47937 1240
e751823d
EE		 1241 if (intel_sdvo->is_tv || intel_sdvo->is_lvds)
1242 input_dtd.part2.sdvo_flags = intel_sdvo->dtd_sdvo_flags;
c8d4bb54
DV		 1243 if (!intel_sdvo_set_input_timing(intel_sdvo, &input_dtd))
1244 DRM_INFO("Setting input timings on %s failed\n",
1245 SDVO_NAME(intel_sdvo));
79e53945 1246
eeb47937 1247 switch (crtc->config.pixel_multiplier) {
6c9547ff 1248 default:
ef1b460d 1249 WARN(1, "unknown pixel mutlipler specified\n");
32aad86f
CW		 1250 case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
1251 case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
1252 case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
79e53945 1253 }
32aad86f
CW		 1254 if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate))
1255 return;
79e53945
JB		 1256
1257 /* Set the SDVO control regs. */
a6c45cf0 1258 if (INTEL_INFO(dev)->gen >= 4) {
ba68e086
PZ		 1259 /* The real mode polarity is set by the SDVO commands, using
1260 * struct intel_sdvo_dtd. */
1261 sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH;
69f5acc8
DV		 1262 if (!HAS_PCH_SPLIT(dev) && crtc->config.limited_color_range)
1263 sdvox |= HDMI_COLOR_RANGE_16_235;
6714afb1
CW		 1264 if (INTEL_INFO(dev)->gen < 5)
1265 sdvox |= SDVO_BORDER_ENABLE;
e2f0ba97 1266 } else {
6c9547ff 1267 sdvox = I915_READ(intel_sdvo->sdvo_reg);
ea5b213a 1268 switch (intel_sdvo->sdvo_reg) {
e2debe91 1269 case GEN3_SDVOB:
e2f0ba97
JB		 1270 sdvox &= SDVOB_PRESERVE_MASK;
1271 break;
e2debe91 1272 case GEN3_SDVOC:
e2f0ba97
JB		 1273 sdvox &= SDVOC_PRESERVE_MASK;
1274 break;
1275 }
1276 sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
1277 }
3573c410
PZ		 1278
1279 if (INTEL_PCH_TYPE(dev) >= PCH_CPT)
eeb47937 1280 sdvox |= SDVO_PIPE_SEL_CPT(crtc->pipe);
3573c410 1281 else
eeb47937 1282 sdvox |= SDVO_PIPE_SEL(crtc->pipe);
3573c410 1283
da79de97 1284 if (intel_sdvo->has_hdmi_audio)
6c9547ff 1285 sdvox |= SDVO_AUDIO_ENABLE;
79e53945 1286
a6c45cf0 1287 if (INTEL_INFO(dev)->gen >= 4) {
e2f0ba97
JB		 1288 /* done in crtc_mode_set as the dpll_md reg must be written early */
1289 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
1290 /* done in crtc_mode_set as it lives inside the dpll register */
79e53945 1291 } else {
eeb47937 1292 sdvox |= (crtc->config.pixel_multiplier - 1)
6cc5f341 1293 << SDVO_PORT_MULTIPLY_SHIFT;
79e53945
JB		 1294 }
1295
6714afb1
CW		 1296 if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL &&
1297 INTEL_INFO(dev)->gen < 5)
12682a97 1298 sdvox |= SDVO_STALL_SELECT;
ea5b213a 1299 intel_sdvo_write_sdvox(intel_sdvo, sdvox);
79e53945
JB		 1300}
1301
4ac41f47 1302static bool intel_sdvo_connector_get_hw_state(struct intel_connector *connector)
79e53945 1303{
4ac41f47
DV		 1304 struct intel_sdvo_connector *intel_sdvo_connector =
1305 to_intel_sdvo_connector(&connector->base);
1306 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(&connector->base);
2f28c50b 1307 u16 active_outputs = 0;
4ac41f47
DV		 1308
1309 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
1310
1311 if (active_outputs & intel_sdvo_connector->output_flag)
1312 return true;
1313 else
1314 return false;
1315}
1316
1317static bool intel_sdvo_get_hw_state(struct intel_encoder *encoder,
1318 enum pipe *pipe)
1319{
1320 struct drm_device *dev = encoder->base.dev;
79e53945 1321 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1322 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
2f28c50b 1323 u16 active_outputs = 0;
4ac41f47
DV		 1324 u32 tmp;
1325
1326 tmp = I915_READ(intel_sdvo->sdvo_reg);
7a7d1fb7 1327 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
4ac41f47 1328
7a7d1fb7 1329 if (!(tmp & SDVO_ENABLE) && (active_outputs == 0))
4ac41f47
DV		 1330 return false;
1331
1332 if (HAS_PCH_CPT(dev))
1333 *pipe = PORT_TO_PIPE_CPT(tmp);
1334 else
1335 *pipe = PORT_TO_PIPE(tmp);
1336
1337 return true;
1338}
1339
045ac3b5
JB		 1340static void intel_sdvo_get_config(struct intel_encoder *encoder,
1341 struct intel_crtc_config *pipe_config)
1342{
6c49f241
DV		 1343 struct drm_device *dev = encoder->base.dev;
1344 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1345 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
045ac3b5 1346 struct intel_sdvo_dtd dtd;
6c49f241 1347 int encoder_pixel_multiplier = 0;
18442d08 1348 int dotclock;
6c49f241
DV		 1349 u32 flags = 0, sdvox;
1350 u8 val;
045ac3b5
JB		 1351 bool ret;
1352
b5a9fa09
DV		 1353 sdvox = I915_READ(intel_sdvo->sdvo_reg);
1354
045ac3b5
JB		 1355 ret = intel_sdvo_get_input_timing(intel_sdvo, &dtd);
1356 if (!ret) {
bb760063
DV		 1357 /* Some sdvo encoders are not spec compliant and don't
1358 * implement the mandatory get_timings function. */
045ac3b5 1359 DRM_DEBUG_DRIVER("failed to retrieve SDVO DTD\n");
bb760063
DV		 1360 pipe_config->quirks |= PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS;
1361 } else {
1362 if (dtd.part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
1363 flags |= DRM_MODE_FLAG_PHSYNC;
1364 else
1365 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 1366
bb760063
DV		 1367 if (dtd.part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
1368 flags |= DRM_MODE_FLAG_PVSYNC;
1369 else
1370 flags |= DRM_MODE_FLAG_NVSYNC;
045ac3b5
JB		 1371 }
1372
045ac3b5 1373 pipe_config->adjusted_mode.flags |= flags;
045ac3b5 1374
fdafa9e2
DV		 1375 /*
1376 * pixel multiplier readout is tricky: Only on i915g/gm it is stored in
1377 * the sdvo port register, on all other platforms it is part of the dpll
1378 * state. Since the general pipe state readout happens before the
1379 * encoder->get_config we so already have a valid pixel multplier on all
1380 * other platfroms.
1381 */
6c49f241 1382 if (IS_I915G(dev) || IS_I915GM(dev)) {
6c49f241
DV		 1383 pipe_config->pixel_multiplier =
1384 ((sdvox & SDVO_PORT_MULTIPLY_MASK)
1385 >> SDVO_PORT_MULTIPLY_SHIFT) + 1;
1386 }
045ac3b5 1387
18442d08
VS		 1388 dotclock = pipe_config->port_clock / pipe_config->pixel_multiplier;
1389
1390 if (HAS_PCH_SPLIT(dev))
1391 ironlake_check_encoder_dotclock(pipe_config, dotclock);
1392
241bfc38 1393 pipe_config->adjusted_mode.crtc_clock = dotclock;
18442d08 1394
6c49f241 1395 /* Cross check the port pixel multiplier with the sdvo encoder state. */
53b91408
DL		 1396 if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_CLOCK_RATE_MULT,
1397 &val, 1)) {
1398 switch (val) {
1399 case SDVO_CLOCK_RATE_MULT_1X:
1400 encoder_pixel_multiplier = 1;
1401 break;
1402 case SDVO_CLOCK_RATE_MULT_2X:
1403 encoder_pixel_multiplier = 2;
1404 break;
1405 case SDVO_CLOCK_RATE_MULT_4X:
1406 encoder_pixel_multiplier = 4;
1407 break;
1408 }
6c49f241 1409 }
fdafa9e2 1410
b5a9fa09
DV		 1411 if (sdvox & HDMI_COLOR_RANGE_16_235)
1412 pipe_config->limited_color_range = true;
1413
9f04003e
DV		 1414 if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_ENCODE,
1415 &val, 1)) {
1416 if (val == SDVO_ENCODE_HDMI)
1417 pipe_config->has_hdmi_sink = true;
1418 }
1419
6c49f241
DV		 1420 WARN(encoder_pixel_multiplier != pipe_config->pixel_multiplier,
1421 "SDVO pixel multiplier mismatch, port: %i, encoder: %i\n",
1422 pipe_config->pixel_multiplier, encoder_pixel_multiplier);
045ac3b5
JB		 1423}
1424
ce22c320
DV		 1425static void intel_disable_sdvo(struct intel_encoder *encoder)
1426{
1427 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
8aca63aa 1428 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
ce22c320
DV		 1429 u32 temp;
1430
1431 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1432 if (0)
1433 intel_sdvo_set_encoder_power_state(intel_sdvo,
1434 DRM_MODE_DPMS_OFF);
1435
1436 temp = I915_READ(intel_sdvo->sdvo_reg);
1437 if ((temp & SDVO_ENABLE) != 0) {
776ca7cf
CW		 1438 /* HW workaround for IBX, we need to move the port to
1439 * transcoder A before disabling it. */
1440 if (HAS_PCH_IBX(encoder->base.dev)) {
1441 struct drm_crtc *crtc = encoder->base.crtc;
1442 int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1;
1443
1444 if (temp & SDVO_PIPE_B_SELECT) {
1445 temp &= ~SDVO_PIPE_B_SELECT;
1446 I915_WRITE(intel_sdvo->sdvo_reg, temp);
1447 POSTING_READ(intel_sdvo->sdvo_reg);
1448
1449 /* Again we need to write this twice. */
1450 I915_WRITE(intel_sdvo->sdvo_reg, temp);
1451 POSTING_READ(intel_sdvo->sdvo_reg);
1452
1453 /* Transcoder selection bits only update
1454 * effectively on vblank. */
1455 if (crtc)
1456 intel_wait_for_vblank(encoder->base.dev, pipe);
1457 else
1458 msleep(50);
1459 }
1460 }
1461
ce22c320
DV		 1462 intel_sdvo_write_sdvox(intel_sdvo, temp & ~SDVO_ENABLE);
1463 }
1464}
1465
1466static void intel_enable_sdvo(struct intel_encoder *encoder)
1467{
1468 struct drm_device *dev = encoder->base.dev;
1469 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1470 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
ce22c320 1471 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
79e53945 1472 u32 temp;
ce22c320
DV		 1473 bool input1, input2;
1474 int i;
d0a7b6de 1475 bool success;
ce22c320
DV		 1476
1477 temp = I915_READ(intel_sdvo->sdvo_reg);
776ca7cf
CW		 1478 if ((temp & SDVO_ENABLE) == 0) {
1479 /* HW workaround for IBX, we need to move the port
dc0fa718
PZ		 1480 * to transcoder A before disabling it, so restore it here. */
1481 if (HAS_PCH_IBX(dev))
1482 temp |= SDVO_PIPE_SEL(intel_crtc->pipe);
776ca7cf 1483
ce22c320 1484 intel_sdvo_write_sdvox(intel_sdvo, temp | SDVO_ENABLE);
776ca7cf 1485 }
ce22c320
DV		 1486 for (i = 0; i < 2; i++)
1487 intel_wait_for_vblank(dev, intel_crtc->pipe);
1488
d0a7b6de 1489 success = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2);
ce22c320
DV		 1490 /* Warn if the device reported failure to sync.
1491 * A lot of SDVO devices fail to notify of sync, but it's
1492 * a given it the status is a success, we succeeded.
1493 */
d0a7b6de 1494 if (success && !input1) {
ce22c320
DV		 1495 DRM_DEBUG_KMS("First %s output reported failure to "
1496 "sync\n", SDVO_NAME(intel_sdvo));
1497 }
1498
1499 if (0)
1500 intel_sdvo_set_encoder_power_state(intel_sdvo,
1501 DRM_MODE_DPMS_ON);
1502 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1503}
1504
6b1c087b 1505/* Special dpms function to support cloning between dvo/sdvo/crt. */
b2cabb0e 1506static void intel_sdvo_dpms(struct drm_connector *connector, int mode)
79e53945 1507{
b2cabb0e
DV		 1508 struct drm_crtc *crtc;
1509 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1510
1511 /* dvo supports only 2 dpms states. */
1512 if (mode != DRM_MODE_DPMS_ON)
1513 mode = DRM_MODE_DPMS_OFF;
1514
1515 if (mode == connector->dpms)
1516 return;
1517
1518 connector->dpms = mode;
1519
1520 /* Only need to change hw state when actually enabled */
1521 crtc = intel_sdvo->base.base.crtc;
1522 if (!crtc) {
1523 intel_sdvo->base.connectors_active = false;
1524 return;
1525 }
79e53945 1526
6b1c087b
JN		 1527 /* We set active outputs manually below in case pipe dpms doesn't change
1528 * due to cloning. */
79e53945 1529 if (mode != DRM_MODE_DPMS_ON) {
ea5b213a 1530 intel_sdvo_set_active_outputs(intel_sdvo, 0);
79e53945 1531 if (0)
ea5b213a 1532 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
79e53945 1533
b2cabb0e
DV		 1534 intel_sdvo->base.connectors_active = false;
1535
1536 intel_crtc_update_dpms(crtc);
79e53945 1537 } else {
b2cabb0e
DV		 1538 intel_sdvo->base.connectors_active = true;
1539
1540 intel_crtc_update_dpms(crtc);
79e53945
JB		 1541
1542 if (0)
ea5b213a
CW		 1543 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1544 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
79e53945 1545 }
0a91ca29 1546
b980514c 1547 intel_modeset_check_state(connector->dev);
79e53945
JB		 1548}
1549
c19de8eb
DL		 1550static enum drm_mode_status
1551intel_sdvo_mode_valid(struct drm_connector *connector,
1552 struct drm_display_mode *mode)
79e53945 1553{
df0e9248 1554 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
79e53945
JB		 1555
1556 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
1557 return MODE_NO_DBLESCAN;
1558
ea5b213a 1559 if (intel_sdvo->pixel_clock_min > mode->clock)
79e53945
JB		 1560 return MODE_CLOCK_LOW;
1561
ea5b213a 1562 if (intel_sdvo->pixel_clock_max < mode->clock)
79e53945
JB		 1563 return MODE_CLOCK_HIGH;
1564
8545423a 1565 if (intel_sdvo->is_lvds) {
ea5b213a 1566 if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
12682a97 1567 return MODE_PANEL;
1568
ea5b213a 1569 if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
12682a97 1570 return MODE_PANEL;
1571 }
1572
79e53945
JB		 1573 return MODE_OK;
1574}
1575
ea5b213a 1576static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps)
79e53945 1577{
1a3665c8 1578 BUILD_BUG_ON(sizeof(*caps) != 8);
e957d772
CW		 1579 if (!intel_sdvo_get_value(intel_sdvo,
1580 SDVO_CMD_GET_DEVICE_CAPS,
1581 caps, sizeof(*caps)))
1582 return false;
1583
1584 DRM_DEBUG_KMS("SDVO capabilities:\n"
1585 " vendor_id: %d\n"
1586 " device_id: %d\n"
1587 " device_rev_id: %d\n"
1588 " sdvo_version_major: %d\n"
1589 " sdvo_version_minor: %d\n"
1590 " sdvo_inputs_mask: %d\n"
1591 " smooth_scaling: %d\n"
1592 " sharp_scaling: %d\n"
1593 " up_scaling: %d\n"
1594 " down_scaling: %d\n"
1595 " stall_support: %d\n"
1596 " output_flags: %d\n",
1597 caps->vendor_id,
1598 caps->device_id,
1599 caps->device_rev_id,
1600 caps->sdvo_version_major,
1601 caps->sdvo_version_minor,
1602 caps->sdvo_inputs_mask,
1603 caps->smooth_scaling,
1604 caps->sharp_scaling,
1605 caps->up_scaling,
1606 caps->down_scaling,
1607 caps->stall_support,
1608 caps->output_flags);
1609
1610 return true;
79e53945
JB		 1611}
1612
5fa7ac9c 1613static uint16_t intel_sdvo_get_hotplug_support(struct intel_sdvo *intel_sdvo)
79e53945 1614{
768b107e 1615 struct drm_device *dev = intel_sdvo->base.base.dev;
5fa7ac9c 1616 uint16_t hotplug;
79e53945 1617
768b107e
DV		 1618 /* HW Erratum: SDVO Hotplug is broken on all i945G chips, there's noise
1619 * on the line. */
1620 if (IS_I945G(dev) || IS_I945GM(dev))
5fa7ac9c 1621 return 0;
768b107e 1622
5fa7ac9c
JN		 1623 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
1624 &hotplug, sizeof(hotplug)))
1625 return 0;
768b107e 1626
5fa7ac9c 1627 return hotplug;
79e53945
JB		 1628}
1629
cc68c81a 1630static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder)
79e53945 1631{
8aca63aa 1632 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
79e53945 1633
5fa7ac9c
JN		 1634 intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG,
1635 &intel_sdvo->hotplug_active, 2);
79e53945
JB		 1636}
1637
fb7a46f3 1638static bool
ea5b213a 1639intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo)
fb7a46f3 1640{
bc65212c 1641 /* Is there more than one type of output? */
2294488d 1642 return hweight16(intel_sdvo->caps.output_flags) > 1;
fb7a46f3 1643}
1644
f899fc64 1645static struct edid *
e957d772 1646intel_sdvo_get_edid(struct drm_connector *connector)
f899fc64 1647{
e957d772
CW		 1648 struct intel_sdvo *sdvo = intel_attached_sdvo(connector);
1649 return drm_get_edid(connector, &sdvo->ddc);
f899fc64
CW		 1650}
1651
ff482d83
CW		 1652/* Mac mini hack -- use the same DDC as the analog connector */
1653static struct edid *
1654intel_sdvo_get_analog_edid(struct drm_connector *connector)
1655{
f899fc64 1656 struct drm_i915_private *dev_priv = connector->dev->dev_private;
ff482d83 1657
0c1dab89 1658 return drm_get_edid(connector,
3bd7d909 1659 intel_gmbus_get_adapter(dev_priv,
41aa3448 1660 dev_priv->vbt.crt_ddc_pin));
ff482d83
CW		 1661}
1662
c43b5634 1663static enum drm_connector_status
8bf38485 1664intel_sdvo_tmds_sink_detect(struct drm_connector *connector)
9dff6af8 1665{
df0e9248 1666 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
9d1a903d
CW		 1667 enum drm_connector_status status;
1668 struct edid *edid;
9dff6af8 1669
e957d772 1670 edid = intel_sdvo_get_edid(connector);
57cdaf90 1671
ea5b213a 1672 if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) {
e957d772 1673 u8 ddc, saved_ddc = intel_sdvo->ddc_bus;
9d1a903d 1674
7c3f0a27
ZY		 1675 /*
1676 * Don't use the 1 as the argument of DDC bus switch to get
1677 * the EDID. It is used for SDVO SPD ROM.
1678 */
9d1a903d 1679 for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
e957d772
CW		 1680 intel_sdvo->ddc_bus = ddc;
1681 edid = intel_sdvo_get_edid(connector);
1682 if (edid)
7c3f0a27 1683 break;
7c3f0a27 1684 }
e957d772
CW		 1685 /*
1686 * If we found the EDID on the other bus,
1687 * assume that is the correct DDC bus.
1688 */
1689 if (edid == NULL)
1690 intel_sdvo->ddc_bus = saved_ddc;
7c3f0a27 1691 }
9d1a903d
CW		 1692
1693 /*
1694 * When there is no edid and no monitor is connected with VGA
1695 * port, try to use the CRT ddc to read the EDID for DVI-connector.
57cdaf90 1696 */
ff482d83
CW		 1697 if (edid == NULL)
1698 edid = intel_sdvo_get_analog_edid(connector);
149c36a3 1699
2f551c84 1700 status = connector_status_unknown;
9dff6af8 1701 if (edid != NULL) {
149c36a3 1702 /* DDC bus is shared, match EDID to connector type */
9d1a903d
CW		 1703 if (edid->input & DRM_EDID_INPUT_DIGITAL) {
1704 status = connector_status_connected;
da79de97
CW		 1705 if (intel_sdvo->is_hdmi) {
1706 intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
1707 intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
abedc077
VS		 1708 intel_sdvo->rgb_quant_range_selectable =
1709 drm_rgb_quant_range_selectable(edid);
da79de97 1710 }
13946743
CW		 1711 } else
1712 status = connector_status_disconnected;
9d1a903d
CW		 1713 kfree(edid);
1714 }
7f36e7ed
CW		 1715
1716 if (status == connector_status_connected) {
1717 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
c3e5f67b
DV		 1718 if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO)
1719 intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON);
7f36e7ed
CW		 1720 }
1721
2b8d33f7 1722 return status;
9dff6af8
ML		 1723}
1724
52220085
CW		 1725static bool
1726intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo,
1727 struct edid *edid)
1728{
1729 bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
1730 bool connector_is_digital = !!IS_DIGITAL(sdvo);
1731
1732 DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n",
1733 connector_is_digital, monitor_is_digital);
1734 return connector_is_digital == monitor_is_digital;
1735}
1736
7b334fcb 1737static enum drm_connector_status
930a9e28 1738intel_sdvo_detect(struct drm_connector *connector, bool force)
79e53945 1739{
fb7a46f3 1740 uint16_t response;
df0e9248 1741 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 1742 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
14571b4c 1743 enum drm_connector_status ret;
79e53945 1744
164c8598 1745 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1746 connector->base.id, connector->name);
164c8598 1747
fc37381c
CW		 1748 if (!intel_sdvo_get_value(intel_sdvo,
1749 SDVO_CMD_GET_ATTACHED_DISPLAYS,
1750 &response, 2))
32aad86f 1751 return connector_status_unknown;
79e53945 1752
e957d772
CW		 1753 DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
1754 response & 0xff, response >> 8,
1755 intel_sdvo_connector->output_flag);
e2f0ba97 1756
fb7a46f3 1757 if (response == 0)
79e53945 1758 return connector_status_disconnected;
fb7a46f3 1759
ea5b213a 1760 intel_sdvo->attached_output = response;
14571b4c 1761
97aaf910
CW		 1762 intel_sdvo->has_hdmi_monitor = false;
1763 intel_sdvo->has_hdmi_audio = false;
abedc077 1764 intel_sdvo->rgb_quant_range_selectable = false;
97aaf910 1765
615fb93f 1766 if ((intel_sdvo_connector->output_flag & response) == 0)
14571b4c 1767 ret = connector_status_disconnected;
13946743 1768 else if (IS_TMDS(intel_sdvo_connector))
8bf38485 1769 ret = intel_sdvo_tmds_sink_detect(connector);
13946743
CW		 1770 else {
1771 struct edid *edid;
1772
1773 /* if we have an edid check it matches the connection */
1774 edid = intel_sdvo_get_edid(connector);
1775 if (edid == NULL)
1776 edid = intel_sdvo_get_analog_edid(connector);
1777 if (edid != NULL) {
52220085
CW		 1778 if (intel_sdvo_connector_matches_edid(intel_sdvo_connector,
1779 edid))
13946743 1780 ret = connector_status_connected;
52220085
CW		 1781 else
1782 ret = connector_status_disconnected;
1783
13946743
CW		 1784 kfree(edid);
1785 } else
1786 ret = connector_status_connected;
1787 }
14571b4c
ZW		 1788
1789 /* May update encoder flag for like clock for SDVO TV, etc.*/
1790 if (ret == connector_status_connected) {
ea5b213a
CW		 1791 intel_sdvo->is_tv = false;
1792 intel_sdvo->is_lvds = false;
14571b4c 1793
09ede541 1794 if (response & SDVO_TV_MASK)
ea5b213a 1795 intel_sdvo->is_tv = true;
14571b4c 1796 if (response & SDVO_LVDS_MASK)
8545423a 1797 intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL;
fb7a46f3 1798 }
14571b4c
ZW		 1799
1800 return ret;
79e53945
JB		 1801}
1802
e2f0ba97 1803static void intel_sdvo_get_ddc_modes(struct drm_connector *connector)
79e53945 1804{
ff482d83 1805 struct edid *edid;
79e53945 1806
46a3f4a3 1807 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1808 connector->base.id, connector->name);
46a3f4a3 1809
79e53945 1810 /* set the bus switch and get the modes */
e957d772 1811 edid = intel_sdvo_get_edid(connector);
79e53945 1812
57cdaf90
KP		 1813 /*
1814 * Mac mini hack. On this device, the DVI-I connector shares one DDC
1815 * link between analog and digital outputs. So, if the regular SDVO
1816 * DDC fails, check to see if the analog output is disconnected, in
1817 * which case we'll look there for the digital DDC data.
e2f0ba97 1818 */
f899fc64
CW		 1819 if (edid == NULL)
1820 edid = intel_sdvo_get_analog_edid(connector);
1821
ff482d83 1822 if (edid != NULL) {
52220085
CW		 1823 if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector),
1824 edid)) {
0c1dab89
CW		 1825 drm_mode_connector_update_edid_property(connector, edid);
1826 drm_add_edid_modes(connector, edid);
1827 }
13946743 1828
ff482d83 1829 kfree(edid);
e2f0ba97 1830 }
e2f0ba97
JB		 1831}
1832
1833/*
1834 * Set of SDVO TV modes.
1835 * Note! This is in reply order (see loop in get_tv_modes).
1836 * XXX: all 60Hz refresh?
1837 */
b1f559ec 1838static const struct drm_display_mode sdvo_tv_modes[] = {
7026d4ac
ZW		 1839 { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
1840 416, 0, 200, 201, 232, 233, 0,
e2f0ba97 1841 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1842 { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
1843 416, 0, 240, 241, 272, 273, 0,
e2f0ba97 1844 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1845 { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
1846 496, 0, 300, 301, 332, 333, 0,
e2f0ba97 1847 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1848 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
1849 736, 0, 350, 351, 382, 383, 0,
e2f0ba97 1850 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1851 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
1852 736, 0, 400, 401, 432, 433, 0,
e2f0ba97 1853 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1854 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
1855 736, 0, 480, 481, 512, 513, 0,
e2f0ba97 1856 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1857 { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
1858 800, 0, 480, 481, 512, 513, 0,
e2f0ba97 1859 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1860 { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
1861 800, 0, 576, 577, 608, 609, 0,
e2f0ba97 1862 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1863 { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
1864 816, 0, 350, 351, 382, 383, 0,
e2f0ba97 1865 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1866 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
1867 816, 0, 400, 401, 432, 433, 0,
e2f0ba97 1868 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1869 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
1870 816, 0, 480, 481, 512, 513, 0,
e2f0ba97 1871 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1872 { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
1873 816, 0, 540, 541, 572, 573, 0,
e2f0ba97 1874 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1875 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
1876 816, 0, 576, 577, 608, 609, 0,
e2f0ba97 1877 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1878 { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
1879 864, 0, 576, 577, 608, 609, 0,
e2f0ba97 1880 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1881 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
1882 896, 0, 600, 601, 632, 633, 0,
e2f0ba97 1883 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1884 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
1885 928, 0, 624, 625, 656, 657, 0,
e2f0ba97 1886 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1887 { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
1888 1016, 0, 766, 767, 798, 799, 0,
e2f0ba97 1889 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1890 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
1891 1120, 0, 768, 769, 800, 801, 0,
e2f0ba97 1892 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1893 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
1894 1376, 0, 1024, 1025, 1056, 1057, 0,
e2f0ba97
JB		 1895 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1896};
1897
1898static void intel_sdvo_get_tv_modes(struct drm_connector *connector)
1899{
df0e9248 1900 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7026d4ac 1901 struct intel_sdvo_sdtv_resolution_request tv_res;
ce6feabd
ZY		 1902 uint32_t reply = 0, format_map = 0;
1903 int i;
e2f0ba97 1904
46a3f4a3 1905 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1906 connector->base.id, connector->name);
46a3f4a3 1907
e2f0ba97
JB		 1908 /* Read the list of supported input resolutions for the selected TV
1909 * format.
1910 */
40039750 1911 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 1912 memcpy(&tv_res, &format_map,
32aad86f 1913 min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request)));
ce6feabd 1914
32aad86f
CW		 1915 if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output))
1916 return;
ce6feabd 1917
32aad86f 1918 BUILD_BUG_ON(sizeof(tv_res) != 3);
e957d772
CW		 1919 if (!intel_sdvo_write_cmd(intel_sdvo,
1920 SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
32aad86f
CW		 1921 &tv_res, sizeof(tv_res)))
1922 return;
1923 if (!intel_sdvo_read_response(intel_sdvo, &reply, 3))
e2f0ba97
JB		 1924 return;
1925
1926 for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
7026d4ac
ZW		 1927 if (reply & (1 << i)) {
1928 struct drm_display_mode *nmode;
1929 nmode = drm_mode_duplicate(connector->dev,
32aad86f 1930 &sdvo_tv_modes[i]);
7026d4ac
ZW		 1931 if (nmode)
1932 drm_mode_probed_add(connector, nmode);
1933 }
e2f0ba97
JB		 1934}
1935
7086c87f
ML		 1936static void intel_sdvo_get_lvds_modes(struct drm_connector *connector)
1937{
df0e9248 1938 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7086c87f 1939 struct drm_i915_private *dev_priv = connector->dev->dev_private;
12682a97 1940 struct drm_display_mode *newmode;
7086c87f 1941
46a3f4a3 1942 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1943 connector->base.id, connector->name);
46a3f4a3 1944
7086c87f 1945 /*
c3456fb3 1946 * Fetch modes from VBT. For SDVO prefer the VBT mode since some
4300a0f8 1947 * SDVO->LVDS transcoders can't cope with the EDID mode.
7086c87f 1948 */
41aa3448 1949 if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) {
7086c87f 1950 newmode = drm_mode_duplicate(connector->dev,
41aa3448 1951 dev_priv->vbt.sdvo_lvds_vbt_mode);
7086c87f
ML		 1952 if (newmode != NULL) {
1953 /* Guarantee the mode is preferred */
1954 newmode->type = (DRM_MODE_TYPE_PREFERRED |
1955 DRM_MODE_TYPE_DRIVER);
1956 drm_mode_probed_add(connector, newmode);
1957 }
1958 }
12682a97 1959
4300a0f8
DA		 1960 /*
1961 * Attempt to get the mode list from DDC.
1962 * Assume that the preferred modes are
1963 * arranged in priority order.
1964 */
1965 intel_ddc_get_modes(connector, &intel_sdvo->ddc);
1966
12682a97 1967 list_for_each_entry(newmode, &connector->probed_modes, head) {
1968 if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
ea5b213a 1969 intel_sdvo->sdvo_lvds_fixed_mode =
12682a97 1970 drm_mode_duplicate(connector->dev, newmode);
6c9547ff 1971
8545423a 1972 intel_sdvo->is_lvds = true;
12682a97 1973 break;
1974 }
1975 }
7086c87f
ML		 1976}
1977
e2f0ba97
JB		 1978static int intel_sdvo_get_modes(struct drm_connector *connector)
1979{
615fb93f 1980 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e2f0ba97 1981
615fb93f 1982 if (IS_TV(intel_sdvo_connector))
e2f0ba97 1983 intel_sdvo_get_tv_modes(connector);
615fb93f 1984 else if (IS_LVDS(intel_sdvo_connector))
7086c87f 1985 intel_sdvo_get_lvds_modes(connector);
e2f0ba97
JB		 1986 else
1987 intel_sdvo_get_ddc_modes(connector);
1988
32aad86f 1989 return !list_empty(&connector->probed_modes);
79e53945
JB		 1990}
1991
fcc8d672
CW		 1992static void
1993intel_sdvo_destroy_enhance_property(struct drm_connector *connector)
b9219c5e 1994{
615fb93f 1995 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
b9219c5e
ZY		 1996 struct drm_device *dev = connector->dev;
1997
c5521706
CW		 1998 if (intel_sdvo_connector->left)
1999 drm_property_destroy(dev, intel_sdvo_connector->left);
2000 if (intel_sdvo_connector->right)
2001 drm_property_destroy(dev, intel_sdvo_connector->right);
2002 if (intel_sdvo_connector->top)
2003 drm_property_destroy(dev, intel_sdvo_connector->top);
2004 if (intel_sdvo_connector->bottom)
2005 drm_property_destroy(dev, intel_sdvo_connector->bottom);
2006 if (intel_sdvo_connector->hpos)
2007 drm_property_destroy(dev, intel_sdvo_connector->hpos);
2008 if (intel_sdvo_connector->vpos)
2009 drm_property_destroy(dev, intel_sdvo_connector->vpos);
2010 if (intel_sdvo_connector->saturation)
2011 drm_property_destroy(dev, intel_sdvo_connector->saturation);
2012 if (intel_sdvo_connector->contrast)
2013 drm_property_destroy(dev, intel_sdvo_connector->contrast);
2014 if (intel_sdvo_connector->hue)
2015 drm_property_destroy(dev, intel_sdvo_connector->hue);
2016 if (intel_sdvo_connector->sharpness)
2017 drm_property_destroy(dev, intel_sdvo_connector->sharpness);
2018 if (intel_sdvo_connector->flicker_filter)
2019 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter);
2020 if (intel_sdvo_connector->flicker_filter_2d)
2021 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_2d);
2022 if (intel_sdvo_connector->flicker_filter_adaptive)
2023 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_adaptive);
2024 if (intel_sdvo_connector->tv_luma_filter)
2025 drm_property_destroy(dev, intel_sdvo_connector->tv_luma_filter);
2026 if (intel_sdvo_connector->tv_chroma_filter)
2027 drm_property_destroy(dev, intel_sdvo_connector->tv_chroma_filter);
e044218a
CW		 2028 if (intel_sdvo_connector->dot_crawl)
2029 drm_property_destroy(dev, intel_sdvo_connector->dot_crawl);
c5521706
CW		 2030 if (intel_sdvo_connector->brightness)
2031 drm_property_destroy(dev, intel_sdvo_connector->brightness);
b9219c5e
ZY		 2032}
2033
79e53945
JB		 2034static void intel_sdvo_destroy(struct drm_connector *connector)
2035{
615fb93f 2036 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
79e53945 2037
c5521706 2038 if (intel_sdvo_connector->tv_format)
ce6feabd 2039 drm_property_destroy(connector->dev,
c5521706 2040 intel_sdvo_connector->tv_format);
b9219c5e 2041
d2a82a6f 2042 intel_sdvo_destroy_enhance_property(connector);
79e53945 2043 drm_connector_cleanup(connector);
4b745b1e 2044 kfree(intel_sdvo_connector);
79e53945
JB		 2045}
2046
1aad7ac0
CW		 2047static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
2048{
2049 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
2050 struct edid *edid;
2051 bool has_audio = false;
2052
2053 if (!intel_sdvo->is_hdmi)
2054 return false;
2055
2056 edid = intel_sdvo_get_edid(connector);
2057 if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
2058 has_audio = drm_detect_monitor_audio(edid);
38ab8a20 2059 kfree(edid);
1aad7ac0
CW		 2060
2061 return has_audio;
2062}
2063
ce6feabd
ZY		 2064static int
2065intel_sdvo_set_property(struct drm_connector *connector,
2066 struct drm_property *property,
2067 uint64_t val)
2068{
df0e9248 2069 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 2070 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e953fd7b 2071 struct drm_i915_private *dev_priv = connector->dev->dev_private;
b9219c5e 2072 uint16_t temp_value;
32aad86f
CW		 2073 uint8_t cmd;
2074 int ret;
ce6feabd 2075
662595df 2076 ret = drm_object_property_set_value(&connector->base, property, val);
32aad86f
CW		 2077 if (ret)
2078 return ret;
ce6feabd 2079
3f43c48d 2080 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 2081 int i = val;
2082 bool has_audio;
2083
2084 if (i == intel_sdvo_connector->force_audio)
7f36e7ed
CW		 2085 return 0;
2086
1aad7ac0 2087 intel_sdvo_connector->force_audio = i;
7f36e7ed 2088
c3e5f67b 2089 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 2090 has_audio = intel_sdvo_detect_hdmi_audio(connector);
2091 else
c3e5f67b 2092 has_audio = (i == HDMI_AUDIO_ON);
7f36e7ed 2093
1aad7ac0 2094 if (has_audio == intel_sdvo->has_hdmi_audio)
7f36e7ed 2095 return 0;
7f36e7ed 2096
1aad7ac0 2097 intel_sdvo->has_hdmi_audio = has_audio;
7f36e7ed
CW		 2098 goto done;
2099 }
2100
e953fd7b 2101 if (property == dev_priv->broadcast_rgb_property) {
ae4edb80
DV		 2102 bool old_auto = intel_sdvo->color_range_auto;
2103 uint32_t old_range = intel_sdvo->color_range;
2104
55bc60db
VS		 2105 switch (val) {
2106 case INTEL_BROADCAST_RGB_AUTO:
2107 intel_sdvo->color_range_auto = true;
2108 break;
2109 case INTEL_BROADCAST_RGB_FULL:
2110 intel_sdvo->color_range_auto = false;
2111 intel_sdvo->color_range = 0;
2112 break;
2113 case INTEL_BROADCAST_RGB_LIMITED:
2114 intel_sdvo->color_range_auto = false;
4f3a8bc7
PZ		 2115 /* FIXME: this bit is only valid when using TMDS
2116 * encoding and 8 bit per color mode. */
2117 intel_sdvo->color_range = HDMI_COLOR_RANGE_16_235;
55bc60db
VS		 2118 break;
2119 default:
2120 return -EINVAL;
2121 }
ae4edb80
DV		 2122
2123 if (old_auto == intel_sdvo->color_range_auto &&
2124 old_range == intel_sdvo->color_range)
2125 return 0;
2126
7f36e7ed
CW		 2127 goto done;
2128 }
2129
c5521706
CW		 2130#define CHECK_PROPERTY(name, NAME) \
2131 if (intel_sdvo_connector->name == property) { \
2132 if (intel_sdvo_connector->cur_##name == temp_value) return 0; \
2133 if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
2134 cmd = SDVO_CMD_SET_##NAME; \
2135 intel_sdvo_connector->cur_##name = temp_value; \
2136 goto set_value; \
2137 }
2138
2139 if (property == intel_sdvo_connector->tv_format) {
32aad86f
CW		 2140 if (val >= TV_FORMAT_NUM)
2141 return -EINVAL;
2142
40039750 2143 if (intel_sdvo->tv_format_index ==
615fb93f 2144 intel_sdvo_connector->tv_format_supported[val])
32aad86f 2145 return 0;
ce6feabd 2146
40039750 2147 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val];
c5521706 2148 goto done;
32aad86f 2149 } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) {
b9219c5e 2150 temp_value = val;
c5521706 2151 if (intel_sdvo_connector->left == property) {
662595df 2152 drm_object_property_set_value(&connector->base,
c5521706 2153 intel_sdvo_connector->right, val);
615fb93f 2154 if (intel_sdvo_connector->left_margin == temp_value)
32aad86f 2155 return 0;
b9219c5e 2156
615fb93f
CW		 2157 intel_sdvo_connector->left_margin = temp_value;
2158 intel_sdvo_connector->right_margin = temp_value;
2159 temp_value = intel_sdvo_connector->max_hscan -
c5521706 2160 intel_sdvo_connector->left_margin;
b9219c5e 2161 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 2162 goto set_value;
2163 } else if (intel_sdvo_connector->right == property) {
662595df 2164 drm_object_property_set_value(&connector->base,
c5521706 2165 intel_sdvo_connector->left, val);
615fb93f 2166 if (intel_sdvo_connector->right_margin == temp_value)
32aad86f 2167 return 0;
b9219c5e 2168
615fb93f
CW		 2169 intel_sdvo_connector->left_margin = temp_value;
2170 intel_sdvo_connector->right_margin = temp_value;
2171 temp_value = intel_sdvo_connector->max_hscan -
2172 intel_sdvo_connector->left_margin;
b9219c5e 2173 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 2174 goto set_value;
2175 } else if (intel_sdvo_connector->top == property) {
662595df 2176 drm_object_property_set_value(&connector->base,
c5521706 2177 intel_sdvo_connector->bottom, val);
615fb93f 2178 if (intel_sdvo_connector->top_margin == temp_value)
32aad86f 2179 return 0;
b9219c5e 2180
615fb93f
CW		 2181 intel_sdvo_connector->top_margin = temp_value;
2182 intel_sdvo_connector->bottom_margin = temp_value;
2183 temp_value = intel_sdvo_connector->max_vscan -
c5521706 2184 intel_sdvo_connector->top_margin;
b9219c5e 2185 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 2186 goto set_value;
2187 } else if (intel_sdvo_connector->bottom == property) {
662595df 2188 drm_object_property_set_value(&connector->base,
c5521706 2189 intel_sdvo_connector->top, val);
615fb93f 2190 if (intel_sdvo_connector->bottom_margin == temp_value)
32aad86f
CW		 2191 return 0;
2192
615fb93f
CW		 2193 intel_sdvo_connector->top_margin = temp_value;
2194 intel_sdvo_connector->bottom_margin = temp_value;
2195 temp_value = intel_sdvo_connector->max_vscan -
c5521706 2196 intel_sdvo_connector->top_margin;
b9219c5e 2197 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 2198 goto set_value;
2199 }
2200 CHECK_PROPERTY(hpos, HPOS)
2201 CHECK_PROPERTY(vpos, VPOS)
2202 CHECK_PROPERTY(saturation, SATURATION)
2203 CHECK_PROPERTY(contrast, CONTRAST)
2204 CHECK_PROPERTY(hue, HUE)
2205 CHECK_PROPERTY(brightness, BRIGHTNESS)
2206 CHECK_PROPERTY(sharpness, SHARPNESS)
2207 CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
2208 CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
2209 CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
2210 CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
2211 CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
e044218a 2212 CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
c5521706 2213 }
b9219c5e 2214
c5521706 2215 return -EINVAL; /* unknown property */
b9219c5e 2216
c5521706
CW		 2217set_value:
2218 if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2))
2219 return -EIO;
b9219c5e 2220
b9219c5e 2221
c5521706 2222done:
c0c36b94
CW		 2223 if (intel_sdvo->base.base.crtc)
2224 intel_crtc_restore_mode(intel_sdvo->base.base.crtc);
c5521706 2225
32aad86f 2226 return 0;
c5521706 2227#undef CHECK_PROPERTY
ce6feabd
ZY		 2228}
2229
79e53945 2230static const struct drm_connector_funcs intel_sdvo_connector_funcs = {
b2cabb0e 2231 .dpms = intel_sdvo_dpms,
79e53945
JB		 2232 .detect = intel_sdvo_detect,
2233 .fill_modes = drm_helper_probe_single_connector_modes,
ce6feabd 2234 .set_property = intel_sdvo_set_property,
79e53945
JB		 2235 .destroy = intel_sdvo_destroy,
2236};
2237
2238static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = {
2239 .get_modes = intel_sdvo_get_modes,
2240 .mode_valid = intel_sdvo_mode_valid,
df0e9248 2241 .best_encoder = intel_best_encoder,
79e53945
JB		 2242};
2243
b358d0a6 2244static void intel_sdvo_enc_destroy(struct drm_encoder *encoder)
79e53945 2245{
8aca63aa 2246 struct intel_sdvo *intel_sdvo = to_sdvo(to_intel_encoder(encoder));
d2a82a6f 2247
ea5b213a 2248 if (intel_sdvo->sdvo_lvds_fixed_mode != NULL)
d2a82a6f 2249 drm_mode_destroy(encoder->dev,
ea5b213a 2250 intel_sdvo->sdvo_lvds_fixed_mode);
d2a82a6f 2251
e957d772 2252 i2c_del_adapter(&intel_sdvo->ddc);
ea5b213a 2253 intel_encoder_destroy(encoder);
79e53945
JB		 2254}
2255
2256static const struct drm_encoder_funcs intel_sdvo_enc_funcs = {
2257 .destroy = intel_sdvo_enc_destroy,
2258};
2259
b66d8424
CW		 2260static void
2261intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo)
2262{
2263 uint16_t mask = 0;
2264 unsigned int num_bits;
2265
2266 /* Make a mask of outputs less than or equal to our own priority in the
2267 * list.
2268 */
2269 switch (sdvo->controlled_output) {
2270 case SDVO_OUTPUT_LVDS1:
2271 mask |= SDVO_OUTPUT_LVDS1;
2272 case SDVO_OUTPUT_LVDS0:
2273 mask |= SDVO_OUTPUT_LVDS0;
2274 case SDVO_OUTPUT_TMDS1:
2275 mask |= SDVO_OUTPUT_TMDS1;
2276 case SDVO_OUTPUT_TMDS0:
2277 mask |= SDVO_OUTPUT_TMDS0;
2278 case SDVO_OUTPUT_RGB1:
2279 mask |= SDVO_OUTPUT_RGB1;
2280 case SDVO_OUTPUT_RGB0:
2281 mask |= SDVO_OUTPUT_RGB0;
2282 break;
2283 }
2284
2285 /* Count bits to find what number we are in the priority list. */
2286 mask &= sdvo->caps.output_flags;
2287 num_bits = hweight16(mask);
2288 /* If more than 3 outputs, default to DDC bus 3 for now. */
2289 if (num_bits > 3)
2290 num_bits = 3;
2291
2292 /* Corresponds to SDVO_CONTROL_BUS_DDCx */
2293 sdvo->ddc_bus = 1 << num_bits;
2294}
79e53945 2295
e2f0ba97
JB		 2296/**
2297 * Choose the appropriate DDC bus for control bus switch command for this
2298 * SDVO output based on the controlled output.
2299 *
2300 * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
2301 * outputs, then LVDS outputs.
2302 */
2303static void
b1083333 2304intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv,
ea5b213a 2305 struct intel_sdvo *sdvo, u32 reg)
e2f0ba97 2306{
b1083333 2307 struct sdvo_device_mapping *mapping;
e2f0ba97 2308
eef4eacb 2309 if (sdvo->is_sdvob)
b1083333
AJ		 2310 mapping = &(dev_priv->sdvo_mappings[0]);
2311 else
2312 mapping = &(dev_priv->sdvo_mappings[1]);
e2f0ba97 2313
b66d8424
CW		 2314 if (mapping->initialized)
2315 sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
2316 else
2317 intel_sdvo_guess_ddc_bus(sdvo);
e2f0ba97
JB		 2318}
2319
e957d772
CW		 2320static void
2321intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv,
2322 struct intel_sdvo *sdvo, u32 reg)
2323{
2324 struct sdvo_device_mapping *mapping;
46eb3036 2325 u8 pin;
e957d772 2326
eef4eacb 2327 if (sdvo->is_sdvob)
e957d772
CW		 2328 mapping = &dev_priv->sdvo_mappings[0];
2329 else
2330 mapping = &dev_priv->sdvo_mappings[1];
2331
6cb1612a 2332 if (mapping->initialized && intel_gmbus_is_port_valid(mapping->i2c_pin))
e957d772 2333 pin = mapping->i2c_pin;
6cb1612a
JN		 2334 else
2335 pin = GMBUS_PORT_DPB;
e957d772 2336
6cb1612a
JN		 2337 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin);
2338
2339 /* With gmbus we should be able to drive sdvo i2c at 2MHz, but somehow
2340 * our code totally fails once we start using gmbus. Hence fall back to
2341 * bit banging for now. */
2342 intel_gmbus_force_bit(sdvo->i2c, true);
e957d772
CW		 2343}
2344
fbfcc4f3
JN		 2345/* undo any changes intel_sdvo_select_i2c_bus() did to sdvo->i2c */
2346static void
2347intel_sdvo_unselect_i2c_bus(struct intel_sdvo *sdvo)
2348{
2349 intel_gmbus_force_bit(sdvo->i2c, false);
e957d772
CW		 2350}
2351
e2f0ba97 2352static bool
e27d8538 2353intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device)
e2f0ba97 2354{
97aaf910 2355 return intel_sdvo_check_supp_encode(intel_sdvo);
e2f0ba97
JB		 2356}
2357
714605e4 2358static u8
eef4eacb 2359intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo)
714605e4 2360{
2361 struct drm_i915_private *dev_priv = dev->dev_private;
2362 struct sdvo_device_mapping *my_mapping, *other_mapping;
2363
eef4eacb 2364 if (sdvo->is_sdvob) {
714605e4 2365 my_mapping = &dev_priv->sdvo_mappings[0];
2366 other_mapping = &dev_priv->sdvo_mappings[1];
2367 } else {
2368 my_mapping = &dev_priv->sdvo_mappings[1];
2369 other_mapping = &dev_priv->sdvo_mappings[0];
2370 }
2371
2372 /* If the BIOS described our SDVO device, take advantage of it. */
2373 if (my_mapping->slave_addr)
2374 return my_mapping->slave_addr;
2375
2376 /* If the BIOS only described a different SDVO device, use the
2377 * address that it isn't using.
2378 */
2379 if (other_mapping->slave_addr) {
2380 if (other_mapping->slave_addr == 0x70)
2381 return 0x72;
2382 else
2383 return 0x70;
2384 }
2385
2386 /* No SDVO device info is found for another DVO port,
2387 * so use mapping assumption we had before BIOS parsing.
2388 */
eef4eacb 2389 if (sdvo->is_sdvob)
714605e4 2390 return 0x70;
2391 else
2392 return 0x72;
2393}
2394
931c1c26
ID		 2395static void
2396intel_sdvo_connector_unregister(struct intel_connector *intel_connector)
2397{
2398 struct drm_connector *drm_connector;
2399 struct intel_sdvo *sdvo_encoder;
2400
2401 drm_connector = &intel_connector->base;
2402 sdvo_encoder = intel_attached_sdvo(&intel_connector->base);
2403
2404 sysfs_remove_link(&drm_connector->kdev->kobj,
2405 sdvo_encoder->ddc.dev.kobj.name);
2406 intel_connector_unregister(intel_connector);
2407}
2408
c393454d 2409static int
df0e9248
CW		 2410intel_sdvo_connector_init(struct intel_sdvo_connector *connector,
2411 struct intel_sdvo *encoder)
14571b4c 2412{
c393454d
ID		 2413 struct drm_connector *drm_connector;
2414 int ret;
2415
2416 drm_connector = &connector->base.base;
2417 ret = drm_connector_init(encoder->base.base.dev,
2418 drm_connector,
df0e9248
CW		 2419 &intel_sdvo_connector_funcs,
2420 connector->base.base.connector_type);
c393454d
ID		 2421 if (ret < 0)
2422 return ret;
6070a4a9 2423
c393454d 2424 drm_connector_helper_add(drm_connector,
df0e9248 2425 &intel_sdvo_connector_helper_funcs);
14571b4c 2426
8f4839e2 2427 connector->base.base.interlace_allowed = 1;
df0e9248
CW		 2428 connector->base.base.doublescan_allowed = 0;
2429 connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
4ac41f47 2430 connector->base.get_hw_state = intel_sdvo_connector_get_hw_state;
931c1c26 2431 connector->base.unregister = intel_sdvo_connector_unregister;
14571b4c 2432
df0e9248 2433 intel_connector_attach_encoder(&connector->base, &encoder->base);
c393454d
ID		 2434 ret = drm_sysfs_connector_add(drm_connector);
2435 if (ret < 0)
2436 goto err1;
2437
4d43e9bd
EE		 2438 ret = sysfs_create_link(&drm_connector->kdev->kobj,
2439 &encoder->ddc.dev.kobj,
931c1c26
ID		 2440 encoder->ddc.dev.kobj.name);
2441 if (ret < 0)
2442 goto err2;
2443
c393454d
ID		 2444 return 0;
2445
931c1c26
ID		 2446err2:
2447 drm_sysfs_connector_remove(drm_connector);
c393454d
ID		 2448err1:
2449 drm_connector_cleanup(drm_connector);
2450
2451 return ret;
14571b4c 2452}
6070a4a9 2453
7f36e7ed 2454static void
55bc60db
VS		 2455intel_sdvo_add_hdmi_properties(struct intel_sdvo *intel_sdvo,
2456 struct intel_sdvo_connector *connector)
7f36e7ed
CW		 2457{
2458 struct drm_device *dev = connector->base.base.dev;
2459
3f43c48d 2460 intel_attach_force_audio_property(&connector->base.base);
55bc60db 2461 if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev)) {
e953fd7b 2462 intel_attach_broadcast_rgb_property(&connector->base.base);
55bc60db
VS		 2463 intel_sdvo->color_range_auto = true;
2464 }
7f36e7ed
CW		 2465}
2466
fb7a46f3 2467static bool
ea5b213a 2468intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device)
fb7a46f3 2469{
4ef69c7a 2470 struct drm_encoder *encoder = &intel_sdvo->base.base;
14571b4c 2471 struct drm_connector *connector;
cc68c81a 2472 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
14571b4c 2473 struct intel_connector *intel_connector;
615fb93f 2474 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2475
46a3f4a3
CW		 2476 DRM_DEBUG_KMS("initialising DVI device %d\n", device);
2477
b14c5679 2478 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
615fb93f 2479 if (!intel_sdvo_connector)
14571b4c
ZW		 2480 return false;
2481
14571b4c 2482 if (device == 0) {
ea5b213a 2483 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
615fb93f 2484 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
14571b4c 2485 } else if (device == 1) {
ea5b213a 2486 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
615fb93f 2487 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
14571b4c
ZW		 2488 }
2489
615fb93f 2490 intel_connector = &intel_sdvo_connector->base;
14571b4c 2491 connector = &intel_connector->base;
5fa7ac9c
JN		 2492 if (intel_sdvo_get_hotplug_support(intel_sdvo) &
2493 intel_sdvo_connector->output_flag) {
5fa7ac9c 2494 intel_sdvo->hotplug_active |= intel_sdvo_connector->output_flag;
cc68c81a
SF		 2495 /* Some SDVO devices have one-shot hotplug interrupts.
2496 * Ensure that they get re-enabled when an interrupt happens.
2497 */
2498 intel_encoder->hot_plug = intel_sdvo_enable_hotplug;
2499 intel_sdvo_enable_hotplug(intel_encoder);
5fa7ac9c 2500 } else {
821450c6 2501 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
5fa7ac9c 2502 }
14571b4c
ZW		 2503 encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
2504 connector->connector_type = DRM_MODE_CONNECTOR_DVID;
2505
e27d8538 2506 if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) {
14571b4c 2507 connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
e27d8538 2508 intel_sdvo->is_hdmi = true;
14571b4c 2509 }
14571b4c 2510
c393454d
ID		 2511 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2512 kfree(intel_sdvo_connector);
2513 return false;
2514 }
2515
f797d221 2516 if (intel_sdvo->is_hdmi)
55bc60db 2517 intel_sdvo_add_hdmi_properties(intel_sdvo, intel_sdvo_connector);
14571b4c
ZW		 2518
2519 return true;
2520}
2521
2522static bool
ea5b213a 2523intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type)
14571b4c 2524{
4ef69c7a
CW		 2525 struct drm_encoder *encoder = &intel_sdvo->base.base;
2526 struct drm_connector *connector;
2527 struct intel_connector *intel_connector;
2528 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2529
46a3f4a3
CW		 2530 DRM_DEBUG_KMS("initialising TV type %d\n", type);
2531
b14c5679 2532 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
615fb93f
CW		 2533 if (!intel_sdvo_connector)
2534 return false;
14571b4c 2535
615fb93f 2536 intel_connector = &intel_sdvo_connector->base;
4ef69c7a
CW		 2537 connector = &intel_connector->base;
2538 encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
2539 connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
14571b4c 2540
4ef69c7a
CW		 2541 intel_sdvo->controlled_output |= type;
2542 intel_sdvo_connector->output_flag = type;
14571b4c 2543
4ef69c7a 2544 intel_sdvo->is_tv = true;
14571b4c 2545
c393454d
ID		 2546 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2547 kfree(intel_sdvo_connector);
2548 return false;
2549 }
14571b4c 2550
4ef69c7a 2551 if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type))
32aad86f 2552 goto err;
14571b4c 2553
4ef69c7a 2554 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f 2555 goto err;
14571b4c 2556
4ef69c7a 2557 return true;
32aad86f
CW		 2558
2559err:
d9255d57 2560 drm_sysfs_connector_remove(connector);
123d5c01 2561 intel_sdvo_destroy(connector);
32aad86f 2562 return false;
14571b4c
ZW		 2563}
2564
2565static bool
ea5b213a 2566intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2567{
4ef69c7a
CW		 2568 struct drm_encoder *encoder = &intel_sdvo->base.base;
2569 struct drm_connector *connector;
2570 struct intel_connector *intel_connector;
2571 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2572
46a3f4a3
CW		 2573 DRM_DEBUG_KMS("initialising analog device %d\n", device);
2574
b14c5679 2575 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
615fb93f
CW		 2576 if (!intel_sdvo_connector)
2577 return false;
14571b4c 2578
615fb93f 2579 intel_connector = &intel_sdvo_connector->base;
4ef69c7a 2580 connector = &intel_connector->base;
821450c6 2581 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT;
4ef69c7a
CW		 2582 encoder->encoder_type = DRM_MODE_ENCODER_DAC;
2583 connector->connector_type = DRM_MODE_CONNECTOR_VGA;
2584
2585 if (device == 0) {
2586 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
2587 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
2588 } else if (device == 1) {
2589 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
2590 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
2591 }
2592
c393454d
ID		 2593 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2594 kfree(intel_sdvo_connector);
2595 return false;
2596 }
2597
4ef69c7a 2598 return true;
14571b4c
ZW		 2599}
2600
2601static bool
ea5b213a 2602intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2603{
4ef69c7a
CW		 2604 struct drm_encoder *encoder = &intel_sdvo->base.base;
2605 struct drm_connector *connector;
2606 struct intel_connector *intel_connector;
2607 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2608
46a3f4a3
CW		 2609 DRM_DEBUG_KMS("initialising LVDS device %d\n", device);
2610
b14c5679 2611 intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL);
615fb93f
CW		 2612 if (!intel_sdvo_connector)
2613 return false;
14571b4c 2614
615fb93f
CW		 2615 intel_connector = &intel_sdvo_connector->base;
2616 connector = &intel_connector->base;
4ef69c7a
CW		 2617 encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
2618 connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
2619
2620 if (device == 0) {
2621 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
2622 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
2623 } else if (device == 1) {
2624 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
2625 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
2626 }
2627
c393454d
ID		 2628 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2629 kfree(intel_sdvo_connector);
2630 return false;
2631 }
2632
4ef69c7a 2633 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f
CW		 2634 goto err;
2635
2636 return true;
2637
2638err:
d9255d57 2639 drm_sysfs_connector_remove(connector);
123d5c01 2640 intel_sdvo_destroy(connector);
32aad86f 2641 return false;
14571b4c
ZW		 2642}
2643
2644static bool
ea5b213a 2645intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags)
14571b4c 2646{
ea5b213a 2647 intel_sdvo->is_tv = false;
ea5b213a 2648 intel_sdvo->is_lvds = false;
fb7a46f3 2649
14571b4c 2650 /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
fb7a46f3 2651
14571b4c 2652 if (flags & SDVO_OUTPUT_TMDS0)
ea5b213a 2653 if (!intel_sdvo_dvi_init(intel_sdvo, 0))
14571b4c
ZW		 2654 return false;
2655
2656 if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
ea5b213a 2657 if (!intel_sdvo_dvi_init(intel_sdvo, 1))
14571b4c
ZW		 2658 return false;
2659
2660 /* TV has no XXX1 function block */
a1f4b7ff 2661 if (flags & SDVO_OUTPUT_SVID0)
ea5b213a 2662 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0))
14571b4c
ZW		 2663 return false;
2664
2665 if (flags & SDVO_OUTPUT_CVBS0)
ea5b213a 2666 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0))
14571b4c 2667 return false;
fb7a46f3 2668
a0b1c7a5
CW		 2669 if (flags & SDVO_OUTPUT_YPRPB0)
2670 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0))
2671 return false;
2672
14571b4c 2673 if (flags & SDVO_OUTPUT_RGB0)
ea5b213a 2674 if (!intel_sdvo_analog_init(intel_sdvo, 0))
14571b4c
ZW		 2675 return false;
2676
2677 if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
ea5b213a 2678 if (!intel_sdvo_analog_init(intel_sdvo, 1))
14571b4c
ZW		 2679 return false;
2680
2681 if (flags & SDVO_OUTPUT_LVDS0)
ea5b213a 2682 if (!intel_sdvo_lvds_init(intel_sdvo, 0))
14571b4c
ZW		 2683 return false;
2684
2685 if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
ea5b213a 2686 if (!intel_sdvo_lvds_init(intel_sdvo, 1))
14571b4c 2687 return false;
fb7a46f3 2688
14571b4c 2689 if ((flags & SDVO_OUTPUT_MASK) == 0) {
fb7a46f3 2690 unsigned char bytes[2];
2691
ea5b213a
CW		 2692 intel_sdvo->controlled_output = 0;
2693 memcpy(bytes, &intel_sdvo->caps.output_flags, 2);
51c8b407 2694 DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
ea5b213a 2695 SDVO_NAME(intel_sdvo),
51c8b407 2696 bytes[0], bytes[1]);
14571b4c 2697 return false;
fb7a46f3 2698 }
27f8227b 2699 intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
fb7a46f3 2700
14571b4c 2701 return true;
fb7a46f3 2702}
2703
d0ddfbd3
JN		 2704static void intel_sdvo_output_cleanup(struct intel_sdvo *intel_sdvo)
2705{
2706 struct drm_device *dev = intel_sdvo->base.base.dev;
2707 struct drm_connector *connector, *tmp;
2708
2709 list_for_each_entry_safe(connector, tmp,
2710 &dev->mode_config.connector_list, head) {
d9255d57
PZ		 2711 if (intel_attached_encoder(connector) == &intel_sdvo->base) {
2712 drm_sysfs_connector_remove(connector);
d0ddfbd3 2713 intel_sdvo_destroy(connector);
d9255d57 2714 }
d0ddfbd3
JN		 2715 }
2716}
2717
32aad86f
CW		 2718static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
2719 struct intel_sdvo_connector *intel_sdvo_connector,
2720 int type)
ce6feabd 2721{
4ef69c7a 2722 struct drm_device *dev = intel_sdvo->base.base.dev;
ce6feabd
ZY		 2723 struct intel_sdvo_tv_format format;
2724 uint32_t format_map, i;
ce6feabd 2725
32aad86f
CW		 2726 if (!intel_sdvo_set_target_output(intel_sdvo, type))
2727 return false;
ce6feabd 2728
1a3665c8 2729 BUILD_BUG_ON(sizeof(format) != 6);
32aad86f
CW		 2730 if (!intel_sdvo_get_value(intel_sdvo,
2731 SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
2732 &format, sizeof(format)))
2733 return false;
ce6feabd 2734
32aad86f 2735 memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
ce6feabd
ZY		 2736
2737 if (format_map == 0)
32aad86f 2738 return false;
ce6feabd 2739
615fb93f 2740 intel_sdvo_connector->format_supported_num = 0;
ce6feabd 2741 for (i = 0 ; i < TV_FORMAT_NUM; i++)
40039750
CW		 2742 if (format_map & (1 << i))
2743 intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i;
ce6feabd
ZY		 2744
2745
c5521706 2746 intel_sdvo_connector->tv_format =
32aad86f
CW		 2747 drm_property_create(dev, DRM_MODE_PROP_ENUM,
2748 "mode", intel_sdvo_connector->format_supported_num);
c5521706 2749 if (!intel_sdvo_connector->tv_format)
fcc8d672 2750 return false;
ce6feabd 2751
615fb93f 2752 for (i = 0; i < intel_sdvo_connector->format_supported_num; i++)
ce6feabd 2753 drm_property_add_enum(
c5521706 2754 intel_sdvo_connector->tv_format, i,
40039750 2755 i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]);
ce6feabd 2756
40039750 2757 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0];
662595df 2758 drm_object_attach_property(&intel_sdvo_connector->base.base.base,
c5521706 2759 intel_sdvo_connector->tv_format, 0);
32aad86f 2760 return true;
ce6feabd
ZY		 2761
2762}
2763
c5521706
CW		 2764#define ENHANCEMENT(name, NAME) do { \
2765 if (enhancements.name) { \
2766 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
2767 !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
2768 return false; \
2769 intel_sdvo_connector->max_##name = data_value[0]; \
2770 intel_sdvo_connector->cur_##name = response; \
2771 intel_sdvo_connector->name = \
d9bc3c02 2772 drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
c5521706 2773 if (!intel_sdvo_connector->name) return false; \
662595df 2774 drm_object_attach_property(&connector->base, \
c5521706
CW		 2775 intel_sdvo_connector->name, \
2776 intel_sdvo_connector->cur_##name); \
2777 DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
2778 data_value[0], data_value[1], response); \
2779 } \
0206e353 2780} while (0)
c5521706
CW		 2781
2782static bool
2783intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo,
2784 struct intel_sdvo_connector *intel_sdvo_connector,
2785 struct intel_sdvo_enhancements_reply enhancements)
b9219c5e 2786{
4ef69c7a 2787 struct drm_device *dev = intel_sdvo->base.base.dev;
32aad86f 2788 struct drm_connector *connector = &intel_sdvo_connector->base.base;
b9219c5e
ZY		 2789 uint16_t response, data_value[2];
2790
c5521706
CW		 2791 /* when horizontal overscan is supported, Add the left/right property */
2792 if (enhancements.overscan_h) {
2793 if (!intel_sdvo_get_value(intel_sdvo,
2794 SDVO_CMD_GET_MAX_OVERSCAN_H,
2795 &data_value, 4))
2796 return false;
32aad86f 2797
c5521706
CW		 2798 if (!intel_sdvo_get_value(intel_sdvo,
2799 SDVO_CMD_GET_OVERSCAN_H,
2800 &response, 2))
2801 return false;
fcc8d672 2802
c5521706
CW		 2803 intel_sdvo_connector->max_hscan = data_value[0];
2804 intel_sdvo_connector->left_margin = data_value[0] - response;
2805 intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
2806 intel_sdvo_connector->left =
d9bc3c02 2807 drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
c5521706
CW		 2808 if (!intel_sdvo_connector->left)
2809 return false;
fcc8d672 2810
662595df 2811 drm_object_attach_property(&connector->base,
c5521706
CW		 2812 intel_sdvo_connector->left,
2813 intel_sdvo_connector->left_margin);
fcc8d672 2814
c5521706 2815 intel_sdvo_connector->right =
d9bc3c02 2816 drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
c5521706
CW		 2817 if (!intel_sdvo_connector->right)
2818 return false;
32aad86f 2819
662595df 2820 drm_object_attach_property(&connector->base,
c5521706
CW		 2821 intel_sdvo_connector->right,
2822 intel_sdvo_connector->right_margin);
2823 DRM_DEBUG_KMS("h_overscan: max %d, "
2824 "default %d, current %d\n",
2825 data_value[0], data_value[1], response);
2826 }
32aad86f 2827
c5521706
CW		 2828 if (enhancements.overscan_v) {
2829 if (!intel_sdvo_get_value(intel_sdvo,
2830 SDVO_CMD_GET_MAX_OVERSCAN_V,
2831 &data_value, 4))
2832 return false;
fcc8d672 2833
c5521706
CW		 2834 if (!intel_sdvo_get_value(intel_sdvo,
2835 SDVO_CMD_GET_OVERSCAN_V,
2836 &response, 2))
2837 return false;
32aad86f 2838
c5521706
CW		 2839 intel_sdvo_connector->max_vscan = data_value[0];
2840 intel_sdvo_connector->top_margin = data_value[0] - response;
2841 intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
2842 intel_sdvo_connector->top =
d9bc3c02
SH		 2843 drm_property_create_range(dev, 0,
2844 "top_margin", 0, data_value[0]);
c5521706
CW		 2845 if (!intel_sdvo_connector->top)
2846 return false;
32aad86f 2847
662595df 2848 drm_object_attach_property(&connector->base,
c5521706
CW		 2849 intel_sdvo_connector->top,
2850 intel_sdvo_connector->top_margin);
fcc8d672 2851
c5521706 2852 intel_sdvo_connector->bottom =
d9bc3c02
SH		 2853 drm_property_create_range(dev, 0,
2854 "bottom_margin", 0, data_value[0]);
c5521706
CW		 2855 if (!intel_sdvo_connector->bottom)
2856 return false;
32aad86f 2857
662595df 2858 drm_object_attach_property(&connector->base,
c5521706
CW		 2859 intel_sdvo_connector->bottom,
2860 intel_sdvo_connector->bottom_margin);
2861 DRM_DEBUG_KMS("v_overscan: max %d, "
2862 "default %d, current %d\n",
2863 data_value[0], data_value[1], response);
2864 }
32aad86f 2865
c5521706
CW		 2866 ENHANCEMENT(hpos, HPOS);
2867 ENHANCEMENT(vpos, VPOS);
2868 ENHANCEMENT(saturation, SATURATION);
2869 ENHANCEMENT(contrast, CONTRAST);
2870 ENHANCEMENT(hue, HUE);
2871 ENHANCEMENT(sharpness, SHARPNESS);
2872 ENHANCEMENT(brightness, BRIGHTNESS);
2873 ENHANCEMENT(flicker_filter, FLICKER_FILTER);
2874 ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
2875 ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
2876 ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
2877 ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
fcc8d672 2878
e044218a
CW		 2879 if (enhancements.dot_crawl) {
2880 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
2881 return false;
2882
2883 intel_sdvo_connector->max_dot_crawl = 1;
2884 intel_sdvo_connector->cur_dot_crawl = response & 0x1;
2885 intel_sdvo_connector->dot_crawl =
d9bc3c02 2886 drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
e044218a
CW		 2887 if (!intel_sdvo_connector->dot_crawl)
2888 return false;
2889
662595df 2890 drm_object_attach_property(&connector->base,
e044218a
CW		 2891 intel_sdvo_connector->dot_crawl,
2892 intel_sdvo_connector->cur_dot_crawl);
2893 DRM_DEBUG_KMS("dot crawl: current %d\n", response);
2894 }
2895
c5521706
CW		 2896 return true;
2897}
32aad86f 2898
c5521706
CW		 2899static bool
2900intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo,
2901 struct intel_sdvo_connector *intel_sdvo_connector,
2902 struct intel_sdvo_enhancements_reply enhancements)
2903{
4ef69c7a 2904 struct drm_device *dev = intel_sdvo->base.base.dev;
c5521706
CW		 2905 struct drm_connector *connector = &intel_sdvo_connector->base.base;
2906 uint16_t response, data_value[2];
32aad86f 2907
c5521706 2908 ENHANCEMENT(brightness, BRIGHTNESS);
fcc8d672 2909
c5521706
CW		 2910 return true;
2911}
2912#undef ENHANCEMENT
32aad86f 2913
c5521706
CW		 2914static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
2915 struct intel_sdvo_connector *intel_sdvo_connector)
2916{
2917 union {
2918 struct intel_sdvo_enhancements_reply reply;
2919 uint16_t response;
2920 } enhancements;
32aad86f 2921
1a3665c8
CW		 2922 BUILD_BUG_ON(sizeof(enhancements) != 2);
2923
cf9a2f3a
CW		 2924 enhancements.response = 0;
2925 intel_sdvo_get_value(intel_sdvo,
2926 SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
2927 &enhancements, sizeof(enhancements));
c5521706
CW		 2928 if (enhancements.response == 0) {
2929 DRM_DEBUG_KMS("No enhancement is supported\n");
2930 return true;
b9219c5e 2931 }
32aad86f 2932
c5521706
CW		 2933 if (IS_TV(intel_sdvo_connector))
2934 return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply);
0206e353 2935 else if (IS_LVDS(intel_sdvo_connector))
c5521706
CW		 2936 return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2937 else
2938 return true;
e957d772
CW		 2939}
2940
2941static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
2942 struct i2c_msg *msgs,
2943 int num)
2944{
2945 struct intel_sdvo *sdvo = adapter->algo_data;
fcc8d672 2946
e957d772
CW		 2947 if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
2948 return -EIO;
2949
2950 return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
2951}
2952
2953static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
2954{
2955 struct intel_sdvo *sdvo = adapter->algo_data;
2956 return sdvo->i2c->algo->functionality(sdvo->i2c);
2957}
2958
2959static const struct i2c_algorithm intel_sdvo_ddc_proxy = {
2960 .master_xfer = intel_sdvo_ddc_proxy_xfer,
2961 .functionality = intel_sdvo_ddc_proxy_func
2962};
2963
2964static bool
2965intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo,
2966 struct drm_device *dev)
2967{
2968 sdvo->ddc.owner = THIS_MODULE;
2969 sdvo->ddc.class = I2C_CLASS_DDC;
2970 snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
2971 sdvo->ddc.dev.parent = &dev->pdev->dev;
2972 sdvo->ddc.algo_data = sdvo;
2973 sdvo->ddc.algo = &intel_sdvo_ddc_proxy;
2974
2975 return i2c_add_adapter(&sdvo->ddc) == 0;
b9219c5e
ZY		 2976}
2977
eef4eacb 2978bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob)
79e53945 2979{
b01f2c3a 2980 struct drm_i915_private *dev_priv = dev->dev_private;
21d40d37 2981 struct intel_encoder *intel_encoder;
ea5b213a 2982 struct intel_sdvo *intel_sdvo;
79e53945 2983 int i;
b14c5679 2984 intel_sdvo = kzalloc(sizeof(*intel_sdvo), GFP_KERNEL);
ea5b213a 2985 if (!intel_sdvo)
7d57382e 2986 return false;
79e53945 2987
56184e3d 2988 intel_sdvo->sdvo_reg = sdvo_reg;
eef4eacb
DV		 2989 intel_sdvo->is_sdvob = is_sdvob;
2990 intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1;
56184e3d 2991 intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg);
fbfcc4f3
JN		 2992 if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev))
2993 goto err_i2c_bus;
e957d772 2994
56184e3d 2995 /* encoder type will be decided later */
ea5b213a 2996 intel_encoder = &intel_sdvo->base;
21d40d37 2997 intel_encoder->type = INTEL_OUTPUT_SDVO;
373a3cf7 2998 drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0);
79e53945 2999
79e53945
JB		 3000 /* Read the regs to test if we can talk to the device */
3001 for (i = 0; i < 0x40; i++) {
f899fc64
CW		 3002 u8 byte;
3003
3004 if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) {
eef4eacb
DV		 3005 DRM_DEBUG_KMS("No SDVO device found on %s\n",
3006 SDVO_NAME(intel_sdvo));
f899fc64 3007 goto err;
79e53945
JB		 3008 }
3009 }
3010
6cc5f341 3011 intel_encoder->compute_config = intel_sdvo_compute_config;
ce22c320 3012 intel_encoder->disable = intel_disable_sdvo;
192d47a6 3013 intel_encoder->pre_enable = intel_sdvo_pre_enable;
ce22c320 3014 intel_encoder->enable = intel_enable_sdvo;
4ac41f47 3015 intel_encoder->get_hw_state = intel_sdvo_get_hw_state;
045ac3b5 3016 intel_encoder->get_config = intel_sdvo_get_config;
ce22c320 3017
af901ca1 3018 /* In default case sdvo lvds is false */
32aad86f 3019 if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps))
f899fc64 3020 goto err;
79e53945 3021
ea5b213a
CW		 3022 if (intel_sdvo_output_setup(intel_sdvo,
3023 intel_sdvo->caps.output_flags) != true) {
eef4eacb
DV		 3024 DRM_DEBUG_KMS("SDVO output failed to setup on %s\n",
3025 SDVO_NAME(intel_sdvo));
d0ddfbd3
JN		 3026 /* Output_setup can leave behind connectors! */
3027 goto err_output;
79e53945
JB		 3028 }
3029
7ba220ce
CW		 3030 /* Only enable the hotplug irq if we need it, to work around noisy
3031 * hotplug lines.
3032 */
3033 if (intel_sdvo->hotplug_active) {
3034 intel_encoder->hpd_pin =
3035 intel_sdvo->is_sdvob ? HPD_SDVO_B : HPD_SDVO_C;
3036 }
3037
e506d6fd
DV		 3038 /*
3039 * Cloning SDVO with anything is often impossible, since the SDVO
3040 * encoder can request a special input timing mode. And even if that's
3041 * not the case we have evidence that cloning a plain unscaled mode with
3042 * VGA doesn't really work. Furthermore the cloning flags are way too
3043 * simplistic anyway to express such constraints, so just give up on
3044 * cloning for SDVO encoders.
3045 */
bc079e8b 3046 intel_sdvo->base.cloneable = 0;
e506d6fd 3047
ea5b213a 3048 intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg);
e2f0ba97 3049
79e53945 3050 /* Set the input timing to the screen. Assume always input 0. */
32aad86f 3051 if (!intel_sdvo_set_target_input(intel_sdvo))
d0ddfbd3 3052 goto err_output;
79e53945 3053
32aad86f
CW		 3054 if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo,
3055 &intel_sdvo->pixel_clock_min,
3056 &intel_sdvo->pixel_clock_max))
d0ddfbd3 3057 goto err_output;
79e53945 3058
8a4c47f3 3059 DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
342dc382 3060 "clock range %dMHz - %dMHz, "
3061 "input 1: %c, input 2: %c, "
3062 "output 1: %c, output 2: %c\n",
ea5b213a
CW		 3063 SDVO_NAME(intel_sdvo),
3064 intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id,
3065 intel_sdvo->caps.device_rev_id,
3066 intel_sdvo->pixel_clock_min / 1000,
3067 intel_sdvo->pixel_clock_max / 1000,
3068 (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
3069 (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
342dc382 3070 /* check currently supported outputs */
ea5b213a 3071 intel_sdvo->caps.output_flags &
79e53945 3072 (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
ea5b213a 3073 intel_sdvo->caps.output_flags &
79e53945 3074 (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
7d57382e 3075 return true;
79e53945 3076
d0ddfbd3
JN		 3077err_output:
3078 intel_sdvo_output_cleanup(intel_sdvo);
3079
f899fc64 3080err:
373a3cf7 3081 drm_encoder_cleanup(&intel_encoder->base);
e957d772 3082 i2c_del_adapter(&intel_sdvo->ddc);
fbfcc4f3
JN		 3083err_i2c_bus:
3084 intel_sdvo_unselect_i2c_bus(intel_sdvo);
ea5b213a 3085 kfree(intel_sdvo);
79e53945 3086
7d57382e 3087 return false;
79e53945 3088}
Linux kernel - Deliverables
This page took 0.647739 seconds and 5 git commands to generate.