projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915/crt: implement get_hw_state
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_sdvo.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright © 2006-2007 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 *
25 * Authors:
26 * Eric Anholt <eric@anholt.net>
27 */
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
79e53945 30#include <linux/delay.h>
2d1a8a48 31#include <linux/export.h>
79e53945
JB		 32#include "drmP.h"
33#include "drm.h"
34#include "drm_crtc.h"
2b8d33f7 35#include "drm_edid.h"
ea5b213a 36#include "intel_drv.h"
79e53945
JB		 37#include "i915_drm.h"
38#include "i915_drv.h"
39#include "intel_sdvo_regs.h"
40
14571b4c
ZW		 41#define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
42#define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
43#define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
a0b1c7a5 44#define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0)
14571b4c
ZW		 45
46#define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
0206e353 47 SDVO_TV_MASK)
14571b4c
ZW		 48
49#define IS_TV(c) (c->output_flag & SDVO_TV_MASK)
13946743 50#define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK)
14571b4c 51#define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK)
32aad86f 52#define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
52220085 53#define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK))
14571b4c 54
79e53945 55
2e88e40b 56static const char *tv_format_names[] = {
ce6feabd
ZY		 57 "NTSC_M" , "NTSC_J" , "NTSC_443",
58 "PAL_B" , "PAL_D" , "PAL_G" ,
59 "PAL_H" , "PAL_I" , "PAL_M" ,
60 "PAL_N" , "PAL_NC" , "PAL_60" ,
61 "SECAM_B" , "SECAM_D" , "SECAM_G" ,
62 "SECAM_K" , "SECAM_K1", "SECAM_L" ,
63 "SECAM_60"
64};
65
66#define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names))
67
ea5b213a
CW		 68struct intel_sdvo {
69 struct intel_encoder base;
70
f899fc64 71 struct i2c_adapter *i2c;
f9c10a9b 72 u8 slave_addr;
e2f0ba97 73
e957d772
CW		 74 struct i2c_adapter ddc;
75
e2f0ba97 76 /* Register for the SDVO device: SDVOB or SDVOC */
eef4eacb 77 uint32_t sdvo_reg;
79e53945 78
e2f0ba97
JB		 79 /* Active outputs controlled by this SDVO output */
80 uint16_t controlled_output;
79e53945 81
e2f0ba97
JB		 82 /*
83 * Capabilities of the SDVO device returned by
84 * i830_sdvo_get_capabilities()
85 */
79e53945 86 struct intel_sdvo_caps caps;
e2f0ba97
JB		 87
88 /* Pixel clock limitations reported by the SDVO device, in kHz */
79e53945
JB		 89 int pixel_clock_min, pixel_clock_max;
90
fb7a46f3 91 /*
92 * For multiple function SDVO device,
93 * this is for current attached outputs.
94 */
95 uint16_t attached_output;
96
cc68c81a
SF		 97 /*
98 * Hotplug activation bits for this device
99 */
100 uint8_t hotplug_active[2];
101
e953fd7b
CW		 102 /**
103 * This is used to select the color range of RBG outputs in HDMI mode.
104 * It is only valid when using TMDS encoding and 8 bit per color mode.
105 */
106 uint32_t color_range;
107
e2f0ba97
JB		 108 /**
109 * This is set if we're going to treat the device as TV-out.
110 *
111 * While we have these nice friendly flags for output types that ought
112 * to decide this for us, the S-Video output on our HDMI+S-Video card
113 * shows up as RGB1 (VGA).
114 */
115 bool is_tv;
116
eef4eacb
DV		 117 /* On different gens SDVOB is at different places. */
118 bool is_sdvob;
119
ce6feabd 120 /* This is for current tv format name */
40039750 121 int tv_format_index;
ce6feabd 122
e2f0ba97
JB		 123 /**
124 * This is set if we treat the device as HDMI, instead of DVI.
125 */
126 bool is_hdmi;
da79de97
CW		 127 bool has_hdmi_monitor;
128 bool has_hdmi_audio;
12682a97 129
7086c87f 130 /**
6c9547ff
CW		 131 * This is set if we detect output of sdvo device as LVDS and
132 * have a valid fixed mode to use with the panel.
7086c87f
ML		 133 */
134 bool is_lvds;
e2f0ba97 135
12682a97 136 /**
137 * This is sdvo fixed pannel mode pointer
138 */
139 struct drm_display_mode *sdvo_lvds_fixed_mode;
140
c751ce4f 141 /* DDC bus used by this SDVO encoder */
e2f0ba97 142 uint8_t ddc_bus;
14571b4c
ZW		 143};
144
145struct intel_sdvo_connector {
615fb93f
CW		 146 struct intel_connector base;
147
14571b4c
ZW		 148 /* Mark the type of connector */
149 uint16_t output_flag;
150
c3e5f67b 151 enum hdmi_force_audio force_audio;
7f36e7ed 152
14571b4c 153 /* This contains all current supported TV format */
40039750 154 u8 tv_format_supported[TV_FORMAT_NUM];
14571b4c 155 int format_supported_num;
c5521706 156 struct drm_property *tv_format;
14571b4c 157
b9219c5e 158 /* add the property for the SDVO-TV */
c5521706
CW		 159 struct drm_property *left;
160 struct drm_property *right;
161 struct drm_property *top;
162 struct drm_property *bottom;
163 struct drm_property *hpos;
164 struct drm_property *vpos;
165 struct drm_property *contrast;
166 struct drm_property *saturation;
167 struct drm_property *hue;
168 struct drm_property *sharpness;
169 struct drm_property *flicker_filter;
170 struct drm_property *flicker_filter_adaptive;
171 struct drm_property *flicker_filter_2d;
172 struct drm_property *tv_chroma_filter;
173 struct drm_property *tv_luma_filter;
e044218a 174 struct drm_property *dot_crawl;
b9219c5e
ZY		 175
176 /* add the property for the SDVO-TV/LVDS */
c5521706 177 struct drm_property *brightness;
b9219c5e
ZY		 178
179 /* Add variable to record current setting for the above property */
180 u32 left_margin, right_margin, top_margin, bottom_margin;
c5521706 181
b9219c5e
ZY		 182 /* this is to get the range of margin.*/
183 u32 max_hscan, max_vscan;
184 u32 max_hpos, cur_hpos;
185 u32 max_vpos, cur_vpos;
186 u32 cur_brightness, max_brightness;
187 u32 cur_contrast, max_contrast;
188 u32 cur_saturation, max_saturation;
189 u32 cur_hue, max_hue;
c5521706
CW		 190 u32 cur_sharpness, max_sharpness;
191 u32 cur_flicker_filter, max_flicker_filter;
192 u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive;
193 u32 cur_flicker_filter_2d, max_flicker_filter_2d;
194 u32 cur_tv_chroma_filter, max_tv_chroma_filter;
195 u32 cur_tv_luma_filter, max_tv_luma_filter;
e044218a 196 u32 cur_dot_crawl, max_dot_crawl;
79e53945
JB		 197};
198
890f3359 199static struct intel_sdvo *to_intel_sdvo(struct drm_encoder *encoder)
ea5b213a 200{
4ef69c7a 201 return container_of(encoder, struct intel_sdvo, base.base);
ea5b213a
CW		 202}
203
df0e9248
CW		 204static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
205{
206 return container_of(intel_attached_encoder(connector),
207 struct intel_sdvo, base);
208}
209
615fb93f
CW		 210static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector)
211{
212 return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base);
213}
214
fb7a46f3 215static bool
ea5b213a 216intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags);
32aad86f
CW		 217static bool
218intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
219 struct intel_sdvo_connector *intel_sdvo_connector,
220 int type);
221static bool
222intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
223 struct intel_sdvo_connector *intel_sdvo_connector);
fb7a46f3 224
79e53945
JB		 225/**
226 * Writes the SDVOB or SDVOC with the given value, but always writes both
227 * SDVOB and SDVOC to work around apparent hardware issues (according to
228 * comments in the BIOS).
229 */
ea5b213a 230static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val)
79e53945 231{
4ef69c7a 232 struct drm_device *dev = intel_sdvo->base.base.dev;
79e53945 233 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 234 u32 bval = val, cval = val;
235 int i;
236
ea5b213a
CW		 237 if (intel_sdvo->sdvo_reg == PCH_SDVOB) {
238 I915_WRITE(intel_sdvo->sdvo_reg, val);
239 I915_READ(intel_sdvo->sdvo_reg);
461ed3ca
ZY		 240 return;
241 }
242
ea5b213a 243 if (intel_sdvo->sdvo_reg == SDVOB) {
79e53945
JB		 244 cval = I915_READ(SDVOC);
245 } else {
246 bval = I915_READ(SDVOB);
247 }
248 /*
249 * Write the registers twice for luck. Sometimes,
250 * writing them only once doesn't appear to 'stick'.
251 * The BIOS does this too. Yay, magic
252 */
253 for (i = 0; i < 2; i++)
254 {
255 I915_WRITE(SDVOB, bval);
256 I915_READ(SDVOB);
257 I915_WRITE(SDVOC, cval);
258 I915_READ(SDVOC);
259 }
260}
261
32aad86f 262static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch)
79e53945 263{
79e53945
JB		 264 struct i2c_msg msgs[] = {
265 {
e957d772 266 .addr = intel_sdvo->slave_addr,
79e53945
JB		 267 .flags = 0,
268 .len = 1,
e957d772 269 .buf = &addr,
79e53945
JB		 270 },
271 {
e957d772 272 .addr = intel_sdvo->slave_addr,
79e53945
JB		 273 .flags = I2C_M_RD,
274 .len = 1,
e957d772 275 .buf = ch,
79e53945
JB		 276 }
277 };
32aad86f 278 int ret;
79e53945 279
f899fc64 280 if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2)
79e53945 281 return true;
79e53945 282
8a4c47f3 283 DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
79e53945
JB		 284 return false;
285}
286
79e53945
JB		 287#define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
288/** Mapping of command numbers to names, for debug output */
005568be 289static const struct _sdvo_cmd_name {
e2f0ba97 290 u8 cmd;
2e88e40b 291 const char *name;
79e53945 292} sdvo_cmd_names[] = {
0206e353
AJ		 293 SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
294 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
295 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
296 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
297 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
298 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
299 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
300 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
301 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
302 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
303 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
304 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
305 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
306 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
307 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
308 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
309 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
310 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
311 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
312 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
313 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
314 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
315 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
316 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
317 SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
318 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
319 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
320 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
321 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
322 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
323 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
324 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
325 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
326 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
327 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
328 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
329 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
330 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
331 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
332 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
333 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
334 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
335 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
336
337 /* Add the op code for SDVO enhancements */
338 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
339 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
340 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
341 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
342 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
343 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
344 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
345 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
346 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
347 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
348 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
349 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
350 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
351 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
352 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
353 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
354 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
355 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
356 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
357 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
358 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
359 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
360 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
361 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
362 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
363 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
364 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
365 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
366 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
367 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
368 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
369 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
370 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
371 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
372 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
373 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
374 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
375 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
376 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
377 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
378 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
379 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
380 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
381 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
382
383 /* HDMI op code */
384 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
385 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
386 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
387 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
388 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
389 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
390 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
391 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
392 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
393 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
394 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
395 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
396 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
397 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
398 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
399 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
400 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
401 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
402 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
403 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
79e53945
JB		 404};
405
eef4eacb 406#define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC")
79e53945 407
ea5b213a 408static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd,
32aad86f 409 const void *args, int args_len)
79e53945 410{
79e53945
JB		 411 int i;
412
8a4c47f3 413 DRM_DEBUG_KMS("%s: W: %02X ",
ea5b213a 414 SDVO_NAME(intel_sdvo), cmd);
79e53945 415 for (i = 0; i < args_len; i++)
342dc382 416 DRM_LOG_KMS("%02X ", ((u8 *)args)[i]);
79e53945 417 for (; i < 8; i++)
342dc382 418 DRM_LOG_KMS(" ");
04ad327f 419 for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
79e53945 420 if (cmd == sdvo_cmd_names[i].cmd) {
342dc382 421 DRM_LOG_KMS("(%s)", sdvo_cmd_names[i].name);
79e53945
JB		 422 break;
423 }
424 }
04ad327f 425 if (i == ARRAY_SIZE(sdvo_cmd_names))
342dc382 426 DRM_LOG_KMS("(%02X)", cmd);
427 DRM_LOG_KMS("\n");
79e53945 428}
79e53945 429
e957d772
CW		 430static const char *cmd_status_names[] = {
431 "Power on",
432 "Success",
433 "Not supported",
434 "Invalid arg",
435 "Pending",
436 "Target not specified",
437 "Scaling not supported"
438};
439
32aad86f
CW		 440static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd,
441 const void *args, int args_len)
79e53945 442{
3bf3f452
BW		 443 u8 *buf, status;
444 struct i2c_msg *msgs;
445 int i, ret = true;
446
0274df3e 447 /* Would be simpler to allocate both in one go ? */
3bf3f452
BW		 448 buf = (u8 *)kzalloc(args_len * 2 + 2, GFP_KERNEL);
449 if (!buf)
450 return false;
451
452 msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL);
0274df3e
AC		 453 if (!msgs) {
454 kfree(buf);
3bf3f452 455 return false;
0274df3e 456 }
79e53945 457
ea5b213a 458 intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len);
79e53945
JB		 459
460 for (i = 0; i < args_len; i++) {
e957d772
CW		 461 msgs[i].addr = intel_sdvo->slave_addr;
462 msgs[i].flags = 0;
463 msgs[i].len = 2;
464 msgs[i].buf = buf + 2 *i;
465 buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
466 buf[2*i + 1] = ((u8*)args)[i];
467 }
468 msgs[i].addr = intel_sdvo->slave_addr;
469 msgs[i].flags = 0;
470 msgs[i].len = 2;
471 msgs[i].buf = buf + 2*i;
472 buf[2*i + 0] = SDVO_I2C_OPCODE;
473 buf[2*i + 1] = cmd;
474
475 /* the following two are to read the response */
476 status = SDVO_I2C_CMD_STATUS;
477 msgs[i+1].addr = intel_sdvo->slave_addr;
478 msgs[i+1].flags = 0;
479 msgs[i+1].len = 1;
480 msgs[i+1].buf = &status;
481
482 msgs[i+2].addr = intel_sdvo->slave_addr;
483 msgs[i+2].flags = I2C_M_RD;
484 msgs[i+2].len = 1;
485 msgs[i+2].buf = &status;
486
487 ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3);
488 if (ret < 0) {
489 DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
3bf3f452
BW		 490 ret = false;
491 goto out;
e957d772
CW		 492 }
493 if (ret != i+3) {
494 /* failure in I2C transfer */
495 DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
3bf3f452 496 ret = false;
e957d772
CW		 497 }
498
3bf3f452
BW		 499out:
500 kfree(msgs);
501 kfree(buf);
502 return ret;
79e53945
JB		 503}
504
b5c616a7
CW		 505static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo,
506 void *response, int response_len)
79e53945 507{
b5c616a7
CW		 508 u8 retry = 5;
509 u8 status;
33b52961 510 int i;
79e53945 511
d121a5d2
CW		 512 DRM_DEBUG_KMS("%s: R: ", SDVO_NAME(intel_sdvo));
513
b5c616a7
CW		 514 /*
515 * The documentation states that all commands will be
516 * processed within 15µs, and that we need only poll
517 * the status byte a maximum of 3 times in order for the
518 * command to be complete.
519 *
520 * Check 5 times in case the hardware failed to read the docs.
521 */
d121a5d2
CW		 522 if (!intel_sdvo_read_byte(intel_sdvo,
523 SDVO_I2C_CMD_STATUS,
524 &status))
525 goto log_fail;
526
527 while (status == SDVO_CMD_STATUS_PENDING && retry--) {
528 udelay(15);
b5c616a7
CW		 529 if (!intel_sdvo_read_byte(intel_sdvo,
530 SDVO_I2C_CMD_STATUS,
531 &status))
d121a5d2
CW		 532 goto log_fail;
533 }
b5c616a7 534
79e53945 535 if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
342dc382 536 DRM_LOG_KMS("(%s)", cmd_status_names[status]);
79e53945 537 else
342dc382 538 DRM_LOG_KMS("(??? %d)", status);
79e53945 539
b5c616a7
CW		 540 if (status != SDVO_CMD_STATUS_SUCCESS)
541 goto log_fail;
79e53945 542
b5c616a7
CW		 543 /* Read the command response */
544 for (i = 0; i < response_len; i++) {
545 if (!intel_sdvo_read_byte(intel_sdvo,
546 SDVO_I2C_RETURN_0 + i,
547 &((u8 *)response)[i]))
548 goto log_fail;
e957d772 549 DRM_LOG_KMS(" %02X", ((u8 *)response)[i]);
b5c616a7 550 }
b5c616a7 551 DRM_LOG_KMS("\n");
b5c616a7 552 return true;
79e53945 553
b5c616a7 554log_fail:
d121a5d2 555 DRM_LOG_KMS("... failed\n");
b5c616a7 556 return false;
79e53945
JB		 557}
558
b358d0a6 559static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
79e53945
JB		 560{
561 if (mode->clock >= 100000)
562 return 1;
563 else if (mode->clock >= 50000)
564 return 2;
565 else
566 return 4;
567}
568
e957d772
CW		 569static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo,
570 u8 ddc_bus)
79e53945 571{
d121a5d2 572 /* This must be the immediately preceding write before the i2c xfer */
e957d772
CW		 573 return intel_sdvo_write_cmd(intel_sdvo,
574 SDVO_CMD_SET_CONTROL_BUS_SWITCH,
575 &ddc_bus, 1);
79e53945
JB		 576}
577
32aad86f 578static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len)
79e53945 579{
d121a5d2
CW		 580 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len))
581 return false;
582
583 return intel_sdvo_read_response(intel_sdvo, NULL, 0);
32aad86f 584}
79e53945 585
32aad86f
CW		 586static bool
587intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len)
588{
589 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0))
590 return false;
79e53945 591
32aad86f
CW		 592 return intel_sdvo_read_response(intel_sdvo, value, len);
593}
79e53945 594
32aad86f
CW		 595static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo)
596{
597 struct intel_sdvo_set_target_input_args targets = {0};
598 return intel_sdvo_set_value(intel_sdvo,
599 SDVO_CMD_SET_TARGET_INPUT,
600 &targets, sizeof(targets));
79e53945
JB		 601}
602
603/**
604 * Return whether each input is trained.
605 *
606 * This function is making an assumption about the layout of the response,
607 * which should be checked against the docs.
608 */
ea5b213a 609static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2)
79e53945
JB		 610{
611 struct intel_sdvo_get_trained_inputs_response response;
79e53945 612
1a3665c8 613 BUILD_BUG_ON(sizeof(response) != 1);
32aad86f
CW		 614 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
615 &response, sizeof(response)))
79e53945
JB		 616 return false;
617
618 *input_1 = response.input0_trained;
619 *input_2 = response.input1_trained;
620 return true;
621}
622
ea5b213a 623static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo,
79e53945
JB		 624 u16 outputs)
625{
32aad86f
CW		 626 return intel_sdvo_set_value(intel_sdvo,
627 SDVO_CMD_SET_ACTIVE_OUTPUTS,
628 &outputs, sizeof(outputs));
79e53945
JB		 629}
630
ea5b213a 631static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo,
79e53945
JB		 632 int mode)
633{
32aad86f 634 u8 state = SDVO_ENCODER_STATE_ON;
79e53945
JB		 635
636 switch (mode) {
637 case DRM_MODE_DPMS_ON:
638 state = SDVO_ENCODER_STATE_ON;
639 break;
640 case DRM_MODE_DPMS_STANDBY:
641 state = SDVO_ENCODER_STATE_STANDBY;
642 break;
643 case DRM_MODE_DPMS_SUSPEND:
644 state = SDVO_ENCODER_STATE_SUSPEND;
645 break;
646 case DRM_MODE_DPMS_OFF:
647 state = SDVO_ENCODER_STATE_OFF;
648 break;
649 }
650
32aad86f
CW		 651 return intel_sdvo_set_value(intel_sdvo,
652 SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
79e53945
JB		 653}
654
ea5b213a 655static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo,
79e53945
JB		 656 int *clock_min,
657 int *clock_max)
658{
659 struct intel_sdvo_pixel_clock_range clocks;
79e53945 660
1a3665c8 661 BUILD_BUG_ON(sizeof(clocks) != 4);
32aad86f
CW		 662 if (!intel_sdvo_get_value(intel_sdvo,
663 SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
664 &clocks, sizeof(clocks)))
79e53945
JB		 665 return false;
666
667 /* Convert the values from units of 10 kHz to kHz. */
668 *clock_min = clocks.min * 10;
669 *clock_max = clocks.max * 10;
79e53945
JB		 670 return true;
671}
672
ea5b213a 673static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo,
79e53945
JB		 674 u16 outputs)
675{
32aad86f
CW		 676 return intel_sdvo_set_value(intel_sdvo,
677 SDVO_CMD_SET_TARGET_OUTPUT,
678 &outputs, sizeof(outputs));
79e53945
JB		 679}
680
ea5b213a 681static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
79e53945
JB		 682 struct intel_sdvo_dtd *dtd)
683{
32aad86f
CW		 684 return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
685 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
79e53945
JB		 686}
687
ea5b213a 688static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 689 struct intel_sdvo_dtd *dtd)
690{
ea5b213a 691 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 692 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
693}
694
ea5b213a 695static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 696 struct intel_sdvo_dtd *dtd)
697{
ea5b213a 698 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 699 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
700}
701
e2f0ba97 702static bool
ea5b213a 703intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 704 uint16_t clock,
705 uint16_t width,
706 uint16_t height)
707{
708 struct intel_sdvo_preferred_input_timing_args args;
e2f0ba97 709
e642c6f1 710 memset(&args, 0, sizeof(args));
e2f0ba97
JB		 711 args.clock = clock;
712 args.width = width;
713 args.height = height;
e642c6f1 714 args.interlace = 0;
12682a97 715
ea5b213a
CW		 716 if (intel_sdvo->is_lvds &&
717 (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
718 intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
12682a97 719 args.scaled = 1;
720
32aad86f
CW		 721 return intel_sdvo_set_value(intel_sdvo,
722 SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
723 &args, sizeof(args));
e2f0ba97
JB		 724}
725
ea5b213a 726static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 727 struct intel_sdvo_dtd *dtd)
728{
1a3665c8
CW		 729 BUILD_BUG_ON(sizeof(dtd->part1) != 8);
730 BUILD_BUG_ON(sizeof(dtd->part2) != 8);
32aad86f
CW		 731 return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
732 &dtd->part1, sizeof(dtd->part1)) &&
733 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
734 &dtd->part2, sizeof(dtd->part2));
e2f0ba97 735}
79e53945 736
ea5b213a 737static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val)
79e53945 738{
32aad86f 739 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
79e53945
JB		 740}
741
e2f0ba97 742static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd,
32aad86f 743 const struct drm_display_mode *mode)
79e53945 744{
e2f0ba97
JB		 745 uint16_t width, height;
746 uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
747 uint16_t h_sync_offset, v_sync_offset;
6651819b 748 int mode_clock;
79e53945 749
c6ebd4c0
DV		 750 width = mode->hdisplay;
751 height = mode->vdisplay;
79e53945
JB		 752
753 /* do some mode translations */
c6ebd4c0
DV		 754 h_blank_len = mode->htotal - mode->hdisplay;
755 h_sync_len = mode->hsync_end - mode->hsync_start;
79e53945 756
c6ebd4c0
DV		 757 v_blank_len = mode->vtotal - mode->vdisplay;
758 v_sync_len = mode->vsync_end - mode->vsync_start;
79e53945 759
c6ebd4c0
DV		 760 h_sync_offset = mode->hsync_start - mode->hdisplay;
761 v_sync_offset = mode->vsync_start - mode->vdisplay;
79e53945 762
6651819b
DV		 763 mode_clock = mode->clock;
764 mode_clock /= intel_mode_get_pixel_multiplier(mode) ?: 1;
765 mode_clock /= 10;
766 dtd->part1.clock = mode_clock;
767
e2f0ba97
JB		 768 dtd->part1.h_active = width & 0xff;
769 dtd->part1.h_blank = h_blank_len & 0xff;
770 dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
79e53945 771 ((h_blank_len >> 8) & 0xf);
e2f0ba97
JB		 772 dtd->part1.v_active = height & 0xff;
773 dtd->part1.v_blank = v_blank_len & 0xff;
774 dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
79e53945
JB		 775 ((v_blank_len >> 8) & 0xf);
776
171a9e96 777 dtd->part2.h_sync_off = h_sync_offset & 0xff;
e2f0ba97
JB		 778 dtd->part2.h_sync_width = h_sync_len & 0xff;
779 dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
79e53945 780 (v_sync_len & 0xf);
e2f0ba97 781 dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
79e53945
JB		 782 ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
783 ((v_sync_len & 0x30) >> 4);
784
e2f0ba97 785 dtd->part2.dtd_flags = 0x18;
59d92bfa
DV		 786 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
787 dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE;
79e53945 788 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
59d92bfa 789 dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE;
79e53945 790 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
59d92bfa 791 dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE;
e2f0ba97
JB		 792
793 dtd->part2.sdvo_flags = 0;
794 dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
795 dtd->part2.reserved = 0;
796}
797
798static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode * mode,
32aad86f 799 const struct intel_sdvo_dtd *dtd)
e2f0ba97 800{
e2f0ba97
JB		 801 mode->hdisplay = dtd->part1.h_active;
802 mode->hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
803 mode->hsync_start = mode->hdisplay + dtd->part2.h_sync_off;
171a9e96 804 mode->hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
e2f0ba97
JB		 805 mode->hsync_end = mode->hsync_start + dtd->part2.h_sync_width;
806 mode->hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
807 mode->htotal = mode->hdisplay + dtd->part1.h_blank;
808 mode->htotal += (dtd->part1.h_high & 0xf) << 8;
809
810 mode->vdisplay = dtd->part1.v_active;
811 mode->vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
812 mode->vsync_start = mode->vdisplay;
813 mode->vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
171a9e96 814 mode->vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
e2f0ba97
JB		 815 mode->vsync_start += dtd->part2.v_sync_off_high & 0xc0;
816 mode->vsync_end = mode->vsync_start +
817 (dtd->part2.v_sync_off_width & 0xf);
818 mode->vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
819 mode->vtotal = mode->vdisplay + dtd->part1.v_blank;
820 mode->vtotal += (dtd->part1.v_high & 0xf) << 8;
821
822 mode->clock = dtd->part1.clock * 10;
823
171a9e96 824 mode->flags &= ~(DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC);
59d92bfa
DV		 825 if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE)
826 mode->flags |= DRM_MODE_FLAG_INTERLACE;
827 if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
e2f0ba97 828 mode->flags |= DRM_MODE_FLAG_PHSYNC;
59d92bfa 829 if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
e2f0ba97
JB		 830 mode->flags |= DRM_MODE_FLAG_PVSYNC;
831}
832
e27d8538 833static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo)
e2f0ba97 834{
e27d8538 835 struct intel_sdvo_encode encode;
e2f0ba97 836
1a3665c8 837 BUILD_BUG_ON(sizeof(encode) != 2);
e27d8538
CW		 838 return intel_sdvo_get_value(intel_sdvo,
839 SDVO_CMD_GET_SUPP_ENCODE,
840 &encode, sizeof(encode));
e2f0ba97
JB		 841}
842
ea5b213a 843static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo,
c751ce4f 844 uint8_t mode)
e2f0ba97 845{
32aad86f 846 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
e2f0ba97
JB		 847}
848
ea5b213a 849static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 850 uint8_t mode)
851{
32aad86f 852 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
e2f0ba97
JB		 853}
854
855#if 0
ea5b213a 856static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo)
e2f0ba97
JB		 857{
858 int i, j;
859 uint8_t set_buf_index[2];
860 uint8_t av_split;
861 uint8_t buf_size;
862 uint8_t buf[48];
863 uint8_t *pos;
864
32aad86f 865 intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
e2f0ba97
JB		 866
867 for (i = 0; i <= av_split; i++) {
868 set_buf_index[0] = i; set_buf_index[1] = 0;
c751ce4f 869 intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
e2f0ba97 870 set_buf_index, 2);
c751ce4f
EA		 871 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
872 intel_sdvo_read_response(encoder, &buf_size, 1);
e2f0ba97
JB		 873
874 pos = buf;
875 for (j = 0; j <= buf_size; j += 8) {
c751ce4f 876 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
e2f0ba97 877 NULL, 0);
c751ce4f 878 intel_sdvo_read_response(encoder, pos, 8);
e2f0ba97
JB		 879 pos += 8;
880 }
881 }
882}
883#endif
884
3c17fe4b 885static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo)
e2f0ba97
JB		 886{
887 struct dip_infoframe avi_if = {
888 .type = DIP_TYPE_AVI,
3c17fe4b 889 .ver = DIP_VERSION_AVI,
e2f0ba97
JB		 890 .len = DIP_LEN_AVI,
891 };
3c17fe4b
DH		 892 uint8_t tx_rate = SDVO_HBUF_TX_VSYNC;
893 uint8_t set_buf_index[2] = { 1, 0 };
81014b9d
DV		 894 uint8_t sdvo_data[4 + sizeof(avi_if.body.avi)];
895 uint64_t *data = (uint64_t *)sdvo_data;
3c17fe4b
DH		 896 unsigned i;
897
898 intel_dip_infoframe_csum(&avi_if);
899
81014b9d
DV		 900 /* sdvo spec says that the ecc is handled by the hw, and it looks like
901 * we must not send the ecc field, either. */
902 memcpy(sdvo_data, &avi_if, 3);
903 sdvo_data[3] = avi_if.checksum;
904 memcpy(&sdvo_data[4], &avi_if.body, sizeof(avi_if.body.avi));
905
d121a5d2
CW		 906 if (!intel_sdvo_set_value(intel_sdvo,
907 SDVO_CMD_SET_HBUF_INDEX,
3c17fe4b
DH		 908 set_buf_index, 2))
909 return false;
910
81014b9d 911 for (i = 0; i < sizeof(sdvo_data); i += 8) {
d121a5d2
CW		 912 if (!intel_sdvo_set_value(intel_sdvo,
913 SDVO_CMD_SET_HBUF_DATA,
3c17fe4b
DH		 914 data, 8))
915 return false;
916 data++;
917 }
e2f0ba97 918
d121a5d2
CW		 919 return intel_sdvo_set_value(intel_sdvo,
920 SDVO_CMD_SET_HBUF_TXRATE,
3c17fe4b 921 &tx_rate, 1);
e2f0ba97
JB		 922}
923
32aad86f 924static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo)
7026d4ac 925{
ce6feabd 926 struct intel_sdvo_tv_format format;
40039750 927 uint32_t format_map;
ce6feabd 928
40039750 929 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 930 memset(&format, 0, sizeof(format));
32aad86f 931 memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
ce6feabd 932
32aad86f
CW		 933 BUILD_BUG_ON(sizeof(format) != 6);
934 return intel_sdvo_set_value(intel_sdvo,
935 SDVO_CMD_SET_TV_FORMAT,
936 &format, sizeof(format));
7026d4ac
ZW		 937}
938
32aad86f
CW		 939static bool
940intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 941 const struct drm_display_mode *mode)
e2f0ba97 942{
32aad86f 943 struct intel_sdvo_dtd output_dtd;
79e53945 944
32aad86f
CW		 945 if (!intel_sdvo_set_target_output(intel_sdvo,
946 intel_sdvo->attached_output))
947 return false;
e2f0ba97 948
32aad86f
CW		 949 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
950 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
951 return false;
e2f0ba97 952
32aad86f
CW		 953 return true;
954}
955
c9a29698
DV		 956/* Asks the sdvo controller for the preferred input mode given the output mode.
957 * Unfortunately we have to set up the full output mode to do that. */
32aad86f 958static bool
c9a29698 959intel_sdvo_get_preferred_input_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 960 const struct drm_display_mode *mode,
c9a29698 961 struct drm_display_mode *adjusted_mode)
32aad86f 962{
c9a29698
DV		 963 struct intel_sdvo_dtd input_dtd;
964
32aad86f
CW		 965 /* Reset the input timing to the screen. Assume always input 0. */
966 if (!intel_sdvo_set_target_input(intel_sdvo))
967 return false;
e2f0ba97 968
32aad86f
CW		 969 if (!intel_sdvo_create_preferred_input_timing(intel_sdvo,
970 mode->clock / 10,
971 mode->hdisplay,
972 mode->vdisplay))
973 return false;
e2f0ba97 974
32aad86f 975 if (!intel_sdvo_get_preferred_input_timing(intel_sdvo,
c9a29698 976 &input_dtd))
32aad86f 977 return false;
e2f0ba97 978
c9a29698 979 intel_sdvo_get_mode_from_dtd(adjusted_mode, &input_dtd);
79e53945 980
32aad86f
CW		 981 return true;
982}
12682a97 983
32aad86f 984static bool intel_sdvo_mode_fixup(struct drm_encoder *encoder,
e811f5ae 985 const struct drm_display_mode *mode,
32aad86f
CW		 986 struct drm_display_mode *adjusted_mode)
987{
890f3359 988 struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
6c9547ff 989 int multiplier;
12682a97 990
32aad86f
CW		 991 /* We need to construct preferred input timings based on our
992 * output timings. To do that, we have to set the output
993 * timings, even though this isn't really the right place in
994 * the sequence to do it. Oh well.
995 */
996 if (intel_sdvo->is_tv) {
997 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode))
998 return false;
12682a97 999
c9a29698
DV		 1000 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1001 mode,
1002 adjusted_mode);
ea5b213a 1003 } else if (intel_sdvo->is_lvds) {
32aad86f 1004 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo,
6c9547ff 1005 intel_sdvo->sdvo_lvds_fixed_mode))
e2f0ba97 1006 return false;
12682a97 1007
c9a29698
DV		 1008 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1009 mode,
1010 adjusted_mode);
e2f0ba97 1011 }
32aad86f
CW		 1012
1013 /* Make the CRTC code factor in the SDVO pixel multiplier. The
6c9547ff 1014 * SDVO device will factor out the multiplier during mode_set.
32aad86f 1015 */
6c9547ff
CW		 1016 multiplier = intel_sdvo_get_pixel_multiplier(adjusted_mode);
1017 intel_mode_set_pixel_multiplier(adjusted_mode, multiplier);
32aad86f 1018
e2f0ba97
JB		 1019 return true;
1020}
1021
1022static void intel_sdvo_mode_set(struct drm_encoder *encoder,
1023 struct drm_display_mode *mode,
1024 struct drm_display_mode *adjusted_mode)
1025{
1026 struct drm_device *dev = encoder->dev;
1027 struct drm_i915_private *dev_priv = dev->dev_private;
1028 struct drm_crtc *crtc = encoder->crtc;
1029 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
890f3359 1030 struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
6c9547ff 1031 u32 sdvox;
e2f0ba97 1032 struct intel_sdvo_in_out_map in_out;
6651819b 1033 struct intel_sdvo_dtd input_dtd, output_dtd;
6c9547ff
CW		 1034 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
1035 int rate;
e2f0ba97
JB		 1036
1037 if (!mode)
1038 return;
1039
1040 /* First, set the input mapping for the first input to our controlled
1041 * output. This is only correct if we're a single-input device, in
1042 * which case the first input is the output from the appropriate SDVO
1043 * channel on the motherboard. In a two-input device, the first input
1044 * will be SDVOB and the second SDVOC.
1045 */
ea5b213a 1046 in_out.in0 = intel_sdvo->attached_output;
e2f0ba97
JB		 1047 in_out.in1 = 0;
1048
c74696b9
PR		 1049 intel_sdvo_set_value(intel_sdvo,
1050 SDVO_CMD_SET_IN_OUT_MAP,
1051 &in_out, sizeof(in_out));
e2f0ba97 1052
6c9547ff
CW		 1053 /* Set the output timings to the screen */
1054 if (!intel_sdvo_set_target_output(intel_sdvo,
1055 intel_sdvo->attached_output))
1056 return;
e2f0ba97 1057
6651819b
DV		 1058 /* lvds has a special fixed output timing. */
1059 if (intel_sdvo->is_lvds)
1060 intel_sdvo_get_dtd_from_mode(&output_dtd,
1061 intel_sdvo->sdvo_lvds_fixed_mode);
1062 else
1063 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
c8d4bb54
DV		 1064 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1065 DRM_INFO("Setting output timings on %s failed\n",
1066 SDVO_NAME(intel_sdvo));
79e53945
JB		 1067
1068 /* Set the input timing to the screen. Assume always input 0. */
32aad86f
CW		 1069 if (!intel_sdvo_set_target_input(intel_sdvo))
1070 return;
79e53945 1071
97aaf910
CW		 1072 if (intel_sdvo->has_hdmi_monitor) {
1073 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI);
1074 intel_sdvo_set_colorimetry(intel_sdvo,
1075 SDVO_COLORIMETRY_RGB256);
1076 intel_sdvo_set_avi_infoframe(intel_sdvo);
1077 } else
1078 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI);
7026d4ac 1079
6c9547ff
CW		 1080 if (intel_sdvo->is_tv &&
1081 !intel_sdvo_set_tv_format(intel_sdvo))
1082 return;
e2f0ba97 1083
6651819b
DV		 1084 /* We have tried to get input timing in mode_fixup, and filled into
1085 * adjusted_mode.
1086 */
1087 intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
c8d4bb54
DV		 1088 if (!intel_sdvo_set_input_timing(intel_sdvo, &input_dtd))
1089 DRM_INFO("Setting input timings on %s failed\n",
1090 SDVO_NAME(intel_sdvo));
79e53945 1091
6c9547ff
CW		 1092 switch (pixel_multiplier) {
1093 default:
32aad86f
CW		 1094 case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
1095 case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
1096 case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
79e53945 1097 }
32aad86f
CW		 1098 if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate))
1099 return;
79e53945
JB		 1100
1101 /* Set the SDVO control regs. */
a6c45cf0 1102 if (INTEL_INFO(dev)->gen >= 4) {
ba68e086
PZ		 1103 /* The real mode polarity is set by the SDVO commands, using
1104 * struct intel_sdvo_dtd. */
1105 sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH;
e953fd7b
CW		 1106 if (intel_sdvo->is_hdmi)
1107 sdvox |= intel_sdvo->color_range;
6714afb1
CW		 1108 if (INTEL_INFO(dev)->gen < 5)
1109 sdvox |= SDVO_BORDER_ENABLE;
e2f0ba97 1110 } else {
6c9547ff 1111 sdvox = I915_READ(intel_sdvo->sdvo_reg);
ea5b213a 1112 switch (intel_sdvo->sdvo_reg) {
e2f0ba97
JB		 1113 case SDVOB:
1114 sdvox &= SDVOB_PRESERVE_MASK;
1115 break;
1116 case SDVOC:
1117 sdvox &= SDVOC_PRESERVE_MASK;
1118 break;
1119 }
1120 sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
1121 }
3573c410
PZ		 1122
1123 if (INTEL_PCH_TYPE(dev) >= PCH_CPT)
1124 sdvox |= TRANSCODER_CPT(intel_crtc->pipe);
1125 else
1126 sdvox |= TRANSCODER(intel_crtc->pipe);
1127
da79de97 1128 if (intel_sdvo->has_hdmi_audio)
6c9547ff 1129 sdvox |= SDVO_AUDIO_ENABLE;
79e53945 1130
a6c45cf0 1131 if (INTEL_INFO(dev)->gen >= 4) {
e2f0ba97
JB		 1132 /* done in crtc_mode_set as the dpll_md reg must be written early */
1133 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
1134 /* done in crtc_mode_set as it lives inside the dpll register */
79e53945 1135 } else {
6c9547ff 1136 sdvox |= (pixel_multiplier - 1) << SDVO_PORT_MULTIPLY_SHIFT;
79e53945
JB		 1137 }
1138
6714afb1
CW		 1139 if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL &&
1140 INTEL_INFO(dev)->gen < 5)
12682a97 1141 sdvox |= SDVO_STALL_SELECT;
ea5b213a 1142 intel_sdvo_write_sdvox(intel_sdvo, sdvox);
79e53945
JB		 1143}
1144
ce22c320
DV		 1145static void intel_disable_sdvo(struct intel_encoder *encoder)
1146{
1147 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
1148 struct intel_sdvo *intel_sdvo = to_intel_sdvo(&encoder->base);
1149 u32 temp;
1150
1151 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1152 if (0)
1153 intel_sdvo_set_encoder_power_state(intel_sdvo,
1154 DRM_MODE_DPMS_OFF);
1155
1156 temp = I915_READ(intel_sdvo->sdvo_reg);
1157 if ((temp & SDVO_ENABLE) != 0) {
1158 intel_sdvo_write_sdvox(intel_sdvo, temp & ~SDVO_ENABLE);
1159 }
1160}
1161
1162static void intel_enable_sdvo(struct intel_encoder *encoder)
1163{
1164 struct drm_device *dev = encoder->base.dev;
1165 struct drm_i915_private *dev_priv = dev->dev_private;
1166 struct intel_sdvo *intel_sdvo = to_intel_sdvo(&encoder->base);
1167 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
1168 u32 temp;
1169 bool input1, input2;
1170 int i;
1171 u8 status;
1172
1173 temp = I915_READ(intel_sdvo->sdvo_reg);
1174 if ((temp & SDVO_ENABLE) == 0)
1175 intel_sdvo_write_sdvox(intel_sdvo, temp | SDVO_ENABLE);
1176 for (i = 0; i < 2; i++)
1177 intel_wait_for_vblank(dev, intel_crtc->pipe);
1178
1179 status = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2);
1180 /* Warn if the device reported failure to sync.
1181 * A lot of SDVO devices fail to notify of sync, but it's
1182 * a given it the status is a success, we succeeded.
1183 */
1184 if (status == SDVO_CMD_STATUS_SUCCESS && !input1) {
1185 DRM_DEBUG_KMS("First %s output reported failure to "
1186 "sync\n", SDVO_NAME(intel_sdvo));
1187 }
1188
1189 if (0)
1190 intel_sdvo_set_encoder_power_state(intel_sdvo,
1191 DRM_MODE_DPMS_ON);
1192 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1193}
1194
b2cabb0e 1195static void intel_sdvo_dpms(struct drm_connector *connector, int mode)
79e53945 1196{
b2cabb0e
DV		 1197 struct drm_crtc *crtc;
1198 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1199
1200 /* dvo supports only 2 dpms states. */
1201 if (mode != DRM_MODE_DPMS_ON)
1202 mode = DRM_MODE_DPMS_OFF;
1203
1204 if (mode == connector->dpms)
1205 return;
1206
1207 connector->dpms = mode;
1208
1209 /* Only need to change hw state when actually enabled */
1210 crtc = intel_sdvo->base.base.crtc;
1211 if (!crtc) {
1212 intel_sdvo->base.connectors_active = false;
1213 return;
1214 }
79e53945
JB		 1215
1216 if (mode != DRM_MODE_DPMS_ON) {
ea5b213a 1217 intel_sdvo_set_active_outputs(intel_sdvo, 0);
79e53945 1218 if (0)
ea5b213a 1219 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
79e53945 1220
b2cabb0e
DV		 1221 intel_sdvo->base.connectors_active = false;
1222
1223 intel_crtc_update_dpms(crtc);
79e53945 1224 } else {
b2cabb0e
DV		 1225 intel_sdvo->base.connectors_active = true;
1226
1227 intel_crtc_update_dpms(crtc);
79e53945
JB		 1228
1229 if (0)
ea5b213a
CW		 1230 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1231 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
79e53945 1232 }
79e53945
JB		 1233}
1234
79e53945
JB		 1235static int intel_sdvo_mode_valid(struct drm_connector *connector,
1236 struct drm_display_mode *mode)
1237{
df0e9248 1238 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
79e53945
JB		 1239
1240 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
1241 return MODE_NO_DBLESCAN;
1242
ea5b213a 1243 if (intel_sdvo->pixel_clock_min > mode->clock)
79e53945
JB		 1244 return MODE_CLOCK_LOW;
1245
ea5b213a 1246 if (intel_sdvo->pixel_clock_max < mode->clock)
79e53945
JB		 1247 return MODE_CLOCK_HIGH;
1248
8545423a 1249 if (intel_sdvo->is_lvds) {
ea5b213a 1250 if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
12682a97 1251 return MODE_PANEL;
1252
ea5b213a 1253 if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
12682a97 1254 return MODE_PANEL;
1255 }
1256
79e53945
JB		 1257 return MODE_OK;
1258}
1259
ea5b213a 1260static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps)
79e53945 1261{
1a3665c8 1262 BUILD_BUG_ON(sizeof(*caps) != 8);
e957d772
CW		 1263 if (!intel_sdvo_get_value(intel_sdvo,
1264 SDVO_CMD_GET_DEVICE_CAPS,
1265 caps, sizeof(*caps)))
1266 return false;
1267
1268 DRM_DEBUG_KMS("SDVO capabilities:\n"
1269 " vendor_id: %d\n"
1270 " device_id: %d\n"
1271 " device_rev_id: %d\n"
1272 " sdvo_version_major: %d\n"
1273 " sdvo_version_minor: %d\n"
1274 " sdvo_inputs_mask: %d\n"
1275 " smooth_scaling: %d\n"
1276 " sharp_scaling: %d\n"
1277 " up_scaling: %d\n"
1278 " down_scaling: %d\n"
1279 " stall_support: %d\n"
1280 " output_flags: %d\n",
1281 caps->vendor_id,
1282 caps->device_id,
1283 caps->device_rev_id,
1284 caps->sdvo_version_major,
1285 caps->sdvo_version_minor,
1286 caps->sdvo_inputs_mask,
1287 caps->smooth_scaling,
1288 caps->sharp_scaling,
1289 caps->up_scaling,
1290 caps->down_scaling,
1291 caps->stall_support,
1292 caps->output_flags);
1293
1294 return true;
79e53945
JB		 1295}
1296
cc68c81a 1297static int intel_sdvo_supports_hotplug(struct intel_sdvo *intel_sdvo)
79e53945 1298{
768b107e 1299 struct drm_device *dev = intel_sdvo->base.base.dev;
79e53945 1300 u8 response[2];
79e53945 1301
768b107e
DV		 1302 /* HW Erratum: SDVO Hotplug is broken on all i945G chips, there's noise
1303 * on the line. */
1304 if (IS_I945G(dev) || IS_I945GM(dev))
1305 return false;
1306
32aad86f
CW		 1307 return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
1308 &response, 2) && response[0];
79e53945
JB		 1309}
1310
cc68c81a 1311static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder)
79e53945 1312{
cc68c81a 1313 struct intel_sdvo *intel_sdvo = to_intel_sdvo(&encoder->base);
79e53945 1314
cc68c81a 1315 intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG, &intel_sdvo->hotplug_active, 2);
79e53945
JB		 1316}
1317
fb7a46f3 1318static bool
ea5b213a 1319intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo)
fb7a46f3 1320{
bc65212c 1321 /* Is there more than one type of output? */
2294488d 1322 return hweight16(intel_sdvo->caps.output_flags) > 1;
fb7a46f3 1323}
1324
f899fc64 1325static struct edid *
e957d772 1326intel_sdvo_get_edid(struct drm_connector *connector)
f899fc64 1327{
e957d772
CW		 1328 struct intel_sdvo *sdvo = intel_attached_sdvo(connector);
1329 return drm_get_edid(connector, &sdvo->ddc);
f899fc64
CW		 1330}
1331
ff482d83
CW		 1332/* Mac mini hack -- use the same DDC as the analog connector */
1333static struct edid *
1334intel_sdvo_get_analog_edid(struct drm_connector *connector)
1335{
f899fc64 1336 struct drm_i915_private *dev_priv = connector->dev->dev_private;
ff482d83 1337
0c1dab89 1338 return drm_get_edid(connector,
3bd7d909
DK		 1339 intel_gmbus_get_adapter(dev_priv,
1340 dev_priv->crt_ddc_pin));
ff482d83
CW		 1341}
1342
c43b5634 1343static enum drm_connector_status
8bf38485 1344intel_sdvo_tmds_sink_detect(struct drm_connector *connector)
9dff6af8 1345{
df0e9248 1346 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
9d1a903d
CW		 1347 enum drm_connector_status status;
1348 struct edid *edid;
9dff6af8 1349
e957d772 1350 edid = intel_sdvo_get_edid(connector);
57cdaf90 1351
ea5b213a 1352 if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) {
e957d772 1353 u8 ddc, saved_ddc = intel_sdvo->ddc_bus;
9d1a903d 1354
7c3f0a27
ZY		 1355 /*
1356 * Don't use the 1 as the argument of DDC bus switch to get
1357 * the EDID. It is used for SDVO SPD ROM.
1358 */
9d1a903d 1359 for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
e957d772
CW		 1360 intel_sdvo->ddc_bus = ddc;
1361 edid = intel_sdvo_get_edid(connector);
1362 if (edid)
7c3f0a27 1363 break;
7c3f0a27 1364 }
e957d772
CW		 1365 /*
1366 * If we found the EDID on the other bus,
1367 * assume that is the correct DDC bus.
1368 */
1369 if (edid == NULL)
1370 intel_sdvo->ddc_bus = saved_ddc;
7c3f0a27 1371 }
9d1a903d
CW		 1372
1373 /*
1374 * When there is no edid and no monitor is connected with VGA
1375 * port, try to use the CRT ddc to read the EDID for DVI-connector.
57cdaf90 1376 */
ff482d83
CW		 1377 if (edid == NULL)
1378 edid = intel_sdvo_get_analog_edid(connector);
149c36a3 1379
2f551c84 1380 status = connector_status_unknown;
9dff6af8 1381 if (edid != NULL) {
149c36a3 1382 /* DDC bus is shared, match EDID to connector type */
9d1a903d
CW		 1383 if (edid->input & DRM_EDID_INPUT_DIGITAL) {
1384 status = connector_status_connected;
da79de97
CW		 1385 if (intel_sdvo->is_hdmi) {
1386 intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
1387 intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
1388 }
13946743
CW		 1389 } else
1390 status = connector_status_disconnected;
149c36a3 1391 connector->display_info.raw_edid = NULL;
9d1a903d
CW		 1392 kfree(edid);
1393 }
7f36e7ed
CW		 1394
1395 if (status == connector_status_connected) {
1396 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
c3e5f67b
DV		 1397 if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO)
1398 intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON);
7f36e7ed
CW		 1399 }
1400
2b8d33f7 1401 return status;
9dff6af8
ML		 1402}
1403
52220085
CW		 1404static bool
1405intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo,
1406 struct edid *edid)
1407{
1408 bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
1409 bool connector_is_digital = !!IS_DIGITAL(sdvo);
1410
1411 DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n",
1412 connector_is_digital, monitor_is_digital);
1413 return connector_is_digital == monitor_is_digital;
1414}
1415
7b334fcb 1416static enum drm_connector_status
930a9e28 1417intel_sdvo_detect(struct drm_connector *connector, bool force)
79e53945 1418{
fb7a46f3 1419 uint16_t response;
df0e9248 1420 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 1421 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
14571b4c 1422 enum drm_connector_status ret;
79e53945 1423
32aad86f 1424 if (!intel_sdvo_write_cmd(intel_sdvo,
e957d772 1425 SDVO_CMD_GET_ATTACHED_DISPLAYS, NULL, 0))
32aad86f 1426 return connector_status_unknown;
ba84cd1f
CW		 1427
1428 /* add 30ms delay when the output type might be TV */
a0b1c7a5 1429 if (intel_sdvo->caps.output_flags & SDVO_TV_MASK)
6c982376 1430 msleep(30);
ba84cd1f 1431
32aad86f
CW		 1432 if (!intel_sdvo_read_response(intel_sdvo, &response, 2))
1433 return connector_status_unknown;
79e53945 1434
e957d772
CW		 1435 DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
1436 response & 0xff, response >> 8,
1437 intel_sdvo_connector->output_flag);
e2f0ba97 1438
fb7a46f3 1439 if (response == 0)
79e53945 1440 return connector_status_disconnected;
fb7a46f3 1441
ea5b213a 1442 intel_sdvo->attached_output = response;
14571b4c 1443
97aaf910
CW		 1444 intel_sdvo->has_hdmi_monitor = false;
1445 intel_sdvo->has_hdmi_audio = false;
1446
615fb93f 1447 if ((intel_sdvo_connector->output_flag & response) == 0)
14571b4c 1448 ret = connector_status_disconnected;
13946743 1449 else if (IS_TMDS(intel_sdvo_connector))
8bf38485 1450 ret = intel_sdvo_tmds_sink_detect(connector);
13946743
CW		 1451 else {
1452 struct edid *edid;
1453
1454 /* if we have an edid check it matches the connection */
1455 edid = intel_sdvo_get_edid(connector);
1456 if (edid == NULL)
1457 edid = intel_sdvo_get_analog_edid(connector);
1458 if (edid != NULL) {
52220085
CW		 1459 if (intel_sdvo_connector_matches_edid(intel_sdvo_connector,
1460 edid))
13946743 1461 ret = connector_status_connected;
52220085
CW		 1462 else
1463 ret = connector_status_disconnected;
1464
13946743
CW		 1465 connector->display_info.raw_edid = NULL;
1466 kfree(edid);
1467 } else
1468 ret = connector_status_connected;
1469 }
14571b4c
ZW		 1470
1471 /* May update encoder flag for like clock for SDVO TV, etc.*/
1472 if (ret == connector_status_connected) {
ea5b213a
CW		 1473 intel_sdvo->is_tv = false;
1474 intel_sdvo->is_lvds = false;
1475 intel_sdvo->base.needs_tv_clock = false;
14571b4c
ZW		 1476
1477 if (response & SDVO_TV_MASK) {
ea5b213a
CW		 1478 intel_sdvo->is_tv = true;
1479 intel_sdvo->base.needs_tv_clock = true;
14571b4c
ZW		 1480 }
1481 if (response & SDVO_LVDS_MASK)
8545423a 1482 intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL;
fb7a46f3 1483 }
14571b4c
ZW		 1484
1485 return ret;
79e53945
JB		 1486}
1487
e2f0ba97 1488static void intel_sdvo_get_ddc_modes(struct drm_connector *connector)
79e53945 1489{
ff482d83 1490 struct edid *edid;
79e53945
JB		 1491
1492 /* set the bus switch and get the modes */
e957d772 1493 edid = intel_sdvo_get_edid(connector);
79e53945 1494
57cdaf90
KP		 1495 /*
1496 * Mac mini hack. On this device, the DVI-I connector shares one DDC
1497 * link between analog and digital outputs. So, if the regular SDVO
1498 * DDC fails, check to see if the analog output is disconnected, in
1499 * which case we'll look there for the digital DDC data.
e2f0ba97 1500 */
f899fc64
CW		 1501 if (edid == NULL)
1502 edid = intel_sdvo_get_analog_edid(connector);
1503
ff482d83 1504 if (edid != NULL) {
52220085
CW		 1505 if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector),
1506 edid)) {
0c1dab89
CW		 1507 drm_mode_connector_update_edid_property(connector, edid);
1508 drm_add_edid_modes(connector, edid);
1509 }
13946743 1510
ff482d83
CW		 1511 connector->display_info.raw_edid = NULL;
1512 kfree(edid);
e2f0ba97 1513 }
e2f0ba97
JB		 1514}
1515
1516/*
1517 * Set of SDVO TV modes.
1518 * Note! This is in reply order (see loop in get_tv_modes).
1519 * XXX: all 60Hz refresh?
1520 */
b1f559ec 1521static const struct drm_display_mode sdvo_tv_modes[] = {
7026d4ac
ZW		 1522 { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
1523 416, 0, 200, 201, 232, 233, 0,
e2f0ba97 1524 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1525 { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
1526 416, 0, 240, 241, 272, 273, 0,
e2f0ba97 1527 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1528 { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
1529 496, 0, 300, 301, 332, 333, 0,
e2f0ba97 1530 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1531 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
1532 736, 0, 350, 351, 382, 383, 0,
e2f0ba97 1533 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1534 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
1535 736, 0, 400, 401, 432, 433, 0,
e2f0ba97 1536 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1537 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
1538 736, 0, 480, 481, 512, 513, 0,
e2f0ba97 1539 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1540 { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
1541 800, 0, 480, 481, 512, 513, 0,
e2f0ba97 1542 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1543 { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
1544 800, 0, 576, 577, 608, 609, 0,
e2f0ba97 1545 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1546 { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
1547 816, 0, 350, 351, 382, 383, 0,
e2f0ba97 1548 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1549 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
1550 816, 0, 400, 401, 432, 433, 0,
e2f0ba97 1551 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1552 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
1553 816, 0, 480, 481, 512, 513, 0,
e2f0ba97 1554 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1555 { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
1556 816, 0, 540, 541, 572, 573, 0,
e2f0ba97 1557 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1558 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
1559 816, 0, 576, 577, 608, 609, 0,
e2f0ba97 1560 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1561 { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
1562 864, 0, 576, 577, 608, 609, 0,
e2f0ba97 1563 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1564 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
1565 896, 0, 600, 601, 632, 633, 0,
e2f0ba97 1566 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1567 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
1568 928, 0, 624, 625, 656, 657, 0,
e2f0ba97 1569 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1570 { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
1571 1016, 0, 766, 767, 798, 799, 0,
e2f0ba97 1572 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1573 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
1574 1120, 0, 768, 769, 800, 801, 0,
e2f0ba97 1575 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1576 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
1577 1376, 0, 1024, 1025, 1056, 1057, 0,
e2f0ba97
JB		 1578 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1579};
1580
1581static void intel_sdvo_get_tv_modes(struct drm_connector *connector)
1582{
df0e9248 1583 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7026d4ac 1584 struct intel_sdvo_sdtv_resolution_request tv_res;
ce6feabd
ZY		 1585 uint32_t reply = 0, format_map = 0;
1586 int i;
e2f0ba97
JB		 1587
1588 /* Read the list of supported input resolutions for the selected TV
1589 * format.
1590 */
40039750 1591 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 1592 memcpy(&tv_res, &format_map,
32aad86f 1593 min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request)));
ce6feabd 1594
32aad86f
CW		 1595 if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output))
1596 return;
ce6feabd 1597
32aad86f 1598 BUILD_BUG_ON(sizeof(tv_res) != 3);
e957d772
CW		 1599 if (!intel_sdvo_write_cmd(intel_sdvo,
1600 SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
32aad86f
CW		 1601 &tv_res, sizeof(tv_res)))
1602 return;
1603 if (!intel_sdvo_read_response(intel_sdvo, &reply, 3))
e2f0ba97
JB		 1604 return;
1605
1606 for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
7026d4ac
ZW		 1607 if (reply & (1 << i)) {
1608 struct drm_display_mode *nmode;
1609 nmode = drm_mode_duplicate(connector->dev,
32aad86f 1610 &sdvo_tv_modes[i]);
7026d4ac
ZW		 1611 if (nmode)
1612 drm_mode_probed_add(connector, nmode);
1613 }
e2f0ba97
JB		 1614}
1615
7086c87f
ML		 1616static void intel_sdvo_get_lvds_modes(struct drm_connector *connector)
1617{
df0e9248 1618 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7086c87f 1619 struct drm_i915_private *dev_priv = connector->dev->dev_private;
12682a97 1620 struct drm_display_mode *newmode;
7086c87f
ML		 1621
1622 /*
1623 * Attempt to get the mode list from DDC.
1624 * Assume that the preferred modes are
1625 * arranged in priority order.
1626 */
f899fc64 1627 intel_ddc_get_modes(connector, intel_sdvo->i2c);
7086c87f 1628 if (list_empty(&connector->probed_modes) == false)
12682a97 1629 goto end;
7086c87f
ML		 1630
1631 /* Fetch modes from VBT */
1632 if (dev_priv->sdvo_lvds_vbt_mode != NULL) {
7086c87f
ML		 1633 newmode = drm_mode_duplicate(connector->dev,
1634 dev_priv->sdvo_lvds_vbt_mode);
1635 if (newmode != NULL) {
1636 /* Guarantee the mode is preferred */
1637 newmode->type = (DRM_MODE_TYPE_PREFERRED |
1638 DRM_MODE_TYPE_DRIVER);
1639 drm_mode_probed_add(connector, newmode);
1640 }
1641 }
12682a97 1642
1643end:
1644 list_for_each_entry(newmode, &connector->probed_modes, head) {
1645 if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
ea5b213a 1646 intel_sdvo->sdvo_lvds_fixed_mode =
12682a97 1647 drm_mode_duplicate(connector->dev, newmode);
6c9547ff 1648
8545423a 1649 intel_sdvo->is_lvds = true;
12682a97 1650 break;
1651 }
1652 }
1653
7086c87f
ML		 1654}
1655
e2f0ba97
JB		 1656static int intel_sdvo_get_modes(struct drm_connector *connector)
1657{
615fb93f 1658 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e2f0ba97 1659
615fb93f 1660 if (IS_TV(intel_sdvo_connector))
e2f0ba97 1661 intel_sdvo_get_tv_modes(connector);
615fb93f 1662 else if (IS_LVDS(intel_sdvo_connector))
7086c87f 1663 intel_sdvo_get_lvds_modes(connector);
e2f0ba97
JB		 1664 else
1665 intel_sdvo_get_ddc_modes(connector);
1666
32aad86f 1667 return !list_empty(&connector->probed_modes);
79e53945
JB		 1668}
1669
fcc8d672
CW		 1670static void
1671intel_sdvo_destroy_enhance_property(struct drm_connector *connector)
b9219c5e 1672{
615fb93f 1673 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
b9219c5e
ZY		 1674 struct drm_device *dev = connector->dev;
1675
c5521706
CW		 1676 if (intel_sdvo_connector->left)
1677 drm_property_destroy(dev, intel_sdvo_connector->left);
1678 if (intel_sdvo_connector->right)
1679 drm_property_destroy(dev, intel_sdvo_connector->right);
1680 if (intel_sdvo_connector->top)
1681 drm_property_destroy(dev, intel_sdvo_connector->top);
1682 if (intel_sdvo_connector->bottom)
1683 drm_property_destroy(dev, intel_sdvo_connector->bottom);
1684 if (intel_sdvo_connector->hpos)
1685 drm_property_destroy(dev, intel_sdvo_connector->hpos);
1686 if (intel_sdvo_connector->vpos)
1687 drm_property_destroy(dev, intel_sdvo_connector->vpos);
1688 if (intel_sdvo_connector->saturation)
1689 drm_property_destroy(dev, intel_sdvo_connector->saturation);
1690 if (intel_sdvo_connector->contrast)
1691 drm_property_destroy(dev, intel_sdvo_connector->contrast);
1692 if (intel_sdvo_connector->hue)
1693 drm_property_destroy(dev, intel_sdvo_connector->hue);
1694 if (intel_sdvo_connector->sharpness)
1695 drm_property_destroy(dev, intel_sdvo_connector->sharpness);
1696 if (intel_sdvo_connector->flicker_filter)
1697 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter);
1698 if (intel_sdvo_connector->flicker_filter_2d)
1699 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_2d);
1700 if (intel_sdvo_connector->flicker_filter_adaptive)
1701 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_adaptive);
1702 if (intel_sdvo_connector->tv_luma_filter)
1703 drm_property_destroy(dev, intel_sdvo_connector->tv_luma_filter);
1704 if (intel_sdvo_connector->tv_chroma_filter)
1705 drm_property_destroy(dev, intel_sdvo_connector->tv_chroma_filter);
e044218a
CW		 1706 if (intel_sdvo_connector->dot_crawl)
1707 drm_property_destroy(dev, intel_sdvo_connector->dot_crawl);
c5521706
CW		 1708 if (intel_sdvo_connector->brightness)
1709 drm_property_destroy(dev, intel_sdvo_connector->brightness);
b9219c5e
ZY		 1710}
1711
79e53945
JB		 1712static void intel_sdvo_destroy(struct drm_connector *connector)
1713{
615fb93f 1714 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
79e53945 1715
c5521706 1716 if (intel_sdvo_connector->tv_format)
ce6feabd 1717 drm_property_destroy(connector->dev,
c5521706 1718 intel_sdvo_connector->tv_format);
b9219c5e 1719
d2a82a6f 1720 intel_sdvo_destroy_enhance_property(connector);
79e53945
JB		 1721 drm_sysfs_connector_remove(connector);
1722 drm_connector_cleanup(connector);
d2a82a6f 1723 kfree(connector);
79e53945
JB		 1724}
1725
1aad7ac0
CW		 1726static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
1727{
1728 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1729 struct edid *edid;
1730 bool has_audio = false;
1731
1732 if (!intel_sdvo->is_hdmi)
1733 return false;
1734
1735 edid = intel_sdvo_get_edid(connector);
1736 if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
1737 has_audio = drm_detect_monitor_audio(edid);
1738
1739 return has_audio;
1740}
1741
ce6feabd
ZY		 1742static int
1743intel_sdvo_set_property(struct drm_connector *connector,
1744 struct drm_property *property,
1745 uint64_t val)
1746{
df0e9248 1747 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 1748 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e953fd7b 1749 struct drm_i915_private *dev_priv = connector->dev->dev_private;
b9219c5e 1750 uint16_t temp_value;
32aad86f
CW		 1751 uint8_t cmd;
1752 int ret;
ce6feabd
ZY		 1753
1754 ret = drm_connector_property_set_value(connector, property, val);
32aad86f
CW		 1755 if (ret)
1756 return ret;
ce6feabd 1757
3f43c48d 1758 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 1759 int i = val;
1760 bool has_audio;
1761
1762 if (i == intel_sdvo_connector->force_audio)
7f36e7ed
CW		 1763 return 0;
1764
1aad7ac0 1765 intel_sdvo_connector->force_audio = i;
7f36e7ed 1766
c3e5f67b 1767 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 1768 has_audio = intel_sdvo_detect_hdmi_audio(connector);
1769 else
c3e5f67b 1770 has_audio = (i == HDMI_AUDIO_ON);
7f36e7ed 1771
1aad7ac0 1772 if (has_audio == intel_sdvo->has_hdmi_audio)
7f36e7ed 1773 return 0;
7f36e7ed 1774
1aad7ac0 1775 intel_sdvo->has_hdmi_audio = has_audio;
7f36e7ed
CW		 1776 goto done;
1777 }
1778
e953fd7b
CW		 1779 if (property == dev_priv->broadcast_rgb_property) {
1780 if (val == !!intel_sdvo->color_range)
7f36e7ed
CW		 1781 return 0;
1782
e953fd7b 1783 intel_sdvo->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0;
7f36e7ed
CW		 1784 goto done;
1785 }
1786
c5521706
CW		 1787#define CHECK_PROPERTY(name, NAME) \
1788 if (intel_sdvo_connector->name == property) { \
1789 if (intel_sdvo_connector->cur_##name == temp_value) return 0; \
1790 if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
1791 cmd = SDVO_CMD_SET_##NAME; \
1792 intel_sdvo_connector->cur_##name = temp_value; \
1793 goto set_value; \
1794 }
1795
1796 if (property == intel_sdvo_connector->tv_format) {
32aad86f
CW		 1797 if (val >= TV_FORMAT_NUM)
1798 return -EINVAL;
1799
40039750 1800 if (intel_sdvo->tv_format_index ==
615fb93f 1801 intel_sdvo_connector->tv_format_supported[val])
32aad86f 1802 return 0;
ce6feabd 1803
40039750 1804 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val];
c5521706 1805 goto done;
32aad86f 1806 } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) {
b9219c5e 1807 temp_value = val;
c5521706 1808 if (intel_sdvo_connector->left == property) {
b9219c5e 1809 drm_connector_property_set_value(connector,
c5521706 1810 intel_sdvo_connector->right, val);
615fb93f 1811 if (intel_sdvo_connector->left_margin == temp_value)
32aad86f 1812 return 0;
b9219c5e 1813
615fb93f
CW		 1814 intel_sdvo_connector->left_margin = temp_value;
1815 intel_sdvo_connector->right_margin = temp_value;
1816 temp_value = intel_sdvo_connector->max_hscan -
c5521706 1817 intel_sdvo_connector->left_margin;
b9219c5e 1818 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 1819 goto set_value;
1820 } else if (intel_sdvo_connector->right == property) {
b9219c5e 1821 drm_connector_property_set_value(connector,
c5521706 1822 intel_sdvo_connector->left, val);
615fb93f 1823 if (intel_sdvo_connector->right_margin == temp_value)
32aad86f 1824 return 0;
b9219c5e 1825
615fb93f
CW		 1826 intel_sdvo_connector->left_margin = temp_value;
1827 intel_sdvo_connector->right_margin = temp_value;
1828 temp_value = intel_sdvo_connector->max_hscan -
1829 intel_sdvo_connector->left_margin;
b9219c5e 1830 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 1831 goto set_value;
1832 } else if (intel_sdvo_connector->top == property) {
b9219c5e 1833 drm_connector_property_set_value(connector,
c5521706 1834 intel_sdvo_connector->bottom, val);
615fb93f 1835 if (intel_sdvo_connector->top_margin == temp_value)
32aad86f 1836 return 0;
b9219c5e 1837
615fb93f
CW		 1838 intel_sdvo_connector->top_margin = temp_value;
1839 intel_sdvo_connector->bottom_margin = temp_value;
1840 temp_value = intel_sdvo_connector->max_vscan -
c5521706 1841 intel_sdvo_connector->top_margin;
b9219c5e 1842 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 1843 goto set_value;
1844 } else if (intel_sdvo_connector->bottom == property) {
b9219c5e 1845 drm_connector_property_set_value(connector,
c5521706 1846 intel_sdvo_connector->top, val);
615fb93f 1847 if (intel_sdvo_connector->bottom_margin == temp_value)
32aad86f
CW		 1848 return 0;
1849
615fb93f
CW		 1850 intel_sdvo_connector->top_margin = temp_value;
1851 intel_sdvo_connector->bottom_margin = temp_value;
1852 temp_value = intel_sdvo_connector->max_vscan -
c5521706 1853 intel_sdvo_connector->top_margin;
b9219c5e 1854 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 1855 goto set_value;
1856 }
1857 CHECK_PROPERTY(hpos, HPOS)
1858 CHECK_PROPERTY(vpos, VPOS)
1859 CHECK_PROPERTY(saturation, SATURATION)
1860 CHECK_PROPERTY(contrast, CONTRAST)
1861 CHECK_PROPERTY(hue, HUE)
1862 CHECK_PROPERTY(brightness, BRIGHTNESS)
1863 CHECK_PROPERTY(sharpness, SHARPNESS)
1864 CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
1865 CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
1866 CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
1867 CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
1868 CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
e044218a 1869 CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
c5521706 1870 }
b9219c5e 1871
c5521706 1872 return -EINVAL; /* unknown property */
b9219c5e 1873
c5521706
CW		 1874set_value:
1875 if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2))
1876 return -EIO;
b9219c5e 1877
b9219c5e 1878
c5521706 1879done:
df0e9248
CW		 1880 if (intel_sdvo->base.base.crtc) {
1881 struct drm_crtc *crtc = intel_sdvo->base.base.crtc;
a6778b3c
DV		 1882 intel_set_mode(crtc, &crtc->mode,
1883 crtc->x, crtc->y, crtc->fb);
c5521706
CW		 1884 }
1885
32aad86f 1886 return 0;
c5521706 1887#undef CHECK_PROPERTY
ce6feabd
ZY		 1888}
1889
79e53945 1890static const struct drm_encoder_helper_funcs intel_sdvo_helper_funcs = {
79e53945 1891 .mode_fixup = intel_sdvo_mode_fixup,
79e53945 1892 .mode_set = intel_sdvo_mode_set,
ce22c320 1893 .disable = intel_encoder_disable
79e53945
JB		 1894};
1895
1896static const struct drm_connector_funcs intel_sdvo_connector_funcs = {
b2cabb0e 1897 .dpms = intel_sdvo_dpms,
79e53945
JB		 1898 .detect = intel_sdvo_detect,
1899 .fill_modes = drm_helper_probe_single_connector_modes,
ce6feabd 1900 .set_property = intel_sdvo_set_property,
79e53945
JB		 1901 .destroy = intel_sdvo_destroy,
1902};
1903
1904static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = {
1905 .get_modes = intel_sdvo_get_modes,
1906 .mode_valid = intel_sdvo_mode_valid,
df0e9248 1907 .best_encoder = intel_best_encoder,
79e53945
JB		 1908};
1909
b358d0a6 1910static void intel_sdvo_enc_destroy(struct drm_encoder *encoder)
79e53945 1911{
890f3359 1912 struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
d2a82a6f 1913
ea5b213a 1914 if (intel_sdvo->sdvo_lvds_fixed_mode != NULL)
d2a82a6f 1915 drm_mode_destroy(encoder->dev,
ea5b213a 1916 intel_sdvo->sdvo_lvds_fixed_mode);
d2a82a6f 1917
e957d772 1918 i2c_del_adapter(&intel_sdvo->ddc);
ea5b213a 1919 intel_encoder_destroy(encoder);
79e53945
JB		 1920}
1921
1922static const struct drm_encoder_funcs intel_sdvo_enc_funcs = {
1923 .destroy = intel_sdvo_enc_destroy,
1924};
1925
b66d8424
CW		 1926static void
1927intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo)
1928{
1929 uint16_t mask = 0;
1930 unsigned int num_bits;
1931
1932 /* Make a mask of outputs less than or equal to our own priority in the
1933 * list.
1934 */
1935 switch (sdvo->controlled_output) {
1936 case SDVO_OUTPUT_LVDS1:
1937 mask |= SDVO_OUTPUT_LVDS1;
1938 case SDVO_OUTPUT_LVDS0:
1939 mask |= SDVO_OUTPUT_LVDS0;
1940 case SDVO_OUTPUT_TMDS1:
1941 mask |= SDVO_OUTPUT_TMDS1;
1942 case SDVO_OUTPUT_TMDS0:
1943 mask |= SDVO_OUTPUT_TMDS0;
1944 case SDVO_OUTPUT_RGB1:
1945 mask |= SDVO_OUTPUT_RGB1;
1946 case SDVO_OUTPUT_RGB0:
1947 mask |= SDVO_OUTPUT_RGB0;
1948 break;
1949 }
1950
1951 /* Count bits to find what number we are in the priority list. */
1952 mask &= sdvo->caps.output_flags;
1953 num_bits = hweight16(mask);
1954 /* If more than 3 outputs, default to DDC bus 3 for now. */
1955 if (num_bits > 3)
1956 num_bits = 3;
1957
1958 /* Corresponds to SDVO_CONTROL_BUS_DDCx */
1959 sdvo->ddc_bus = 1 << num_bits;
1960}
79e53945 1961
e2f0ba97
JB		 1962/**
1963 * Choose the appropriate DDC bus for control bus switch command for this
1964 * SDVO output based on the controlled output.
1965 *
1966 * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
1967 * outputs, then LVDS outputs.
1968 */
1969static void
b1083333 1970intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv,
ea5b213a 1971 struct intel_sdvo *sdvo, u32 reg)
e2f0ba97 1972{
b1083333 1973 struct sdvo_device_mapping *mapping;
e2f0ba97 1974
eef4eacb 1975 if (sdvo->is_sdvob)
b1083333
AJ		 1976 mapping = &(dev_priv->sdvo_mappings[0]);
1977 else
1978 mapping = &(dev_priv->sdvo_mappings[1]);
e2f0ba97 1979
b66d8424
CW		 1980 if (mapping->initialized)
1981 sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
1982 else
1983 intel_sdvo_guess_ddc_bus(sdvo);
e2f0ba97
JB		 1984}
1985
e957d772
CW		 1986static void
1987intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv,
1988 struct intel_sdvo *sdvo, u32 reg)
1989{
1990 struct sdvo_device_mapping *mapping;
46eb3036 1991 u8 pin;
e957d772 1992
eef4eacb 1993 if (sdvo->is_sdvob)
e957d772
CW		 1994 mapping = &dev_priv->sdvo_mappings[0];
1995 else
1996 mapping = &dev_priv->sdvo_mappings[1];
1997
1998 pin = GMBUS_PORT_DPB;
46eb3036 1999 if (mapping->initialized)
e957d772 2000 pin = mapping->i2c_pin;
e957d772 2001
3bd7d909
DK		 2002 if (intel_gmbus_is_port_valid(pin)) {
2003 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin);
d5090b96 2004 intel_gmbus_set_speed(sdvo->i2c, GMBUS_RATE_1MHZ);
63abf3ed 2005 intel_gmbus_force_bit(sdvo->i2c, true);
46eb3036 2006 } else {
3bd7d909 2007 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPB);
46eb3036 2008 }
e957d772
CW		 2009}
2010
e2f0ba97 2011static bool
e27d8538 2012intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device)
e2f0ba97 2013{
97aaf910 2014 return intel_sdvo_check_supp_encode(intel_sdvo);
e2f0ba97
JB		 2015}
2016
714605e4 2017static u8
eef4eacb 2018intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo)
714605e4 2019{
2020 struct drm_i915_private *dev_priv = dev->dev_private;
2021 struct sdvo_device_mapping *my_mapping, *other_mapping;
2022
eef4eacb 2023 if (sdvo->is_sdvob) {
714605e4 2024 my_mapping = &dev_priv->sdvo_mappings[0];
2025 other_mapping = &dev_priv->sdvo_mappings[1];
2026 } else {
2027 my_mapping = &dev_priv->sdvo_mappings[1];
2028 other_mapping = &dev_priv->sdvo_mappings[0];
2029 }
2030
2031 /* If the BIOS described our SDVO device, take advantage of it. */
2032 if (my_mapping->slave_addr)
2033 return my_mapping->slave_addr;
2034
2035 /* If the BIOS only described a different SDVO device, use the
2036 * address that it isn't using.
2037 */
2038 if (other_mapping->slave_addr) {
2039 if (other_mapping->slave_addr == 0x70)
2040 return 0x72;
2041 else
2042 return 0x70;
2043 }
2044
2045 /* No SDVO device info is found for another DVO port,
2046 * so use mapping assumption we had before BIOS parsing.
2047 */
eef4eacb 2048 if (sdvo->is_sdvob)
714605e4 2049 return 0x70;
2050 else
2051 return 0x72;
2052}
2053
14571b4c 2054static void
df0e9248
CW		 2055intel_sdvo_connector_init(struct intel_sdvo_connector *connector,
2056 struct intel_sdvo *encoder)
14571b4c 2057{
df0e9248
CW		 2058 drm_connector_init(encoder->base.base.dev,
2059 &connector->base.base,
2060 &intel_sdvo_connector_funcs,
2061 connector->base.base.connector_type);
6070a4a9 2062
df0e9248
CW		 2063 drm_connector_helper_add(&connector->base.base,
2064 &intel_sdvo_connector_helper_funcs);
14571b4c 2065
8f4839e2 2066 connector->base.base.interlace_allowed = 1;
df0e9248
CW		 2067 connector->base.base.doublescan_allowed = 0;
2068 connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
14571b4c 2069
df0e9248
CW		 2070 intel_connector_attach_encoder(&connector->base, &encoder->base);
2071 drm_sysfs_connector_add(&connector->base.base);
14571b4c 2072}
6070a4a9 2073
7f36e7ed
CW		 2074static void
2075intel_sdvo_add_hdmi_properties(struct intel_sdvo_connector *connector)
2076{
2077 struct drm_device *dev = connector->base.base.dev;
2078
3f43c48d 2079 intel_attach_force_audio_property(&connector->base.base);
e953fd7b
CW		 2080 if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev))
2081 intel_attach_broadcast_rgb_property(&connector->base.base);
7f36e7ed
CW		 2082}
2083
fb7a46f3 2084static bool
ea5b213a 2085intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device)
fb7a46f3 2086{
4ef69c7a 2087 struct drm_encoder *encoder = &intel_sdvo->base.base;
14571b4c 2088 struct drm_connector *connector;
cc68c81a 2089 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
14571b4c 2090 struct intel_connector *intel_connector;
615fb93f 2091 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2092
615fb93f
CW		 2093 intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2094 if (!intel_sdvo_connector)
14571b4c
ZW		 2095 return false;
2096
14571b4c 2097 if (device == 0) {
ea5b213a 2098 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
615fb93f 2099 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
14571b4c 2100 } else if (device == 1) {
ea5b213a 2101 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
615fb93f 2102 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
14571b4c
ZW		 2103 }
2104
615fb93f 2105 intel_connector = &intel_sdvo_connector->base;
14571b4c 2106 connector = &intel_connector->base;
cc68c81a
SF		 2107 if (intel_sdvo_supports_hotplug(intel_sdvo) & (1 << device)) {
2108 connector->polled = DRM_CONNECTOR_POLL_HPD;
2109 intel_sdvo->hotplug_active[0] |= 1 << device;
2110 /* Some SDVO devices have one-shot hotplug interrupts.
2111 * Ensure that they get re-enabled when an interrupt happens.
2112 */
2113 intel_encoder->hot_plug = intel_sdvo_enable_hotplug;
2114 intel_sdvo_enable_hotplug(intel_encoder);
2115 }
2116 else
2117 connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
14571b4c
ZW		 2118 encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
2119 connector->connector_type = DRM_MODE_CONNECTOR_DVID;
2120
e27d8538 2121 if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) {
14571b4c 2122 connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
e27d8538 2123 intel_sdvo->is_hdmi = true;
14571b4c 2124 }
66a9278e 2125 intel_sdvo->base.cloneable = true;
14571b4c 2126
df0e9248 2127 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
f797d221
CW		 2128 if (intel_sdvo->is_hdmi)
2129 intel_sdvo_add_hdmi_properties(intel_sdvo_connector);
14571b4c
ZW		 2130
2131 return true;
2132}
2133
2134static bool
ea5b213a 2135intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type)
14571b4c 2136{
4ef69c7a
CW		 2137 struct drm_encoder *encoder = &intel_sdvo->base.base;
2138 struct drm_connector *connector;
2139 struct intel_connector *intel_connector;
2140 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2141
615fb93f
CW		 2142 intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2143 if (!intel_sdvo_connector)
2144 return false;
14571b4c 2145
615fb93f 2146 intel_connector = &intel_sdvo_connector->base;
4ef69c7a
CW		 2147 connector = &intel_connector->base;
2148 encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
2149 connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
14571b4c 2150
4ef69c7a
CW		 2151 intel_sdvo->controlled_output |= type;
2152 intel_sdvo_connector->output_flag = type;
14571b4c 2153
4ef69c7a
CW		 2154 intel_sdvo->is_tv = true;
2155 intel_sdvo->base.needs_tv_clock = true;
66a9278e 2156 intel_sdvo->base.cloneable = false;
14571b4c 2157
df0e9248 2158 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
14571b4c 2159
4ef69c7a 2160 if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type))
32aad86f 2161 goto err;
14571b4c 2162
4ef69c7a 2163 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f 2164 goto err;
14571b4c 2165
4ef69c7a 2166 return true;
32aad86f
CW		 2167
2168err:
123d5c01 2169 intel_sdvo_destroy(connector);
32aad86f 2170 return false;
14571b4c
ZW		 2171}
2172
2173static bool
ea5b213a 2174intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2175{
4ef69c7a
CW		 2176 struct drm_encoder *encoder = &intel_sdvo->base.base;
2177 struct drm_connector *connector;
2178 struct intel_connector *intel_connector;
2179 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2180
615fb93f
CW		 2181 intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2182 if (!intel_sdvo_connector)
2183 return false;
14571b4c 2184
615fb93f 2185 intel_connector = &intel_sdvo_connector->base;
4ef69c7a 2186 connector = &intel_connector->base;
eb1f8e4f 2187 connector->polled = DRM_CONNECTOR_POLL_CONNECT;
4ef69c7a
CW		 2188 encoder->encoder_type = DRM_MODE_ENCODER_DAC;
2189 connector->connector_type = DRM_MODE_CONNECTOR_VGA;
2190
2191 if (device == 0) {
2192 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
2193 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
2194 } else if (device == 1) {
2195 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
2196 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
2197 }
2198
66a9278e 2199 intel_sdvo->base.cloneable = true;
14571b4c 2200
df0e9248
CW		 2201 intel_sdvo_connector_init(intel_sdvo_connector,
2202 intel_sdvo);
4ef69c7a 2203 return true;
14571b4c
ZW		 2204}
2205
2206static bool
ea5b213a 2207intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2208{
4ef69c7a
CW		 2209 struct drm_encoder *encoder = &intel_sdvo->base.base;
2210 struct drm_connector *connector;
2211 struct intel_connector *intel_connector;
2212 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2213
615fb93f
CW		 2214 intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2215 if (!intel_sdvo_connector)
2216 return false;
14571b4c 2217
615fb93f
CW		 2218 intel_connector = &intel_sdvo_connector->base;
2219 connector = &intel_connector->base;
4ef69c7a
CW		 2220 encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
2221 connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
2222
2223 if (device == 0) {
2224 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
2225 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
2226 } else if (device == 1) {
2227 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
2228 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
2229 }
2230
66a9278e
DV		 2231 /* SDVO LVDS is cloneable because the SDVO encoder does the upscaling,
2232 * as opposed to native LVDS, where we upscale with the panel-fitter
2233 * (and hence only the native LVDS resolution could be cloned). */
2234 intel_sdvo->base.cloneable = true;
14571b4c 2235
df0e9248 2236 intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
4ef69c7a 2237 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f
CW		 2238 goto err;
2239
2240 return true;
2241
2242err:
123d5c01 2243 intel_sdvo_destroy(connector);
32aad86f 2244 return false;
14571b4c
ZW		 2245}
2246
2247static bool
ea5b213a 2248intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags)
14571b4c 2249{
ea5b213a
CW		 2250 intel_sdvo->is_tv = false;
2251 intel_sdvo->base.needs_tv_clock = false;
2252 intel_sdvo->is_lvds = false;
fb7a46f3 2253
14571b4c 2254 /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
fb7a46f3 2255
14571b4c 2256 if (flags & SDVO_OUTPUT_TMDS0)
ea5b213a 2257 if (!intel_sdvo_dvi_init(intel_sdvo, 0))
14571b4c
ZW		 2258 return false;
2259
2260 if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
ea5b213a 2261 if (!intel_sdvo_dvi_init(intel_sdvo, 1))
14571b4c
ZW		 2262 return false;
2263
2264 /* TV has no XXX1 function block */
a1f4b7ff 2265 if (flags & SDVO_OUTPUT_SVID0)
ea5b213a 2266 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0))
14571b4c
ZW		 2267 return false;
2268
2269 if (flags & SDVO_OUTPUT_CVBS0)
ea5b213a 2270 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0))
14571b4c 2271 return false;
fb7a46f3 2272
a0b1c7a5
CW		 2273 if (flags & SDVO_OUTPUT_YPRPB0)
2274 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0))
2275 return false;
2276
14571b4c 2277 if (flags & SDVO_OUTPUT_RGB0)
ea5b213a 2278 if (!intel_sdvo_analog_init(intel_sdvo, 0))
14571b4c
ZW		 2279 return false;
2280
2281 if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
ea5b213a 2282 if (!intel_sdvo_analog_init(intel_sdvo, 1))
14571b4c
ZW		 2283 return false;
2284
2285 if (flags & SDVO_OUTPUT_LVDS0)
ea5b213a 2286 if (!intel_sdvo_lvds_init(intel_sdvo, 0))
14571b4c
ZW		 2287 return false;
2288
2289 if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
ea5b213a 2290 if (!intel_sdvo_lvds_init(intel_sdvo, 1))
14571b4c 2291 return false;
fb7a46f3 2292
14571b4c 2293 if ((flags & SDVO_OUTPUT_MASK) == 0) {
fb7a46f3 2294 unsigned char bytes[2];
2295
ea5b213a
CW		 2296 intel_sdvo->controlled_output = 0;
2297 memcpy(bytes, &intel_sdvo->caps.output_flags, 2);
51c8b407 2298 DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
ea5b213a 2299 SDVO_NAME(intel_sdvo),
51c8b407 2300 bytes[0], bytes[1]);
14571b4c 2301 return false;
fb7a46f3 2302 }
27f8227b 2303 intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
fb7a46f3 2304
14571b4c 2305 return true;
fb7a46f3 2306}
2307
32aad86f
CW		 2308static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
2309 struct intel_sdvo_connector *intel_sdvo_connector,
2310 int type)
ce6feabd 2311{
4ef69c7a 2312 struct drm_device *dev = intel_sdvo->base.base.dev;
ce6feabd
ZY		 2313 struct intel_sdvo_tv_format format;
2314 uint32_t format_map, i;
ce6feabd 2315
32aad86f
CW		 2316 if (!intel_sdvo_set_target_output(intel_sdvo, type))
2317 return false;
ce6feabd 2318
1a3665c8 2319 BUILD_BUG_ON(sizeof(format) != 6);
32aad86f
CW		 2320 if (!intel_sdvo_get_value(intel_sdvo,
2321 SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
2322 &format, sizeof(format)))
2323 return false;
ce6feabd 2324
32aad86f 2325 memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
ce6feabd
ZY		 2326
2327 if (format_map == 0)
32aad86f 2328 return false;
ce6feabd 2329
615fb93f 2330 intel_sdvo_connector->format_supported_num = 0;
ce6feabd 2331 for (i = 0 ; i < TV_FORMAT_NUM; i++)
40039750
CW		 2332 if (format_map & (1 << i))
2333 intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i;
ce6feabd
ZY		 2334
2335
c5521706 2336 intel_sdvo_connector->tv_format =
32aad86f
CW		 2337 drm_property_create(dev, DRM_MODE_PROP_ENUM,
2338 "mode", intel_sdvo_connector->format_supported_num);
c5521706 2339 if (!intel_sdvo_connector->tv_format)
fcc8d672 2340 return false;
ce6feabd 2341
615fb93f 2342 for (i = 0; i < intel_sdvo_connector->format_supported_num; i++)
ce6feabd 2343 drm_property_add_enum(
c5521706 2344 intel_sdvo_connector->tv_format, i,
40039750 2345 i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]);
ce6feabd 2346
40039750 2347 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0];
32aad86f 2348 drm_connector_attach_property(&intel_sdvo_connector->base.base,
c5521706 2349 intel_sdvo_connector->tv_format, 0);
32aad86f 2350 return true;
ce6feabd
ZY		 2351
2352}
2353
c5521706
CW		 2354#define ENHANCEMENT(name, NAME) do { \
2355 if (enhancements.name) { \
2356 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
2357 !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
2358 return false; \
2359 intel_sdvo_connector->max_##name = data_value[0]; \
2360 intel_sdvo_connector->cur_##name = response; \
2361 intel_sdvo_connector->name = \
d9bc3c02 2362 drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
c5521706 2363 if (!intel_sdvo_connector->name) return false; \
c5521706
CW		 2364 drm_connector_attach_property(connector, \
2365 intel_sdvo_connector->name, \
2366 intel_sdvo_connector->cur_##name); \
2367 DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
2368 data_value[0], data_value[1], response); \
2369 } \
0206e353 2370} while (0)
c5521706
CW		 2371
2372static bool
2373intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo,
2374 struct intel_sdvo_connector *intel_sdvo_connector,
2375 struct intel_sdvo_enhancements_reply enhancements)
b9219c5e 2376{
4ef69c7a 2377 struct drm_device *dev = intel_sdvo->base.base.dev;
32aad86f 2378 struct drm_connector *connector = &intel_sdvo_connector->base.base;
b9219c5e
ZY		 2379 uint16_t response, data_value[2];
2380
c5521706
CW		 2381 /* when horizontal overscan is supported, Add the left/right property */
2382 if (enhancements.overscan_h) {
2383 if (!intel_sdvo_get_value(intel_sdvo,
2384 SDVO_CMD_GET_MAX_OVERSCAN_H,
2385 &data_value, 4))
2386 return false;
32aad86f 2387
c5521706
CW		 2388 if (!intel_sdvo_get_value(intel_sdvo,
2389 SDVO_CMD_GET_OVERSCAN_H,
2390 &response, 2))
2391 return false;
fcc8d672 2392
c5521706
CW		 2393 intel_sdvo_connector->max_hscan = data_value[0];
2394 intel_sdvo_connector->left_margin = data_value[0] - response;
2395 intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
2396 intel_sdvo_connector->left =
d9bc3c02 2397 drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
c5521706
CW		 2398 if (!intel_sdvo_connector->left)
2399 return false;
fcc8d672 2400
c5521706
CW		 2401 drm_connector_attach_property(connector,
2402 intel_sdvo_connector->left,
2403 intel_sdvo_connector->left_margin);
fcc8d672 2404
c5521706 2405 intel_sdvo_connector->right =
d9bc3c02 2406 drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
c5521706
CW		 2407 if (!intel_sdvo_connector->right)
2408 return false;
32aad86f 2409
c5521706
CW		 2410 drm_connector_attach_property(connector,
2411 intel_sdvo_connector->right,
2412 intel_sdvo_connector->right_margin);
2413 DRM_DEBUG_KMS("h_overscan: max %d, "
2414 "default %d, current %d\n",
2415 data_value[0], data_value[1], response);
2416 }
32aad86f 2417
c5521706
CW		 2418 if (enhancements.overscan_v) {
2419 if (!intel_sdvo_get_value(intel_sdvo,
2420 SDVO_CMD_GET_MAX_OVERSCAN_V,
2421 &data_value, 4))
2422 return false;
fcc8d672 2423
c5521706
CW		 2424 if (!intel_sdvo_get_value(intel_sdvo,
2425 SDVO_CMD_GET_OVERSCAN_V,
2426 &response, 2))
2427 return false;
32aad86f 2428
c5521706
CW		 2429 intel_sdvo_connector->max_vscan = data_value[0];
2430 intel_sdvo_connector->top_margin = data_value[0] - response;
2431 intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
2432 intel_sdvo_connector->top =
d9bc3c02
SH		 2433 drm_property_create_range(dev, 0,
2434 "top_margin", 0, data_value[0]);
c5521706
CW		 2435 if (!intel_sdvo_connector->top)
2436 return false;
32aad86f 2437
c5521706
CW		 2438 drm_connector_attach_property(connector,
2439 intel_sdvo_connector->top,
2440 intel_sdvo_connector->top_margin);
fcc8d672 2441
c5521706 2442 intel_sdvo_connector->bottom =
d9bc3c02
SH		 2443 drm_property_create_range(dev, 0,
2444 "bottom_margin", 0, data_value[0]);
c5521706
CW		 2445 if (!intel_sdvo_connector->bottom)
2446 return false;
32aad86f 2447
c5521706
CW		 2448 drm_connector_attach_property(connector,
2449 intel_sdvo_connector->bottom,
2450 intel_sdvo_connector->bottom_margin);
2451 DRM_DEBUG_KMS("v_overscan: max %d, "
2452 "default %d, current %d\n",
2453 data_value[0], data_value[1], response);
2454 }
32aad86f 2455
c5521706
CW		 2456 ENHANCEMENT(hpos, HPOS);
2457 ENHANCEMENT(vpos, VPOS);
2458 ENHANCEMENT(saturation, SATURATION);
2459 ENHANCEMENT(contrast, CONTRAST);
2460 ENHANCEMENT(hue, HUE);
2461 ENHANCEMENT(sharpness, SHARPNESS);
2462 ENHANCEMENT(brightness, BRIGHTNESS);
2463 ENHANCEMENT(flicker_filter, FLICKER_FILTER);
2464 ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
2465 ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
2466 ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
2467 ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
fcc8d672 2468
e044218a
CW		 2469 if (enhancements.dot_crawl) {
2470 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
2471 return false;
2472
2473 intel_sdvo_connector->max_dot_crawl = 1;
2474 intel_sdvo_connector->cur_dot_crawl = response & 0x1;
2475 intel_sdvo_connector->dot_crawl =
d9bc3c02 2476 drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
e044218a
CW		 2477 if (!intel_sdvo_connector->dot_crawl)
2478 return false;
2479
e044218a
CW		 2480 drm_connector_attach_property(connector,
2481 intel_sdvo_connector->dot_crawl,
2482 intel_sdvo_connector->cur_dot_crawl);
2483 DRM_DEBUG_KMS("dot crawl: current %d\n", response);
2484 }
2485
c5521706
CW		 2486 return true;
2487}
32aad86f 2488
c5521706
CW		 2489static bool
2490intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo,
2491 struct intel_sdvo_connector *intel_sdvo_connector,
2492 struct intel_sdvo_enhancements_reply enhancements)
2493{
4ef69c7a 2494 struct drm_device *dev = intel_sdvo->base.base.dev;
c5521706
CW		 2495 struct drm_connector *connector = &intel_sdvo_connector->base.base;
2496 uint16_t response, data_value[2];
32aad86f 2497
c5521706 2498 ENHANCEMENT(brightness, BRIGHTNESS);
fcc8d672 2499
c5521706
CW		 2500 return true;
2501}
2502#undef ENHANCEMENT
32aad86f 2503
c5521706
CW		 2504static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
2505 struct intel_sdvo_connector *intel_sdvo_connector)
2506{
2507 union {
2508 struct intel_sdvo_enhancements_reply reply;
2509 uint16_t response;
2510 } enhancements;
32aad86f 2511
1a3665c8
CW		 2512 BUILD_BUG_ON(sizeof(enhancements) != 2);
2513
cf9a2f3a
CW		 2514 enhancements.response = 0;
2515 intel_sdvo_get_value(intel_sdvo,
2516 SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
2517 &enhancements, sizeof(enhancements));
c5521706
CW		 2518 if (enhancements.response == 0) {
2519 DRM_DEBUG_KMS("No enhancement is supported\n");
2520 return true;
b9219c5e 2521 }
32aad86f 2522
c5521706
CW		 2523 if (IS_TV(intel_sdvo_connector))
2524 return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply);
0206e353 2525 else if (IS_LVDS(intel_sdvo_connector))
c5521706
CW		 2526 return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2527 else
2528 return true;
e957d772
CW		 2529}
2530
2531static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
2532 struct i2c_msg *msgs,
2533 int num)
2534{
2535 struct intel_sdvo *sdvo = adapter->algo_data;
fcc8d672 2536
e957d772
CW		 2537 if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
2538 return -EIO;
2539
2540 return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
2541}
2542
2543static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
2544{
2545 struct intel_sdvo *sdvo = adapter->algo_data;
2546 return sdvo->i2c->algo->functionality(sdvo->i2c);
2547}
2548
2549static const struct i2c_algorithm intel_sdvo_ddc_proxy = {
2550 .master_xfer = intel_sdvo_ddc_proxy_xfer,
2551 .functionality = intel_sdvo_ddc_proxy_func
2552};
2553
2554static bool
2555intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo,
2556 struct drm_device *dev)
2557{
2558 sdvo->ddc.owner = THIS_MODULE;
2559 sdvo->ddc.class = I2C_CLASS_DDC;
2560 snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
2561 sdvo->ddc.dev.parent = &dev->pdev->dev;
2562 sdvo->ddc.algo_data = sdvo;
2563 sdvo->ddc.algo = &intel_sdvo_ddc_proxy;
2564
2565 return i2c_add_adapter(&sdvo->ddc) == 0;
b9219c5e
ZY		 2566}
2567
eef4eacb 2568bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob)
79e53945 2569{
b01f2c3a 2570 struct drm_i915_private *dev_priv = dev->dev_private;
21d40d37 2571 struct intel_encoder *intel_encoder;
ea5b213a 2572 struct intel_sdvo *intel_sdvo;
084b612e 2573 u32 hotplug_mask;
79e53945 2574 int i;
79e53945 2575
ea5b213a
CW		 2576 intel_sdvo = kzalloc(sizeof(struct intel_sdvo), GFP_KERNEL);
2577 if (!intel_sdvo)
7d57382e 2578 return false;
79e53945 2579
56184e3d 2580 intel_sdvo->sdvo_reg = sdvo_reg;
eef4eacb
DV		 2581 intel_sdvo->is_sdvob = is_sdvob;
2582 intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1;
56184e3d 2583 intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg);
e957d772
CW		 2584 if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev)) {
2585 kfree(intel_sdvo);
2586 return false;
2587 }
2588
56184e3d 2589 /* encoder type will be decided later */
ea5b213a 2590 intel_encoder = &intel_sdvo->base;
21d40d37 2591 intel_encoder->type = INTEL_OUTPUT_SDVO;
373a3cf7 2592 drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0);
79e53945 2593
79e53945
JB		 2594 /* Read the regs to test if we can talk to the device */
2595 for (i = 0; i < 0x40; i++) {
f899fc64
CW		 2596 u8 byte;
2597
2598 if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) {
eef4eacb
DV		 2599 DRM_DEBUG_KMS("No SDVO device found on %s\n",
2600 SDVO_NAME(intel_sdvo));
f899fc64 2601 goto err;
79e53945
JB		 2602 }
2603 }
2604
084b612e
CW		 2605 hotplug_mask = 0;
2606 if (IS_G4X(dev)) {
2607 hotplug_mask = intel_sdvo->is_sdvob ?
2608 SDVOB_HOTPLUG_INT_STATUS_G4X : SDVOC_HOTPLUG_INT_STATUS_G4X;
2609 } else if (IS_GEN4(dev)) {
2610 hotplug_mask = intel_sdvo->is_sdvob ?
2611 SDVOB_HOTPLUG_INT_STATUS_I965 : SDVOC_HOTPLUG_INT_STATUS_I965;
2612 } else {
2613 hotplug_mask = intel_sdvo->is_sdvob ?
2614 SDVOB_HOTPLUG_INT_STATUS_I915 : SDVOC_HOTPLUG_INT_STATUS_I915;
2615 }
2616 dev_priv->hotplug_supported_mask |= hotplug_mask;
619ac3b7 2617
4ef69c7a 2618 drm_encoder_helper_add(&intel_encoder->base, &intel_sdvo_helper_funcs);
14571b4c 2619
ce22c320
DV		 2620 intel_encoder->disable = intel_disable_sdvo;
2621 intel_encoder->enable = intel_enable_sdvo;
2622
af901ca1 2623 /* In default case sdvo lvds is false */
32aad86f 2624 if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps))
f899fc64 2625 goto err;
79e53945 2626
cc68c81a
SF		 2627 /* Set up hotplug command - note paranoia about contents of reply.
2628 * We assume that the hardware is in a sane state, and only touch
2629 * the bits we think we understand.
2630 */
2631 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_ACTIVE_HOT_PLUG,
2632 &intel_sdvo->hotplug_active, 2);
2633 intel_sdvo->hotplug_active[0] &= ~0x3;
2634
ea5b213a
CW		 2635 if (intel_sdvo_output_setup(intel_sdvo,
2636 intel_sdvo->caps.output_flags) != true) {
eef4eacb
DV		 2637 DRM_DEBUG_KMS("SDVO output failed to setup on %s\n",
2638 SDVO_NAME(intel_sdvo));
f899fc64 2639 goto err;
79e53945
JB		 2640 }
2641
ea5b213a 2642 intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg);
e2f0ba97 2643
79e53945 2644 /* Set the input timing to the screen. Assume always input 0. */
32aad86f 2645 if (!intel_sdvo_set_target_input(intel_sdvo))
f899fc64 2646 goto err;
79e53945 2647
32aad86f
CW		 2648 if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo,
2649 &intel_sdvo->pixel_clock_min,
2650 &intel_sdvo->pixel_clock_max))
f899fc64 2651 goto err;
79e53945 2652
8a4c47f3 2653 DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
342dc382 2654 "clock range %dMHz - %dMHz, "
2655 "input 1: %c, input 2: %c, "
2656 "output 1: %c, output 2: %c\n",
ea5b213a
CW		 2657 SDVO_NAME(intel_sdvo),
2658 intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id,
2659 intel_sdvo->caps.device_rev_id,
2660 intel_sdvo->pixel_clock_min / 1000,
2661 intel_sdvo->pixel_clock_max / 1000,
2662 (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
2663 (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
342dc382 2664 /* check currently supported outputs */
ea5b213a 2665 intel_sdvo->caps.output_flags &
79e53945 2666 (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
ea5b213a 2667 intel_sdvo->caps.output_flags &
79e53945 2668 (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
7d57382e 2669 return true;
79e53945 2670
f899fc64 2671err:
373a3cf7 2672 drm_encoder_cleanup(&intel_encoder->base);
e957d772 2673 i2c_del_adapter(&intel_sdvo->ddc);
ea5b213a 2674 kfree(intel_sdvo);
79e53945 2675
7d57382e 2676 return false;
79e53945 2677}
Linux kernel - Deliverables
This page took 0.411706 seconds and 5 git commands to generate.