Commit | Line | Data |
---|---|---|
cf3a7e4c RC |
1 | /* |
2 | * Copyright (C) 2014 Red Hat | |
3 | * Author: Rob Clark <robdclark@gmail.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License along with | |
15 | * this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
18 | #include "msm_drv.h" | |
19 | #include "msm_kms.h" | |
20 | #include "msm_gem.h" | |
fde5de6c | 21 | #include "msm_fence.h" |
cf3a7e4c RC |
22 | |
23 | struct msm_commit { | |
0b776d45 | 24 | struct drm_device *dev; |
cf3a7e4c | 25 | struct drm_atomic_state *state; |
ba00c3f2 | 26 | struct work_struct work; |
f86afecf | 27 | uint32_t crtc_mask; |
cf3a7e4c RC |
28 | }; |
29 | ||
ba00c3f2 | 30 | static void commit_worker(struct work_struct *work); |
cf3a7e4c | 31 | |
f86afecf RC |
32 | /* block until specified crtcs are no longer pending update, and |
33 | * atomically mark them as pending update | |
34 | */ | |
35 | static int start_atomic(struct msm_drm_private *priv, uint32_t crtc_mask) | |
36 | { | |
37 | int ret; | |
38 | ||
39 | spin_lock(&priv->pending_crtcs_event.lock); | |
40 | ret = wait_event_interruptible_locked(priv->pending_crtcs_event, | |
41 | !(priv->pending_crtcs & crtc_mask)); | |
42 | if (ret == 0) { | |
43 | DBG("start: %08x", crtc_mask); | |
44 | priv->pending_crtcs |= crtc_mask; | |
45 | } | |
46 | spin_unlock(&priv->pending_crtcs_event.lock); | |
47 | ||
48 | return ret; | |
49 | } | |
50 | ||
51 | /* clear specified crtcs (no longer pending update) | |
52 | */ | |
53 | static void end_atomic(struct msm_drm_private *priv, uint32_t crtc_mask) | |
54 | { | |
55 | spin_lock(&priv->pending_crtcs_event.lock); | |
56 | DBG("end: %08x", crtc_mask); | |
57 | priv->pending_crtcs &= ~crtc_mask; | |
58 | wake_up_all_locked(&priv->pending_crtcs_event); | |
59 | spin_unlock(&priv->pending_crtcs_event.lock); | |
60 | } | |
61 | ||
0b776d45 | 62 | static struct msm_commit *commit_init(struct drm_atomic_state *state) |
cf3a7e4c RC |
63 | { |
64 | struct msm_commit *c = kzalloc(sizeof(*c), GFP_KERNEL); | |
65 | ||
66 | if (!c) | |
67 | return NULL; | |
68 | ||
0b776d45 | 69 | c->dev = state->dev; |
cf3a7e4c | 70 | c->state = state; |
0b776d45 | 71 | |
ba00c3f2 | 72 | INIT_WORK(&c->work, commit_worker); |
cf3a7e4c RC |
73 | |
74 | return c; | |
75 | } | |
76 | ||
0b776d45 RC |
77 | static void commit_destroy(struct msm_commit *c) |
78 | { | |
79 | end_atomic(c->dev->dev_private, c->crtc_mask); | |
80 | kfree(c); | |
81 | } | |
82 | ||
0a5c9aad HL |
83 | static void msm_atomic_wait_for_commit_done(struct drm_device *dev, |
84 | struct drm_atomic_state *old_state) | |
85 | { | |
86 | struct drm_crtc *crtc; | |
8d76b79f | 87 | struct drm_crtc_state *crtc_state; |
0a5c9aad HL |
88 | struct msm_drm_private *priv = old_state->dev->dev_private; |
89 | struct msm_kms *kms = priv->kms; | |
0a5c9aad HL |
90 | int i; |
91 | ||
8d76b79f | 92 | for_each_crtc_in_state(old_state, crtc, crtc_state, i) { |
0a5c9aad HL |
93 | if (!crtc->state->enable) |
94 | continue; | |
95 | ||
96 | /* Legacy cursor ioctls are completely unsynced, and userspace | |
97 | * relies on that (by doing tons of cursor updates). */ | |
98 | if (old_state->legacy_cursor_update) | |
99 | continue; | |
100 | ||
101 | kms->funcs->wait_for_crtc_commit_done(kms, crtc); | |
102 | } | |
103 | } | |
104 | ||
cf3a7e4c RC |
105 | /* The (potentially) asynchronous part of the commit. At this point |
106 | * nothing can fail short of armageddon. | |
107 | */ | |
ba00c3f2 | 108 | static void complete_commit(struct msm_commit *c, bool async) |
cf3a7e4c RC |
109 | { |
110 | struct drm_atomic_state *state = c->state; | |
111 | struct drm_device *dev = state->dev; | |
0b776d45 RC |
112 | struct msm_drm_private *priv = dev->dev_private; |
113 | struct msm_kms *kms = priv->kms; | |
114 | ||
f6ce410a | 115 | drm_atomic_helper_wait_for_fences(dev, state, false); |
ba00c3f2 | 116 | |
0b776d45 | 117 | kms->funcs->prepare_commit(kms, state); |
cf3a7e4c | 118 | |
1af434a9 | 119 | drm_atomic_helper_commit_modeset_disables(dev, state); |
cf3a7e4c | 120 | |
2b58e98d | 121 | drm_atomic_helper_commit_planes(dev, state, 0); |
cf3a7e4c | 122 | |
1af434a9 | 123 | drm_atomic_helper_commit_modeset_enables(dev, state); |
cf3a7e4c | 124 | |
f86afecf RC |
125 | /* NOTE: _wait_for_vblanks() only waits for vblank on |
126 | * enabled CRTCs. So we end up faulting when disabling | |
127 | * due to (potentially) unref'ing the outgoing fb's | |
128 | * before the vblank when the disable has latched. | |
129 | * | |
130 | * But if it did wait on disabled (or newly disabled) | |
131 | * CRTCs, that would be racy (ie. we could have missed | |
132 | * the irq. We need some way to poll for pipe shut | |
133 | * down. Or just live with occasionally hitting the | |
134 | * timeout in the CRTC disable path (which really should | |
135 | * not be critical path) | |
136 | */ | |
137 | ||
0a5c9aad | 138 | msm_atomic_wait_for_commit_done(dev, state); |
cf3a7e4c RC |
139 | |
140 | drm_atomic_helper_cleanup_planes(dev, state); | |
141 | ||
0b776d45 | 142 | kms->funcs->complete_commit(kms, state); |
cf3a7e4c | 143 | |
0b776d45 | 144 | drm_atomic_state_free(state); |
f86afecf | 145 | |
0b776d45 | 146 | commit_destroy(c); |
cf3a7e4c RC |
147 | } |
148 | ||
ba00c3f2 | 149 | static void commit_worker(struct work_struct *work) |
cf3a7e4c | 150 | { |
ba00c3f2 | 151 | complete_commit(container_of(work, struct msm_commit, work), true); |
cf3a7e4c RC |
152 | } |
153 | ||
b4274fbe DV |
154 | int msm_atomic_check(struct drm_device *dev, |
155 | struct drm_atomic_state *state) | |
156 | { | |
157 | int ret; | |
158 | ||
159 | /* | |
160 | * msm ->atomic_check can update ->mode_changed for pixel format | |
161 | * changes, hence must be run before we check the modeset changes. | |
162 | */ | |
163 | ret = drm_atomic_helper_check_planes(dev, state); | |
164 | if (ret) | |
165 | return ret; | |
166 | ||
167 | ret = drm_atomic_helper_check_modeset(dev, state); | |
168 | if (ret) | |
169 | return ret; | |
170 | ||
171 | return ret; | |
172 | } | |
173 | ||
cf3a7e4c RC |
174 | /** |
175 | * drm_atomic_helper_commit - commit validated state object | |
176 | * @dev: DRM device | |
177 | * @state: the driver state object | |
a3ccfb9f | 178 | * @nonblock: nonblocking commit |
cf3a7e4c RC |
179 | * |
180 | * This function commits a with drm_atomic_helper_check() pre-validated state | |
a3ccfb9f | 181 | * object. This can still fail when e.g. the framebuffer reservation fails. |
cf3a7e4c RC |
182 | * |
183 | * RETURNS | |
184 | * Zero for success or -errno. | |
185 | */ | |
186 | int msm_atomic_commit(struct drm_device *dev, | |
a3ccfb9f | 187 | struct drm_atomic_state *state, bool nonblock) |
cf3a7e4c | 188 | { |
ca762a8a | 189 | struct msm_drm_private *priv = dev->dev_private; |
f86afecf | 190 | struct msm_commit *c; |
8d76b79f DV |
191 | struct drm_crtc *crtc; |
192 | struct drm_crtc_state *crtc_state; | |
193 | struct drm_plane *plane; | |
194 | struct drm_plane_state *plane_state; | |
cf3a7e4c RC |
195 | int i, ret; |
196 | ||
197 | ret = drm_atomic_helper_prepare_planes(dev, state); | |
198 | if (ret) | |
199 | return ret; | |
200 | ||
0b776d45 | 201 | c = commit_init(state); |
f65c18c0 LP |
202 | if (!c) { |
203 | ret = -ENOMEM; | |
204 | goto error; | |
205 | } | |
f86afecf RC |
206 | |
207 | /* | |
208 | * Figure out what crtcs we have: | |
209 | */ | |
8d76b79f DV |
210 | for_each_crtc_in_state(state, crtc, crtc_state, i) |
211 | c->crtc_mask |= drm_crtc_mask(crtc); | |
cf3a7e4c | 212 | |
b6295f9a RC |
213 | /* |
214 | * Figure out what fence to wait for: | |
215 | */ | |
8d76b79f DV |
216 | for_each_plane_in_state(state, plane, plane_state, i) { |
217 | if ((plane->state->fb != plane_state->fb) && plane_state->fb) { | |
218 | struct drm_gem_object *obj = msm_framebuffer_bo(plane_state->fb, 0); | |
b6295f9a RC |
219 | struct msm_gem_object *msm_obj = to_msm_bo(obj); |
220 | ||
8d76b79f | 221 | plane_state->fence = reservation_object_get_excl_rcu(msm_obj->resv); |
b6295f9a RC |
222 | } |
223 | } | |
224 | ||
f86afecf RC |
225 | /* |
226 | * Wait for pending updates on any of the same crtc's and then | |
227 | * mark our set of crtc's as busy: | |
228 | */ | |
229 | ret = start_atomic(dev->dev_private, c->crtc_mask); | |
5b2e2b6c LP |
230 | if (ret) { |
231 | kfree(c); | |
f65c18c0 | 232 | goto error; |
5b2e2b6c | 233 | } |
f86afecf | 234 | |
cf3a7e4c RC |
235 | /* |
236 | * This is the point of no return - everything below never fails except | |
237 | * when the hw goes bonghits. Which means we can commit the new state on | |
238 | * the software side now. | |
239 | */ | |
240 | ||
5e84c269 | 241 | drm_atomic_helper_swap_state(state, true); |
cf3a7e4c RC |
242 | |
243 | /* | |
244 | * Everything below can be run asynchronously without the need to grab | |
245 | * any modeset locks at all under one conditions: It must be guaranteed | |
246 | * that the asynchronous work has either been cancelled (if the driver | |
247 | * supports it, which at least requires that the framebuffers get | |
248 | * cleaned up with drm_atomic_helper_cleanup_planes()) or completed | |
249 | * before the new state gets committed on the software side with | |
250 | * drm_atomic_helper_swap_state(). | |
251 | * | |
252 | * This scheme allows new atomic state updates to be prepared and | |
253 | * checked in parallel to the asynchronous completion of the previous | |
254 | * update. Which is important since compositors need to figure out the | |
255 | * composition of the next frame right after having submitted the | |
256 | * current layout. | |
257 | */ | |
258 | ||
ba00c3f2 RC |
259 | if (nonblock) { |
260 | queue_work(priv->atomic_wq, &c->work); | |
cf3a7e4c RC |
261 | return 0; |
262 | } | |
263 | ||
ba00c3f2 | 264 | complete_commit(c, false); |
cf3a7e4c RC |
265 | |
266 | return 0; | |
f65c18c0 LP |
267 | |
268 | error: | |
269 | drm_atomic_helper_cleanup_planes(dev, state); | |
270 | return ret; | |
cf3a7e4c | 271 | } |