drm/nouveau/device: provide a way for devinit to mark engines as disabled
[deliverable/linux.git] / drivers / gpu / drm / nouveau / core / include / core / device.h
CommitLineData
9274f4a9
BS
1#ifndef __NOUVEAU_DEVICE_H__
2#define __NOUVEAU_DEVICE_H__
3
4#include <core/object.h>
5#include <core/subdev.h>
6#include <core/engine.h>
7
8enum nv_subdev_type {
dded35de 9 NVDEV_ENGINE_DEVICE,
9274f4a9 10 NVDEV_SUBDEV_VBIOS,
7234d023
BS
11
12 /* All subdevs from DEVINIT to DEVINIT_LAST will be created before
13 * *any* of them are initialised. This subdev category is used
14 * for any subdevs that the VBIOS init table parsing may call out
15 * to during POST.
16 */
17 NVDEV_SUBDEV_DEVINIT,
9274f4a9
BS
18 NVDEV_SUBDEV_GPIO,
19 NVDEV_SUBDEV_I2C,
54ecff3e 20 NVDEV_SUBDEV_DEVINIT_LAST = NVDEV_SUBDEV_I2C,
7234d023
BS
21
22 /* This grouping of subdevs are initialised right after they've
23 * been created, and are allowed to assume any subdevs in the
24 * list above them exist and have been initialised.
25 */
9274f4a9 26 NVDEV_SUBDEV_MXM,
9274f4a9 27 NVDEV_SUBDEV_MC,
a10220bb 28 NVDEV_SUBDEV_BUS,
9274f4a9
BS
29 NVDEV_SUBDEV_TIMER,
30 NVDEV_SUBDEV_FB,
31 NVDEV_SUBDEV_LTCG,
2c1a425e 32 NVDEV_SUBDEV_IBUS,
9274f4a9
BS
33 NVDEV_SUBDEV_INSTMEM,
34 NVDEV_SUBDEV_VM,
35 NVDEV_SUBDEV_BAR,
547807b8 36 NVDEV_SUBDEV_PWR,
9274f4a9 37 NVDEV_SUBDEV_VOLT,
9274f4a9 38 NVDEV_SUBDEV_THERM,
6387e2cb 39 NVDEV_SUBDEV_CLOCK,
7234d023 40
cb1567c2
BS
41 NVDEV_ENGINE_FIRST,
42 NVDEV_ENGINE_DMAOBJ = NVDEV_ENGINE_FIRST,
9274f4a9
BS
43 NVDEV_ENGINE_FIFO,
44 NVDEV_ENGINE_SW,
45 NVDEV_ENGINE_GR,
46 NVDEV_ENGINE_MPEG,
47 NVDEV_ENGINE_ME,
48 NVDEV_ENGINE_VP,
49 NVDEV_ENGINE_CRYPT,
50 NVDEV_ENGINE_BSP,
51 NVDEV_ENGINE_PPP,
52 NVDEV_ENGINE_COPY0,
53 NVDEV_ENGINE_COPY1,
b0bc5304 54 NVDEV_ENGINE_COPY2,
c42a7aec 55 NVDEV_ENGINE_VIC,
dbff2dee 56 NVDEV_ENGINE_VENC,
9274f4a9 57 NVDEV_ENGINE_DISP,
aa4d7a4d 58 NVDEV_ENGINE_PERFMON,
7234d023 59
9274f4a9
BS
60 NVDEV_SUBDEV_NR,
61};
62
63struct nouveau_device {
dded35de 64 struct nouveau_engine base;
9274f4a9
BS
65 struct list_head head;
66
67 struct pci_dev *pdev;
68 u64 handle;
69
70 const char *cfgopt;
71 const char *dbgopt;
72 const char *name;
73 const char *cname;
f0d13e3a 74 u64 disable_mask;
9274f4a9
BS
75
76 enum {
77 NV_04 = 0x04,
78 NV_10 = 0x10,
4a0ff754 79 NV_11 = 0x11,
9274f4a9
BS
80 NV_20 = 0x20,
81 NV_30 = 0x30,
82 NV_40 = 0x40,
83 NV_50 = 0x50,
84 NV_C0 = 0xc0,
85 NV_D0 = 0xd0,
86 NV_E0 = 0xe0,
87 } card_type;
88 u32 chipset;
89 u32 crystal;
90
91 struct nouveau_oclass *oclass[NVDEV_SUBDEV_NR];
92 struct nouveau_object *subdev[NVDEV_SUBDEV_NR];
93};
94
95static inline struct nouveau_device *
96nv_device(void *obj)
97{
98 struct nouveau_object *object = nv_object(obj);
99 struct nouveau_object *device = object;
100
101 if (device->engine)
102 device = device->engine;
103 if (device->parent)
104 device = device->parent;
105
106#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
107 if (unlikely(!nv_iclass(device, NV_SUBDEV_CLASS) ||
dded35de 108 (nv_hclass(device) & 0xff) != NVDEV_ENGINE_DEVICE)) {
9274f4a9
BS
109 nv_assert("BAD CAST -> NvDevice, 0x%08x 0x%08x",
110 nv_hclass(object), nv_hclass(device));
111 }
112#endif
113
114 return (void *)device;
115}
116
117static inline struct nouveau_subdev *
118nouveau_subdev(void *obj, int sub)
119{
120 if (nv_device(obj)->subdev[sub])
121 return nv_subdev(nv_device(obj)->subdev[sub]);
122 return NULL;
123}
124
125static inline struct nouveau_engine *
126nouveau_engine(void *obj, int sub)
127{
128 struct nouveau_subdev *subdev = nouveau_subdev(obj, sub);
129 if (subdev && nv_iclass(subdev, NV_ENGINE_CLASS))
130 return nv_engine(subdev);
131 return NULL;
132}
133
134static inline bool
135nv_device_match(struct nouveau_object *object, u16 dev, u16 ven, u16 sub)
136{
137 struct nouveau_device *device = nv_device(object);
138 return device->pdev->device == dev &&
139 device->pdev->subsystem_vendor == ven &&
140 device->pdev->subsystem_device == sub;
141}
142
143#endif
This page took 0.129049 seconds and 5 git commands to generate.