Commit | Line | Data |
---|---|---|
6ee73861 BS |
1 | /* |
2 | * Copyright (C) The Weather Channel, Inc. 2002. All Rights Reserved. | |
3 | * Copyright 2005 Stephane Marchesin | |
4 | * | |
5 | * The Weather Channel (TM) funded Tungsten Graphics to develop the | |
6 | * initial release of the Radeon 8500 driver under the XFree86 license. | |
7 | * This notice must be preserved. | |
8 | * | |
9 | * Permission is hereby granted, free of charge, to any person obtaining a | |
10 | * copy of this software and associated documentation files (the "Software"), | |
11 | * to deal in the Software without restriction, including without limitation | |
12 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
13 | * and/or sell copies of the Software, and to permit persons to whom the | |
14 | * Software is furnished to do so, subject to the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the next | |
17 | * paragraph) shall be included in all copies or substantial portions of the | |
18 | * Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
21 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
22 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
23 | * THE AUTHORS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
24 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
25 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
26 | * DEALINGS IN THE SOFTWARE. | |
27 | * | |
28 | * Authors: | |
29 | * Keith Whitwell <keith@tungstengraphics.com> | |
30 | */ | |
31 | ||
32 | ||
33 | #include "drmP.h" | |
34 | #include "drm.h" | |
35 | #include "drm_sarea.h" | |
6ee73861 | 36 | |
cbab95db FJ |
37 | #include "nouveau_drv.h" |
38 | #include "nouveau_pm.h" | |
573a2a37 | 39 | #include "nouveau_mm.h" |
a11c3198 | 40 | #include "nouveau_vm.h" |
a845fff8 | 41 | |
a0af9add FJ |
42 | /* |
43 | * NV10-NV40 tiling helpers | |
44 | */ | |
45 | ||
46 | static void | |
a5cf68b0 FJ |
47 | nv10_mem_update_tile_region(struct drm_device *dev, |
48 | struct nouveau_tile_reg *tile, uint32_t addr, | |
49 | uint32_t size, uint32_t pitch, uint32_t flags) | |
a0af9add FJ |
50 | { |
51 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
52 | struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo; | |
53 | struct nouveau_fb_engine *pfb = &dev_priv->engine.fb; | |
96c50082 | 54 | int i = tile - dev_priv->tile.reg, j; |
a5cf68b0 | 55 | unsigned long save; |
a0af9add | 56 | |
382d62e5 | 57 | nouveau_fence_unref(&tile->fence); |
a0af9add | 58 | |
a5cf68b0 FJ |
59 | if (tile->pitch) |
60 | pfb->free_tile_region(dev, i); | |
61 | ||
62 | if (pitch) | |
63 | pfb->init_tile_region(dev, i, addr, size, pitch, flags); | |
64 | ||
65 | spin_lock_irqsave(&dev_priv->context_switch_lock, save); | |
a0af9add | 66 | pfifo->reassign(dev, false); |
a0af9add FJ |
67 | pfifo->cache_pull(dev, false); |
68 | ||
69 | nouveau_wait_for_idle(dev); | |
70 | ||
a5cf68b0 | 71 | pfb->set_tile_region(dev, i); |
96c50082 BS |
72 | for (j = 0; j < NVOBJ_ENGINE_NR; j++) { |
73 | if (dev_priv->eng[j] && dev_priv->eng[j]->set_tile_region) | |
74 | dev_priv->eng[j]->set_tile_region(dev, i); | |
75 | } | |
a0af9add FJ |
76 | |
77 | pfifo->cache_pull(dev, true); | |
78 | pfifo->reassign(dev, true); | |
a5cf68b0 | 79 | spin_unlock_irqrestore(&dev_priv->context_switch_lock, save); |
a0af9add FJ |
80 | } |
81 | ||
a5cf68b0 FJ |
82 | static struct nouveau_tile_reg * |
83 | nv10_mem_get_tile_region(struct drm_device *dev, int i) | |
a0af9add FJ |
84 | { |
85 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
a5cf68b0 | 86 | struct nouveau_tile_reg *tile = &dev_priv->tile.reg[i]; |
a0af9add | 87 | |
a5cf68b0 | 88 | spin_lock(&dev_priv->tile.lock); |
a0af9add | 89 | |
a5cf68b0 FJ |
90 | if (!tile->used && |
91 | (!tile->fence || nouveau_fence_signalled(tile->fence))) | |
92 | tile->used = true; | |
93 | else | |
94 | tile = NULL; | |
a0af9add | 95 | |
a5cf68b0 FJ |
96 | spin_unlock(&dev_priv->tile.lock); |
97 | return tile; | |
98 | } | |
a0af9add | 99 | |
a5cf68b0 FJ |
100 | void |
101 | nv10_mem_put_tile_region(struct drm_device *dev, struct nouveau_tile_reg *tile, | |
102 | struct nouveau_fence *fence) | |
103 | { | |
104 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
a0af9add | 105 | |
a5cf68b0 FJ |
106 | if (tile) { |
107 | spin_lock(&dev_priv->tile.lock); | |
108 | if (fence) { | |
109 | /* Mark it as pending. */ | |
110 | tile->fence = fence; | |
111 | nouveau_fence_ref(fence); | |
a0af9add | 112 | } |
a0af9add | 113 | |
a5cf68b0 FJ |
114 | tile->used = false; |
115 | spin_unlock(&dev_priv->tile.lock); | |
116 | } | |
a0af9add FJ |
117 | } |
118 | ||
a5cf68b0 FJ |
119 | struct nouveau_tile_reg * |
120 | nv10_mem_set_tiling(struct drm_device *dev, uint32_t addr, uint32_t size, | |
121 | uint32_t pitch, uint32_t flags) | |
a0af9add | 122 | { |
a5cf68b0 FJ |
123 | struct drm_nouveau_private *dev_priv = dev->dev_private; |
124 | struct nouveau_fb_engine *pfb = &dev_priv->engine.fb; | |
125 | struct nouveau_tile_reg *tile, *found = NULL; | |
126 | int i; | |
127 | ||
128 | for (i = 0; i < pfb->num_tiles; i++) { | |
129 | tile = nv10_mem_get_tile_region(dev, i); | |
130 | ||
131 | if (pitch && !found) { | |
132 | found = tile; | |
133 | continue; | |
134 | ||
135 | } else if (tile && tile->pitch) { | |
136 | /* Kill an unused tile region. */ | |
137 | nv10_mem_update_tile_region(dev, tile, 0, 0, 0, 0); | |
138 | } | |
139 | ||
140 | nv10_mem_put_tile_region(dev, tile, NULL); | |
a0af9add FJ |
141 | } |
142 | ||
a5cf68b0 FJ |
143 | if (found) |
144 | nv10_mem_update_tile_region(dev, found, addr, size, | |
145 | pitch, flags); | |
146 | return found; | |
a0af9add FJ |
147 | } |
148 | ||
6ee73861 BS |
149 | /* |
150 | * Cleanup everything | |
151 | */ | |
b833ac26 | 152 | void |
fbd2895e | 153 | nouveau_mem_vram_fini(struct drm_device *dev) |
6ee73861 BS |
154 | { |
155 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
156 | ||
6ee73861 BS |
157 | ttm_bo_device_release(&dev_priv->ttm.bdev); |
158 | ||
159 | nouveau_ttm_global_release(dev_priv); | |
160 | ||
fbd2895e BS |
161 | if (dev_priv->fb_mtrr >= 0) { |
162 | drm_mtrr_del(dev_priv->fb_mtrr, | |
163 | pci_resource_start(dev->pdev, 1), | |
164 | pci_resource_len(dev->pdev, 1), DRM_MTRR_WC); | |
165 | dev_priv->fb_mtrr = -1; | |
166 | } | |
167 | } | |
168 | ||
169 | void | |
170 | nouveau_mem_gart_fini(struct drm_device *dev) | |
171 | { | |
172 | nouveau_sgdma_takedown(dev); | |
173 | ||
cd0b072f | 174 | if (drm_core_has_AGP(dev) && dev->agp) { |
6ee73861 BS |
175 | struct drm_agp_mem *entry, *tempe; |
176 | ||
177 | /* Remove AGP resources, but leave dev->agp | |
178 | intact until drv_cleanup is called. */ | |
179 | list_for_each_entry_safe(entry, tempe, &dev->agp->memory, head) { | |
180 | if (entry->bound) | |
181 | drm_unbind_agp(entry->memory); | |
182 | drm_free_agp(entry->memory, entry->pages); | |
183 | kfree(entry); | |
184 | } | |
185 | INIT_LIST_HEAD(&dev->agp->memory); | |
186 | ||
187 | if (dev->agp->acquired) | |
188 | drm_agp_release(dev); | |
189 | ||
190 | dev->agp->acquired = 0; | |
191 | dev->agp->enabled = 0; | |
192 | } | |
6ee73861 BS |
193 | } |
194 | ||
6ee73861 | 195 | static uint32_t |
a76fb4e8 BS |
196 | nouveau_mem_detect_nv04(struct drm_device *dev) |
197 | { | |
3c7066bc | 198 | uint32_t boot0 = nv_rd32(dev, NV04_PFB_BOOT_0); |
a76fb4e8 BS |
199 | |
200 | if (boot0 & 0x00000100) | |
201 | return (((boot0 >> 12) & 0xf) * 2 + 2) * 1024 * 1024; | |
202 | ||
3c7066bc FJ |
203 | switch (boot0 & NV04_PFB_BOOT_0_RAM_AMOUNT) { |
204 | case NV04_PFB_BOOT_0_RAM_AMOUNT_32MB: | |
a76fb4e8 | 205 | return 32 * 1024 * 1024; |
3c7066bc | 206 | case NV04_PFB_BOOT_0_RAM_AMOUNT_16MB: |
a76fb4e8 | 207 | return 16 * 1024 * 1024; |
3c7066bc | 208 | case NV04_PFB_BOOT_0_RAM_AMOUNT_8MB: |
a76fb4e8 | 209 | return 8 * 1024 * 1024; |
3c7066bc | 210 | case NV04_PFB_BOOT_0_RAM_AMOUNT_4MB: |
a76fb4e8 BS |
211 | return 4 * 1024 * 1024; |
212 | } | |
213 | ||
214 | return 0; | |
215 | } | |
216 | ||
217 | static uint32_t | |
218 | nouveau_mem_detect_nforce(struct drm_device *dev) | |
6ee73861 BS |
219 | { |
220 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
221 | struct pci_dev *bridge; | |
222 | uint32_t mem; | |
223 | ||
224 | bridge = pci_get_bus_and_slot(0, PCI_DEVFN(0, 1)); | |
225 | if (!bridge) { | |
226 | NV_ERROR(dev, "no bridge device\n"); | |
227 | return 0; | |
228 | } | |
229 | ||
a76fb4e8 | 230 | if (dev_priv->flags & NV_NFORCE) { |
6ee73861 BS |
231 | pci_read_config_dword(bridge, 0x7C, &mem); |
232 | return (uint64_t)(((mem >> 6) & 31) + 1)*1024*1024; | |
233 | } else | |
a76fb4e8 | 234 | if (dev_priv->flags & NV_NFORCE2) { |
6ee73861 BS |
235 | pci_read_config_dword(bridge, 0x84, &mem); |
236 | return (uint64_t)(((mem >> 4) & 127) + 1)*1024*1024; | |
237 | } | |
238 | ||
239 | NV_ERROR(dev, "impossible!\n"); | |
240 | return 0; | |
241 | } | |
242 | ||
60d2a88a | 243 | int |
a76fb4e8 | 244 | nouveau_mem_detect(struct drm_device *dev) |
6ee73861 BS |
245 | { |
246 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
a76fb4e8 BS |
247 | |
248 | if (dev_priv->card_type == NV_04) { | |
249 | dev_priv->vram_size = nouveau_mem_detect_nv04(dev); | |
250 | } else | |
251 | if (dev_priv->flags & (NV_NFORCE | NV_NFORCE2)) { | |
252 | dev_priv->vram_size = nouveau_mem_detect_nforce(dev); | |
7a2e4e03 BS |
253 | } else |
254 | if (dev_priv->card_type < NV_50) { | |
3c7066bc FJ |
255 | dev_priv->vram_size = nv_rd32(dev, NV04_PFB_FIFO_DATA); |
256 | dev_priv->vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK; | |
6ee73861 BS |
257 | } |
258 | ||
a76fb4e8 BS |
259 | if (dev_priv->vram_size) |
260 | return 0; | |
261 | return -ENOMEM; | |
6ee73861 BS |
262 | } |
263 | ||
60d2a88a BS |
264 | bool |
265 | nouveau_mem_flags_valid(struct drm_device *dev, u32 tile_flags) | |
266 | { | |
267 | if (!(tile_flags & NOUVEAU_GEM_TILE_LAYOUT_MASK)) | |
268 | return true; | |
269 | ||
270 | return false; | |
271 | } | |
272 | ||
71d06186 FJ |
273 | #if __OS_HAS_AGP |
274 | static unsigned long | |
275 | get_agp_mode(struct drm_device *dev, unsigned long mode) | |
276 | { | |
277 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
278 | ||
279 | /* | |
280 | * FW seems to be broken on nv18, it makes the card lock up | |
281 | * randomly. | |
282 | */ | |
283 | if (dev_priv->chipset == 0x18) | |
284 | mode &= ~PCI_AGP_COMMAND_FW; | |
285 | ||
de5899bd FJ |
286 | /* |
287 | * AGP mode set in the command line. | |
288 | */ | |
289 | if (nouveau_agpmode > 0) { | |
290 | bool agpv3 = mode & 0x8; | |
291 | int rate = agpv3 ? nouveau_agpmode / 4 : nouveau_agpmode; | |
292 | ||
293 | mode = (mode & ~0x7) | (rate & 0x7); | |
294 | } | |
295 | ||
71d06186 FJ |
296 | return mode; |
297 | } | |
298 | #endif | |
299 | ||
e04d8e82 FJ |
300 | int |
301 | nouveau_mem_reset_agp(struct drm_device *dev) | |
6ee73861 | 302 | { |
e04d8e82 FJ |
303 | #if __OS_HAS_AGP |
304 | uint32_t saved_pci_nv_1, pmc_enable; | |
305 | int ret; | |
306 | ||
307 | /* First of all, disable fast writes, otherwise if it's | |
308 | * already enabled in the AGP bridge and we disable the card's | |
309 | * AGP controller we might be locking ourselves out of it. */ | |
316f60a1 FJ |
310 | if ((nv_rd32(dev, NV04_PBUS_PCI_NV_19) | |
311 | dev->agp->mode) & PCI_AGP_COMMAND_FW) { | |
e04d8e82 FJ |
312 | struct drm_agp_info info; |
313 | struct drm_agp_mode mode; | |
314 | ||
315 | ret = drm_agp_info(dev, &info); | |
316 | if (ret) | |
317 | return ret; | |
318 | ||
71d06186 | 319 | mode.mode = get_agp_mode(dev, info.mode) & ~PCI_AGP_COMMAND_FW; |
e04d8e82 FJ |
320 | ret = drm_agp_enable(dev, mode); |
321 | if (ret) | |
322 | return ret; | |
323 | } | |
6ee73861 BS |
324 | |
325 | saved_pci_nv_1 = nv_rd32(dev, NV04_PBUS_PCI_NV_1); | |
6ee73861 BS |
326 | |
327 | /* clear busmaster bit */ | |
328 | nv_wr32(dev, NV04_PBUS_PCI_NV_1, saved_pci_nv_1 & ~0x4); | |
e04d8e82 FJ |
329 | /* disable AGP */ |
330 | nv_wr32(dev, NV04_PBUS_PCI_NV_19, 0); | |
6ee73861 BS |
331 | |
332 | /* power cycle pgraph, if enabled */ | |
333 | pmc_enable = nv_rd32(dev, NV03_PMC_ENABLE); | |
334 | if (pmc_enable & NV_PMC_ENABLE_PGRAPH) { | |
335 | nv_wr32(dev, NV03_PMC_ENABLE, | |
336 | pmc_enable & ~NV_PMC_ENABLE_PGRAPH); | |
337 | nv_wr32(dev, NV03_PMC_ENABLE, nv_rd32(dev, NV03_PMC_ENABLE) | | |
338 | NV_PMC_ENABLE_PGRAPH); | |
339 | } | |
340 | ||
341 | /* and restore (gives effect of resetting AGP) */ | |
6ee73861 | 342 | nv_wr32(dev, NV04_PBUS_PCI_NV_1, saved_pci_nv_1); |
b694dfb2 | 343 | #endif |
6ee73861 | 344 | |
e04d8e82 FJ |
345 | return 0; |
346 | } | |
347 | ||
6ee73861 BS |
348 | int |
349 | nouveau_mem_init_agp(struct drm_device *dev) | |
350 | { | |
b694dfb2 | 351 | #if __OS_HAS_AGP |
6ee73861 BS |
352 | struct drm_nouveau_private *dev_priv = dev->dev_private; |
353 | struct drm_agp_info info; | |
354 | struct drm_agp_mode mode; | |
355 | int ret; | |
356 | ||
6ee73861 BS |
357 | if (!dev->agp->acquired) { |
358 | ret = drm_agp_acquire(dev); | |
359 | if (ret) { | |
360 | NV_ERROR(dev, "Unable to acquire AGP: %d\n", ret); | |
361 | return ret; | |
362 | } | |
363 | } | |
364 | ||
2b495268 FJ |
365 | nouveau_mem_reset_agp(dev); |
366 | ||
6ee73861 BS |
367 | ret = drm_agp_info(dev, &info); |
368 | if (ret) { | |
369 | NV_ERROR(dev, "Unable to get AGP info: %d\n", ret); | |
370 | return ret; | |
371 | } | |
372 | ||
373 | /* see agp.h for the AGPSTAT_* modes available */ | |
71d06186 | 374 | mode.mode = get_agp_mode(dev, info.mode); |
6ee73861 BS |
375 | ret = drm_agp_enable(dev, mode); |
376 | if (ret) { | |
377 | NV_ERROR(dev, "Unable to enable AGP: %d\n", ret); | |
378 | return ret; | |
379 | } | |
380 | ||
381 | dev_priv->gart_info.type = NOUVEAU_GART_AGP; | |
382 | dev_priv->gart_info.aper_base = info.aperture_base; | |
383 | dev_priv->gart_info.aper_size = info.aperture_size; | |
b694dfb2 | 384 | #endif |
6ee73861 BS |
385 | return 0; |
386 | } | |
387 | ||
388 | int | |
fbd2895e | 389 | nouveau_mem_vram_init(struct drm_device *dev) |
6ee73861 BS |
390 | { |
391 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
392 | struct ttm_bo_device *bdev = &dev_priv->ttm.bdev; | |
fbd2895e | 393 | int ret, dma_bits; |
6ee73861 | 394 | |
e0435120 BS |
395 | dma_bits = 32; |
396 | if (dev_priv->card_type >= NV_50) { | |
397 | if (pci_dma_supported(dev->pdev, DMA_BIT_MASK(40))) | |
398 | dma_bits = 40; | |
399 | } else | |
400 | if (drm_pci_device_is_pcie(dev) && | |
01d15332 | 401 | dev_priv->chipset > 0x40 && |
e0435120 BS |
402 | dev_priv->chipset != 0x45) { |
403 | if (pci_dma_supported(dev->pdev, DMA_BIT_MASK(39))) | |
404 | dma_bits = 39; | |
405 | } | |
6ee73861 BS |
406 | |
407 | ret = pci_set_dma_mask(dev->pdev, DMA_BIT_MASK(dma_bits)); | |
fbd2895e | 408 | if (ret) |
6ee73861 | 409 | return ret; |
fbd2895e | 410 | |
fbd2895e | 411 | dev_priv->fb_phys = pci_resource_start(dev->pdev, 1); |
6ee73861 BS |
412 | |
413 | ret = nouveau_ttm_global_init(dev_priv); | |
414 | if (ret) | |
415 | return ret; | |
416 | ||
417 | ret = ttm_bo_device_init(&dev_priv->ttm.bdev, | |
418 | dev_priv->ttm.bo_global_ref.ref.object, | |
419 | &nouveau_bo_driver, DRM_FILE_PAGE_OFFSET, | |
420 | dma_bits <= 32 ? true : false); | |
421 | if (ret) { | |
422 | NV_ERROR(dev, "Error initialising bo driver: %d\n", ret); | |
423 | return ret; | |
424 | } | |
425 | ||
fbd2895e | 426 | /* reserve space at end of VRAM for PRAMIN */ |
459ca7e5 BS |
427 | if (dev_priv->card_type >= NV_50) { |
428 | dev_priv->ramin_rsvd_vram = 1 * 1024 * 1024; | |
429 | } else | |
430 | if (dev_priv->card_type >= NV_40) { | |
431 | u32 vs = hweight8((nv_rd32(dev, 0x001540) & 0x0000ff00) >> 8); | |
432 | u32 rsvd; | |
433 | ||
434 | /* estimate grctx size, the magics come from nv40_grctx.c */ | |
435 | if (dev_priv->chipset == 0x40) rsvd = 0x6aa0 * vs; | |
436 | else if (dev_priv->chipset < 0x43) rsvd = 0x4f00 * vs; | |
437 | else if (nv44_graph_class(dev)) rsvd = 0x4980 * vs; | |
438 | else rsvd = 0x4a40 * vs; | |
439 | rsvd += 16 * 1024; | |
440 | rsvd *= dev_priv->engine.fifo.channels; | |
441 | ||
442 | /* pciegart table */ | |
443 | if (drm_pci_device_is_pcie(dev)) | |
444 | rsvd += 512 * 1024; | |
445 | ||
446 | /* object storage */ | |
447 | rsvd += 512 * 1024; | |
448 | ||
449 | dev_priv->ramin_rsvd_vram = round_up(rsvd, 4096); | |
450 | } else { | |
451 | dev_priv->ramin_rsvd_vram = 512 * 1024; | |
452 | } | |
fbd2895e | 453 | |
60d2a88a | 454 | ret = dev_priv->engine.vram.init(dev); |
573a2a37 BS |
455 | if (ret) |
456 | return ret; | |
457 | ||
60d2a88a BS |
458 | NV_INFO(dev, "Detected %dMiB VRAM\n", (int)(dev_priv->vram_size >> 20)); |
459 | if (dev_priv->vram_sys_base) { | |
460 | NV_INFO(dev, "Stolen system memory at: 0x%010llx\n", | |
461 | dev_priv->vram_sys_base); | |
462 | } | |
463 | ||
573a2a37 BS |
464 | dev_priv->fb_available_size = dev_priv->vram_size; |
465 | dev_priv->fb_mappable_pages = dev_priv->fb_available_size; | |
466 | if (dev_priv->fb_mappable_pages > pci_resource_len(dev->pdev, 1)) | |
467 | dev_priv->fb_mappable_pages = pci_resource_len(dev->pdev, 1); | |
468 | dev_priv->fb_mappable_pages >>= PAGE_SHIFT; | |
469 | ||
6ee73861 BS |
470 | dev_priv->fb_available_size -= dev_priv->ramin_rsvd_vram; |
471 | dev_priv->fb_aper_free = dev_priv->fb_available_size; | |
472 | ||
473 | /* mappable vram */ | |
474 | ret = ttm_bo_init_mm(bdev, TTM_PL_VRAM, | |
475 | dev_priv->fb_available_size >> PAGE_SHIFT); | |
476 | if (ret) { | |
477 | NV_ERROR(dev, "Failed VRAM mm init: %d\n", ret); | |
478 | return ret; | |
479 | } | |
480 | ||
d550c41e BS |
481 | if (dev_priv->card_type < NV_50) { |
482 | ret = nouveau_bo_new(dev, NULL, 256*1024, 0, TTM_PL_FLAG_VRAM, | |
483 | 0, 0, &dev_priv->vga_ram); | |
484 | if (ret == 0) | |
485 | ret = nouveau_bo_pin(dev_priv->vga_ram, | |
486 | TTM_PL_FLAG_VRAM); | |
487 | ||
488 | if (ret) { | |
489 | NV_WARN(dev, "failed to reserve VGA memory\n"); | |
490 | nouveau_bo_ref(NULL, &dev_priv->vga_ram); | |
491 | } | |
ac8fb975 BS |
492 | } |
493 | ||
fbd2895e BS |
494 | dev_priv->fb_mtrr = drm_mtrr_add(pci_resource_start(dev->pdev, 1), |
495 | pci_resource_len(dev->pdev, 1), | |
496 | DRM_MTRR_WC); | |
497 | return 0; | |
498 | } | |
499 | ||
500 | int | |
501 | nouveau_mem_gart_init(struct drm_device *dev) | |
502 | { | |
503 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
504 | struct ttm_bo_device *bdev = &dev_priv->ttm.bdev; | |
505 | int ret; | |
506 | ||
507 | dev_priv->gart_info.type = NOUVEAU_GART_NONE; | |
508 | ||
6ee73861 | 509 | #if !defined(__powerpc__) && !defined(__ia64__) |
8410ea3b | 510 | if (drm_pci_device_is_agp(dev) && dev->agp && nouveau_agpmode) { |
6ee73861 BS |
511 | ret = nouveau_mem_init_agp(dev); |
512 | if (ret) | |
513 | NV_ERROR(dev, "Error initialising AGP: %d\n", ret); | |
514 | } | |
515 | #endif | |
516 | ||
517 | if (dev_priv->gart_info.type == NOUVEAU_GART_NONE) { | |
518 | ret = nouveau_sgdma_init(dev); | |
519 | if (ret) { | |
520 | NV_ERROR(dev, "Error initialising PCI(E): %d\n", ret); | |
521 | return ret; | |
522 | } | |
523 | } | |
524 | ||
525 | NV_INFO(dev, "%d MiB GART (aperture)\n", | |
526 | (int)(dev_priv->gart_info.aper_size >> 20)); | |
527 | dev_priv->gart_info.aper_free = dev_priv->gart_info.aper_size; | |
528 | ||
529 | ret = ttm_bo_init_mm(bdev, TTM_PL_TT, | |
530 | dev_priv->gart_info.aper_size >> PAGE_SHIFT); | |
531 | if (ret) { | |
532 | NV_ERROR(dev, "Failed TT mm init: %d\n", ret); | |
533 | return ret; | |
534 | } | |
535 | ||
6ee73861 BS |
536 | return 0; |
537 | } | |
538 | ||
7760fcb0 RS |
539 | void |
540 | nouveau_mem_timing_init(struct drm_device *dev) | |
541 | { | |
cac8f05b | 542 | /* cards < NVC0 only */ |
7760fcb0 RS |
543 | struct drm_nouveau_private *dev_priv = dev->dev_private; |
544 | struct nouveau_pm_engine *pm = &dev_priv->engine.pm; | |
545 | struct nouveau_pm_memtimings *memtimings = &pm->memtimings; | |
546 | struct nvbios *bios = &dev_priv->vbios; | |
547 | struct bit_entry P; | |
548 | u8 tUNK_0, tUNK_1, tUNK_2; | |
549 | u8 tRP; /* Byte 3 */ | |
550 | u8 tRAS; /* Byte 5 */ | |
551 | u8 tRFC; /* Byte 7 */ | |
552 | u8 tRC; /* Byte 9 */ | |
553 | u8 tUNK_10, tUNK_11, tUNK_12, tUNK_13, tUNK_14; | |
554 | u8 tUNK_18, tUNK_19, tUNK_20, tUNK_21; | |
ac5c15fa | 555 | u8 magic_number = 0; /* Yeah... sorry*/ |
7760fcb0 RS |
556 | u8 *mem = NULL, *entry; |
557 | int i, recordlen, entries; | |
558 | ||
559 | if (bios->type == NVBIOS_BIT) { | |
560 | if (bit_table(dev, 'P', &P)) | |
561 | return; | |
562 | ||
563 | if (P.version == 1) | |
564 | mem = ROMPTR(bios, P.data[4]); | |
565 | else | |
566 | if (P.version == 2) | |
567 | mem = ROMPTR(bios, P.data[8]); | |
568 | else { | |
569 | NV_WARN(dev, "unknown mem for BIT P %d\n", P.version); | |
570 | } | |
571 | } else { | |
572 | NV_DEBUG(dev, "BMP version too old for memory\n"); | |
573 | return; | |
574 | } | |
575 | ||
576 | if (!mem) { | |
577 | NV_DEBUG(dev, "memory timing table pointer invalid\n"); | |
578 | return; | |
579 | } | |
580 | ||
581 | if (mem[0] != 0x10) { | |
582 | NV_WARN(dev, "memory timing table 0x%02x unknown\n", mem[0]); | |
583 | return; | |
584 | } | |
585 | ||
586 | /* validate record length */ | |
587 | entries = mem[2]; | |
588 | recordlen = mem[3]; | |
589 | if (recordlen < 15) { | |
590 | NV_ERROR(dev, "mem timing table length unknown: %d\n", mem[3]); | |
591 | return; | |
592 | } | |
593 | ||
594 | /* parse vbios entries into common format */ | |
595 | memtimings->timing = | |
596 | kcalloc(entries, sizeof(*memtimings->timing), GFP_KERNEL); | |
597 | if (!memtimings->timing) | |
598 | return; | |
599 | ||
50066f81 | 600 | /* Get "some number" from the timing reg for NV_40 and NV_50 |
ac5c15fa | 601 | * Used in calculations later */ |
50066f81 | 602 | if (dev_priv->card_type >= NV_40 && dev_priv->chipset < 0x98) { |
0b89a072 | 603 | magic_number = (nv_rd32(dev, 0x100228) & 0x0f000000) >> 24; |
ac5c15fa RS |
604 | } |
605 | ||
7760fcb0 RS |
606 | entry = mem + mem[1]; |
607 | for (i = 0; i < entries; i++, entry += recordlen) { | |
608 | struct nouveau_pm_memtiming *timing = &pm->memtimings.timing[i]; | |
609 | if (entry[0] == 0) | |
610 | continue; | |
611 | ||
612 | tUNK_18 = 1; | |
613 | tUNK_19 = 1; | |
614 | tUNK_20 = 0; | |
615 | tUNK_21 = 0; | |
cac8f05b RS |
616 | switch (min(recordlen, 22)) { |
617 | case 22: | |
7760fcb0 | 618 | tUNK_21 = entry[21]; |
cac8f05b | 619 | case 21: |
7760fcb0 | 620 | tUNK_20 = entry[20]; |
cac8f05b | 621 | case 20: |
7760fcb0 | 622 | tUNK_19 = entry[19]; |
cac8f05b | 623 | case 19: |
7760fcb0 RS |
624 | tUNK_18 = entry[18]; |
625 | default: | |
626 | tUNK_0 = entry[0]; | |
627 | tUNK_1 = entry[1]; | |
628 | tUNK_2 = entry[2]; | |
629 | tRP = entry[3]; | |
630 | tRAS = entry[5]; | |
631 | tRFC = entry[7]; | |
632 | tRC = entry[9]; | |
633 | tUNK_10 = entry[10]; | |
634 | tUNK_11 = entry[11]; | |
635 | tUNK_12 = entry[12]; | |
636 | tUNK_13 = entry[13]; | |
637 | tUNK_14 = entry[14]; | |
638 | break; | |
639 | } | |
640 | ||
641 | timing->reg_100220 = (tRC << 24 | tRFC << 16 | tRAS << 8 | tRP); | |
642 | ||
643 | /* XXX: I don't trust the -1's and +1's... they must come | |
644 | * from somewhere! */ | |
ac5c15fa | 645 | timing->reg_100224 = (tUNK_0 + tUNK_19 + 1 + magic_number) << 24 | |
50066f81 | 646 | max(tUNK_18, (u8) 1) << 16 | |
ac5c15fa | 647 | (tUNK_1 + tUNK_19 + 1 + magic_number) << 8; |
71298e2f | 648 | if (dev_priv->chipset == 0xa8) { |
ac5c15fa RS |
649 | timing->reg_100224 |= (tUNK_2 - 1); |
650 | } else { | |
651 | timing->reg_100224 |= (tUNK_2 + 2 - magic_number); | |
652 | } | |
7760fcb0 RS |
653 | |
654 | timing->reg_100228 = (tUNK_12 << 16 | tUNK_11 << 8 | tUNK_10); | |
50066f81 | 655 | if (dev_priv->chipset >= 0xa3 && dev_priv->chipset < 0xaa) |
ac5c15fa | 656 | timing->reg_100228 |= (tUNK_19 - 1) << 24; |
50066f81 RS |
657 | else |
658 | timing->reg_100228 |= magic_number << 24; | |
ac5c15fa | 659 | |
71298e2f | 660 | if (dev_priv->card_type == NV_40) { |
ac5c15fa RS |
661 | /* NV40: don't know what the rest of the regs are.. |
662 | * And don't need to know either */ | |
50066f81 | 663 | timing->reg_100228 |= 0x20200000; |
71298e2f | 664 | } else if (dev_priv->card_type >= NV_50) { |
50066f81 RS |
665 | if (dev_priv->chipset < 0x98 || |
666 | (dev_priv->chipset == 0x98 && | |
667 | dev_priv->stepping <= 0xa1)) { | |
668 | timing->reg_10022c = (0x14 + tUNK_2) << 24 | | |
669 | 0x16 << 16 | | |
670 | (tUNK_2 - 1) << 8 | | |
671 | (tUNK_2 - 1); | |
672 | } else { | |
673 | /* XXX: reg_10022c for recentish cards */ | |
674 | timing->reg_10022c = tUNK_2 - 1; | |
675 | } | |
ac5c15fa RS |
676 | |
677 | timing->reg_100230 = (tUNK_20 << 24 | tUNK_21 << 16 | | |
678 | tUNK_13 << 8 | tUNK_13); | |
679 | ||
680 | timing->reg_100234 = (tRAS << 24 | tRC); | |
0b89a072 | 681 | timing->reg_100234 += max(tUNK_10, tUNK_11) << 16; |
ac5c15fa | 682 | |
50066f81 RS |
683 | if (dev_priv->chipset < 0x98 || |
684 | (dev_priv->chipset == 0x98 && | |
685 | dev_priv->stepping <= 0xa1)) { | |
ac5c15fa RS |
686 | timing->reg_100234 |= (tUNK_2 + 2) << 8; |
687 | } else { | |
688 | /* XXX: +6? */ | |
689 | timing->reg_100234 |= (tUNK_19 + 6) << 8; | |
690 | } | |
691 | ||
50066f81 RS |
692 | /* XXX; reg_100238 |
693 | * reg_100238: 0x00?????? */ | |
cac8f05b | 694 | timing->reg_10023c = 0x202; |
50066f81 RS |
695 | if (dev_priv->chipset < 0x98 || |
696 | (dev_priv->chipset == 0x98 && | |
697 | dev_priv->stepping <= 0xa1)) { | |
ac5c15fa RS |
698 | timing->reg_10023c |= 0x4000000 | (tUNK_2 - 1) << 16; |
699 | } else { | |
50066f81 RS |
700 | /* XXX: reg_10023c |
701 | * currently unknown | |
ac5c15fa RS |
702 | * 10023c seen as 06xxxxxx, 0bxxxxxx or 0fxxxxxx */ |
703 | } | |
50066f81 RS |
704 | |
705 | /* XXX: reg_100240? */ | |
7760fcb0 | 706 | } |
e614b2e7 | 707 | timing->id = i; |
7760fcb0 | 708 | |
7760fcb0 RS |
709 | NV_DEBUG(dev, "Entry %d: 220: %08x %08x %08x %08x\n", i, |
710 | timing->reg_100220, timing->reg_100224, | |
711 | timing->reg_100228, timing->reg_10022c); | |
712 | NV_DEBUG(dev, " 230: %08x %08x %08x %08x\n", | |
713 | timing->reg_100230, timing->reg_100234, | |
714 | timing->reg_100238, timing->reg_10023c); | |
50066f81 | 715 | NV_DEBUG(dev, " 240: %08x\n", timing->reg_100240); |
7760fcb0 RS |
716 | } |
717 | ||
ac5c15fa | 718 | memtimings->nr_timing = entries; |
e614b2e7 | 719 | memtimings->supported = (dev_priv->chipset <= 0x98); |
7760fcb0 RS |
720 | } |
721 | ||
722 | void | |
723 | nouveau_mem_timing_fini(struct drm_device *dev) | |
724 | { | |
725 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
726 | struct nouveau_pm_memtimings *mem = &dev_priv->engine.pm.memtimings; | |
727 | ||
728 | kfree(mem->timing); | |
729 | } | |
573a2a37 BS |
730 | |
731 | static int | |
732 | nouveau_vram_manager_init(struct ttm_mem_type_manager *man, unsigned long p_size) | |
733 | { | |
734 | struct drm_nouveau_private *dev_priv = nouveau_bdev(man->bdev); | |
735 | struct nouveau_mm *mm; | |
d550c41e | 736 | u64 size, block, rsvd; |
573a2a37 BS |
737 | int ret; |
738 | ||
d550c41e BS |
739 | rsvd = (256 * 1024); /* vga memory */ |
740 | size = (p_size << PAGE_SHIFT) - rsvd; | |
741 | block = dev_priv->vram_rblock_size; | |
573a2a37 | 742 | |
d550c41e | 743 | ret = nouveau_mm_init(&mm, rsvd >> 12, size >> 12, block >> 12); |
573a2a37 BS |
744 | if (ret) |
745 | return ret; | |
746 | ||
747 | man->priv = mm; | |
748 | return 0; | |
749 | } | |
750 | ||
751 | static int | |
752 | nouveau_vram_manager_fini(struct ttm_mem_type_manager *man) | |
753 | { | |
754 | struct nouveau_mm *mm = man->priv; | |
755 | int ret; | |
756 | ||
757 | ret = nouveau_mm_fini(&mm); | |
758 | if (ret) | |
759 | return ret; | |
760 | ||
761 | man->priv = NULL; | |
762 | return 0; | |
763 | } | |
764 | ||
765 | static void | |
766 | nouveau_vram_manager_del(struct ttm_mem_type_manager *man, | |
767 | struct ttm_mem_reg *mem) | |
768 | { | |
769 | struct drm_nouveau_private *dev_priv = nouveau_bdev(man->bdev); | |
60d2a88a | 770 | struct nouveau_vram_engine *vram = &dev_priv->engine.vram; |
d5f42394 | 771 | struct nouveau_mem *node = mem->mm_node; |
573a2a37 BS |
772 | struct drm_device *dev = dev_priv->dev; |
773 | ||
3425df48 BS |
774 | if (node->tmp_vma.node) { |
775 | nouveau_vm_unmap(&node->tmp_vma); | |
776 | nouveau_vm_put(&node->tmp_vma); | |
777 | } | |
778 | ||
d5f42394 | 779 | vram->put(dev, (struct nouveau_mem **)&mem->mm_node); |
573a2a37 BS |
780 | } |
781 | ||
782 | static int | |
783 | nouveau_vram_manager_new(struct ttm_mem_type_manager *man, | |
784 | struct ttm_buffer_object *bo, | |
785 | struct ttm_placement *placement, | |
786 | struct ttm_mem_reg *mem) | |
787 | { | |
788 | struct drm_nouveau_private *dev_priv = nouveau_bdev(man->bdev); | |
60d2a88a | 789 | struct nouveau_vram_engine *vram = &dev_priv->engine.vram; |
573a2a37 BS |
790 | struct drm_device *dev = dev_priv->dev; |
791 | struct nouveau_bo *nvbo = nouveau_bo(bo); | |
d5f42394 | 792 | struct nouveau_mem *node; |
5f6fdca5 | 793 | u32 size_nc = 0; |
573a2a37 BS |
794 | int ret; |
795 | ||
5f6fdca5 BS |
796 | if (nvbo->tile_flags & NOUVEAU_GEM_TILE_NONCONTIG) |
797 | size_nc = 1 << nvbo->vma.node->type; | |
798 | ||
60d2a88a BS |
799 | ret = vram->get(dev, mem->num_pages << PAGE_SHIFT, |
800 | mem->page_alignment << PAGE_SHIFT, size_nc, | |
8f7286f8 | 801 | (nvbo->tile_flags >> 8) & 0x3ff, &node); |
ef1b2871 BS |
802 | if (ret) { |
803 | mem->mm_node = NULL; | |
804 | return (ret == -ENOSPC) ? 0 : ret; | |
805 | } | |
573a2a37 | 806 | |
4c74eb7f BS |
807 | node->page_shift = 12; |
808 | if (nvbo->vma.node) | |
809 | node->page_shift = nvbo->vma.node->type; | |
810 | ||
60d2a88a BS |
811 | mem->mm_node = node; |
812 | mem->start = node->offset >> PAGE_SHIFT; | |
573a2a37 BS |
813 | return 0; |
814 | } | |
815 | ||
816 | void | |
817 | nouveau_vram_manager_debug(struct ttm_mem_type_manager *man, const char *prefix) | |
818 | { | |
573a2a37 BS |
819 | struct nouveau_mm *mm = man->priv; |
820 | struct nouveau_mm_node *r; | |
8b464bfe | 821 | u32 total = 0, free = 0; |
573a2a37 BS |
822 | |
823 | mutex_lock(&mm->mutex); | |
824 | list_for_each_entry(r, &mm->nodes, nl_entry) { | |
8b464bfe BS |
825 | printk(KERN_DEBUG "%s %d: 0x%010llx 0x%010llx\n", |
826 | prefix, r->type, ((u64)r->offset << 12), | |
573a2a37 | 827 | (((u64)r->offset + r->length) << 12)); |
8b464bfe | 828 | |
573a2a37 | 829 | total += r->length; |
8b464bfe BS |
830 | if (!r->type) |
831 | free += r->length; | |
573a2a37 BS |
832 | } |
833 | mutex_unlock(&mm->mutex); | |
834 | ||
8b464bfe BS |
835 | printk(KERN_DEBUG "%s total: 0x%010llx free: 0x%010llx\n", |
836 | prefix, (u64)total << 12, (u64)free << 12); | |
837 | printk(KERN_DEBUG "%s block: 0x%08x\n", | |
838 | prefix, mm->block_size << 12); | |
573a2a37 BS |
839 | } |
840 | ||
841 | const struct ttm_mem_type_manager_func nouveau_vram_manager = { | |
842 | nouveau_vram_manager_init, | |
843 | nouveau_vram_manager_fini, | |
844 | nouveau_vram_manager_new, | |
845 | nouveau_vram_manager_del, | |
846 | nouveau_vram_manager_debug | |
847 | }; | |
26c0c9e3 BS |
848 | |
849 | static int | |
850 | nouveau_gart_manager_init(struct ttm_mem_type_manager *man, unsigned long psize) | |
851 | { | |
852 | return 0; | |
853 | } | |
854 | ||
855 | static int | |
856 | nouveau_gart_manager_fini(struct ttm_mem_type_manager *man) | |
857 | { | |
858 | return 0; | |
859 | } | |
860 | ||
861 | static void | |
862 | nouveau_gart_manager_del(struct ttm_mem_type_manager *man, | |
863 | struct ttm_mem_reg *mem) | |
864 | { | |
865 | struct nouveau_mem *node = mem->mm_node; | |
866 | ||
867 | if (node->tmp_vma.node) { | |
868 | nouveau_vm_unmap(&node->tmp_vma); | |
869 | nouveau_vm_put(&node->tmp_vma); | |
870 | } | |
960bdba0 | 871 | |
26c0c9e3 | 872 | mem->mm_node = NULL; |
960bdba0 | 873 | kfree(node); |
26c0c9e3 BS |
874 | } |
875 | ||
876 | static int | |
877 | nouveau_gart_manager_new(struct ttm_mem_type_manager *man, | |
878 | struct ttm_buffer_object *bo, | |
879 | struct ttm_placement *placement, | |
880 | struct ttm_mem_reg *mem) | |
881 | { | |
882 | struct drm_nouveau_private *dev_priv = nouveau_bdev(bo->bdev); | |
883 | struct nouveau_bo *nvbo = nouveau_bo(bo); | |
884 | struct nouveau_vma *vma = &nvbo->vma; | |
885 | struct nouveau_vm *vm = vma->vm; | |
886 | struct nouveau_mem *node; | |
887 | int ret; | |
888 | ||
889 | if (unlikely((mem->num_pages << PAGE_SHIFT) >= | |
890 | dev_priv->gart_info.aper_size)) | |
891 | return -ENOMEM; | |
892 | ||
893 | node = kzalloc(sizeof(*node), GFP_KERNEL); | |
894 | if (!node) | |
895 | return -ENOMEM; | |
896 | ||
897 | /* This node must be for evicting large-paged VRAM | |
898 | * to system memory. Due to a nv50 limitation of | |
899 | * not being able to mix large/small pages within | |
900 | * the same PDE, we need to create a temporary | |
901 | * small-paged VMA for the eviction. | |
902 | */ | |
903 | if (vma->node->type != vm->spg_shift) { | |
904 | ret = nouveau_vm_get(vm, (u64)vma->node->length << 12, | |
905 | vm->spg_shift, NV_MEM_ACCESS_RW, | |
906 | &node->tmp_vma); | |
907 | if (ret) { | |
908 | kfree(node); | |
909 | return ret; | |
910 | } | |
911 | } | |
912 | ||
913 | node->page_shift = nvbo->vma.node->type; | |
914 | mem->mm_node = node; | |
915 | mem->start = 0; | |
916 | return 0; | |
917 | } | |
918 | ||
919 | void | |
920 | nouveau_gart_manager_debug(struct ttm_mem_type_manager *man, const char *prefix) | |
921 | { | |
922 | } | |
923 | ||
924 | const struct ttm_mem_type_manager_func nouveau_gart_manager = { | |
925 | nouveau_gart_manager_init, | |
926 | nouveau_gart_manager_fini, | |
927 | nouveau_gart_manager_new, | |
928 | nouveau_gart_manager_del, | |
929 | nouveau_gart_manager_debug | |
930 | }; |