Commit | Line | Data |
---|---|---|
a10220bb MP |
1 | /* |
2 | * Copyright 2012 Nouveau Community | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Martin Peres <martin.peres@labri.fr> | |
23 | * Ben Skeggs | |
24 | */ | |
48ae0b35 | 25 | #include "nv04.h" |
a10220bb | 26 | |
a699a85a BS |
27 | #include <subdev/gpio.h> |
28 | ||
cd897837 | 29 | static void |
5f8824de | 30 | nv04_bus_intr(struct nvkm_subdev *subdev) |
a10220bb | 31 | { |
a699a85a | 32 | struct nvkm_device *device = subdev->device; |
14caba44 | 33 | u32 stat = nvkm_rd32(device, 0x001100) & nvkm_rd32(device, 0x001140); |
a10220bb MP |
34 | |
35 | if (stat & 0x00000001) { | |
a699a85a | 36 | nvkm_error(subdev, "BUS ERROR\n"); |
a10220bb | 37 | stat &= ~0x00000001; |
14caba44 | 38 | nvkm_wr32(device, 0x001100, 0x00000001); |
a10220bb MP |
39 | } |
40 | ||
41 | if (stat & 0x00000110) { | |
a699a85a BS |
42 | struct nvkm_gpio *gpio = device->gpio; |
43 | if (gpio && gpio->subdev.intr) | |
44 | gpio->subdev.intr(&gpio->subdev); | |
a10220bb | 45 | stat &= ~0x00000110; |
14caba44 | 46 | nvkm_wr32(device, 0x001100, 0x00000110); |
a10220bb MP |
47 | } |
48 | ||
49 | if (stat) { | |
a699a85a | 50 | nvkm_error(subdev, "intr %08x\n", stat); |
14caba44 | 51 | nvkm_mask(device, 0x001140, stat, 0x00000000); |
a10220bb MP |
52 | } |
53 | } | |
54 | ||
55 | static int | |
5f8824de | 56 | nv04_bus_init(struct nvkm_object *object) |
48ae0b35 | 57 | { |
01d6b956 | 58 | struct nvkm_bus *bus = (void *)object; |
14caba44 | 59 | struct nvkm_device *device = bus->subdev.device; |
48ae0b35 | 60 | |
14caba44 BS |
61 | nvkm_wr32(device, 0x001100, 0xffffffff); |
62 | nvkm_wr32(device, 0x001140, 0x00000111); | |
48ae0b35 | 63 | |
01d6b956 | 64 | return nvkm_bus_init(bus); |
48ae0b35 BS |
65 | } |
66 | ||
67 | int | |
5f8824de BS |
68 | nv04_bus_ctor(struct nvkm_object *parent, struct nvkm_object *engine, |
69 | struct nvkm_oclass *oclass, void *data, u32 size, | |
70 | struct nvkm_object **pobject) | |
a10220bb | 71 | { |
48ae0b35 | 72 | struct nv04_bus_impl *impl = (void *)oclass; |
01d6b956 | 73 | struct nvkm_bus *bus; |
a10220bb MP |
74 | int ret; |
75 | ||
01d6b956 BS |
76 | ret = nvkm_bus_create(parent, engine, oclass, &bus); |
77 | *pobject = nv_object(bus); | |
a10220bb MP |
78 | if (ret) |
79 | return ret; | |
80 | ||
01d6b956 BS |
81 | nv_subdev(bus)->intr = impl->intr; |
82 | bus->hwsq_exec = impl->hwsq_exec; | |
83 | bus->hwsq_size = impl->hwsq_size; | |
a10220bb MP |
84 | return 0; |
85 | } | |
86 | ||
5f8824de | 87 | struct nvkm_oclass * |
48ae0b35 BS |
88 | nv04_bus_oclass = &(struct nv04_bus_impl) { |
89 | .base.handle = NV_SUBDEV(BUS, 0x04), | |
5f8824de | 90 | .base.ofuncs = &(struct nvkm_ofuncs) { |
a10220bb | 91 | .ctor = nv04_bus_ctor, |
5f8824de | 92 | .dtor = _nvkm_bus_dtor, |
a10220bb | 93 | .init = nv04_bus_init, |
5f8824de | 94 | .fini = _nvkm_bus_fini, |
a10220bb | 95 | }, |
48ae0b35 BS |
96 | .intr = nv04_bus_intr, |
97 | }.base; |