Merge tag 'imx-drm-fixes-2016-05-24' of git://git.pengutronix.de/git/pza/linux into...
[deliverable/linux.git] / drivers / gpu / drm / nouveau / nvkm / subdev / bus / nv50.c
CommitLineData
a10220bb
MP
1/*
2 * Copyright 2012 Nouveau Community
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Martin Peres <martin.peres@labri.fr>
23 * Ben Skeggs
24 */
bb23f9d7 25#include "priv.h"
a10220bb 26
a699a85a 27#include <subdev/therm.h>
2984506f
BS
28#include <subdev/timer.h>
29
2984506f 30static int
01d6b956 31nv50_bus_hwsq_exec(struct nvkm_bus *bus, u32 *data, u32 size)
2984506f 32{
14caba44 33 struct nvkm_device *device = bus->subdev.device;
2984506f
BS
34 int i;
35
14caba44
BS
36 nvkm_mask(device, 0x001098, 0x00000008, 0x00000000);
37 nvkm_wr32(device, 0x001304, 0x00000000);
2984506f 38 for (i = 0; i < size; i++)
14caba44
BS
39 nvkm_wr32(device, 0x001400 + (i * 4), data[i]);
40 nvkm_mask(device, 0x001098, 0x00000018, 0x00000018);
41 nvkm_wr32(device, 0x00130c, 0x00000003);
2984506f 42
4f31c84e
BS
43 if (nvkm_msec(device, 2000,
44 if (!(nvkm_rd32(device, 0x001308) & 0x00000100))
45 break;
46 ) < 0)
47 return -ETIMEDOUT;
48
49 return 0;
2984506f
BS
50}
51
52void
bb23f9d7 53nv50_bus_intr(struct nvkm_bus *bus)
a10220bb 54{
bb23f9d7 55 struct nvkm_subdev *subdev = &bus->subdev;
a699a85a 56 struct nvkm_device *device = subdev->device;
14caba44 57 u32 stat = nvkm_rd32(device, 0x001100) & nvkm_rd32(device, 0x001140);
a10220bb
MP
58
59 if (stat & 0x00000008) {
14caba44
BS
60 u32 addr = nvkm_rd32(device, 0x009084);
61 u32 data = nvkm_rd32(device, 0x009088);
9d7175c8 62
a699a85a
BS
63 nvkm_error(subdev, "MMIO %s of %08x FAULT at %06x\n",
64 (addr & 0x00000002) ? "write" : "read", data,
65 (addr & 0x00fffffc));
9d7175c8 66
a10220bb 67 stat &= ~0x00000008;
14caba44 68 nvkm_wr32(device, 0x001100, 0x00000008);
a10220bb
MP
69 }
70
71 if (stat & 0x00010000) {
a699a85a 72 struct nvkm_therm *therm = device->therm;
6cf813fb
BS
73 if (therm)
74 nvkm_subdev_intr(&therm->subdev);
a10220bb 75 stat &= ~0x00010000;
14caba44 76 nvkm_wr32(device, 0x001100, 0x00010000);
a10220bb
MP
77 }
78
79 if (stat) {
a699a85a 80 nvkm_error(subdev, "intr %08x\n", stat);
14caba44 81 nvkm_mask(device, 0x001140, stat, 0);
a10220bb
MP
82 }
83}
84
bb23f9d7
BS
85void
86nv50_bus_init(struct nvkm_bus *bus)
a10220bb 87{
14caba44 88 struct nvkm_device *device = bus->subdev.device;
14caba44
BS
89 nvkm_wr32(device, 0x001100, 0xffffffff);
90 nvkm_wr32(device, 0x001140, 0x00010008);
a10220bb
MP
91}
92
bb23f9d7
BS
93static const struct nvkm_bus_func
94nv50_bus = {
95 .init = nv50_bus_init,
48ae0b35 96 .intr = nv50_bus_intr,
2984506f
BS
97 .hwsq_exec = nv50_bus_hwsq_exec,
98 .hwsq_size = 64,
bb23f9d7
BS
99};
100
101int
102nv50_bus_new(struct nvkm_device *device, int index, struct nvkm_bus **pbus)
103{
104 return nvkm_bus_new_(&nv50_bus, device, index, pbus);
105}
This page took 0.210137 seconds and 5 git commands to generate.