projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/panel: simple: Add support for AUO b101ean01 panel
[deliverable/linux.git] / drivers / gpu / drm / panel / panel-simple.c
CommitLineData
280921de
TR		 1/*
2 * Copyright (C) 2013, NVIDIA Corporation. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sub license,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the
12 * next paragraph) shall be included in all copies or substantial portions
13 * of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 */
23
24#include <linux/backlight.h>
cfdf0549 25#include <linux/gpio/consumer.h>
280921de 26#include <linux/module.h>
280921de
TR		 27#include <linux/of_platform.h>
28#include <linux/platform_device.h>
29#include <linux/regulator/consumer.h>
30
31#include <drm/drmP.h>
32#include <drm/drm_crtc.h>
210fcd9d 33#include <drm/drm_mipi_dsi.h>
280921de
TR		 34#include <drm/drm_panel.h>
35
36struct panel_desc {
37 const struct drm_display_mode *modes;
38 unsigned int num_modes;
39
0208d511
SM		 40 unsigned int bpc;
41
280921de
TR		 42 struct {
43 unsigned int width;
44 unsigned int height;
45 } size;
f673c37e
AK		 46
47 /**
48 * @prepare: the time (in milliseconds) that it takes for the panel to
49 * become ready and start receiving video data
50 * @enable: the time (in milliseconds) that it takes for the panel to
51 * display the first valid frame after starting to receive
52 * video data
53 * @disable: the time (in milliseconds) that it takes for the panel to
54 * turn the display off (no content is visible)
55 * @unprepare: the time (in milliseconds) that it takes for the panel
56 * to power itself down completely
57 */
58 struct {
59 unsigned int prepare;
60 unsigned int enable;
61 unsigned int disable;
62 unsigned int unprepare;
63 } delay;
795f7ab3
BB		 64
65 u32 bus_format;
280921de
TR		 66};
67
280921de
TR		 68struct panel_simple {
69 struct drm_panel base;
613a633e 70 bool prepared;
280921de
TR		 71 bool enabled;
72
73 const struct panel_desc *desc;
74
75 struct backlight_device *backlight;
76 struct regulator *supply;
77 struct i2c_adapter *ddc;
78
cfdf0549 79 struct gpio_desc *enable_gpio;
280921de
TR		 80};
81
82static inline struct panel_simple *to_panel_simple(struct drm_panel *panel)
83{
84 return container_of(panel, struct panel_simple, base);
85}
86
87static int panel_simple_get_fixed_modes(struct panel_simple *panel)
88{
89 struct drm_connector *connector = panel->base.connector;
90 struct drm_device *drm = panel->base.drm;
91 struct drm_display_mode *mode;
92 unsigned int i, num = 0;
93
94 if (!panel->desc)
95 return 0;
96
97 for (i = 0; i < panel->desc->num_modes; i++) {
98 const struct drm_display_mode *m = &panel->desc->modes[i];
99
100 mode = drm_mode_duplicate(drm, m);
101 if (!mode) {
102 dev_err(drm->dev, "failed to add mode %ux%u@%u\n",
103 m->hdisplay, m->vdisplay, m->vrefresh);
104 continue;
105 }
106
107 drm_mode_set_name(mode);
108
109 drm_mode_probed_add(connector, mode);
110 num++;
111 }
112
0208d511 113 connector->display_info.bpc = panel->desc->bpc;
280921de
TR		 114 connector->display_info.width_mm = panel->desc->size.width;
115 connector->display_info.height_mm = panel->desc->size.height;
795f7ab3
BB		 116 if (panel->desc->bus_format)
117 drm_display_info_set_bus_formats(&connector->display_info,
118 &panel->desc->bus_format, 1);
280921de
TR		 119
120 return num;
121}
122
123static int panel_simple_disable(struct drm_panel *panel)
124{
125 struct panel_simple *p = to_panel_simple(panel);
126
127 if (!p->enabled)
128 return 0;
129
130 if (p->backlight) {
131 p->backlight->props.power = FB_BLANK_POWERDOWN;
132 backlight_update_status(p->backlight);
133 }
134
f673c37e
AK		 135 if (p->desc->delay.disable)
136 msleep(p->desc->delay.disable);
137
280921de
TR		 138 p->enabled = false;
139
140 return 0;
141}
142
c0e1d170
AK		 143static int panel_simple_unprepare(struct drm_panel *panel)
144{
613a633e
AK		 145 struct panel_simple *p = to_panel_simple(panel);
146
147 if (!p->prepared)
148 return 0;
149
150 if (p->enable_gpio)
151 gpiod_set_value_cansleep(p->enable_gpio, 0);
152
153 regulator_disable(p->supply);
154
f673c37e
AK		 155 if (p->desc->delay.unprepare)
156 msleep(p->desc->delay.unprepare);
157
613a633e 158 p->prepared = false;
c0e1d170 159
c0e1d170
AK		 160 return 0;
161}
162
613a633e 163static int panel_simple_prepare(struct drm_panel *panel)
280921de
TR		 164{
165 struct panel_simple *p = to_panel_simple(panel);
166 int err;
167
613a633e 168 if (p->prepared)
280921de
TR		 169 return 0;
170
171 err = regulator_enable(p->supply);
172 if (err < 0) {
173 dev_err(panel->dev, "failed to enable supply: %d\n", err);
174 return err;
175 }
176
cfdf0549 177 if (p->enable_gpio)
15c1a919 178 gpiod_set_value_cansleep(p->enable_gpio, 1);
280921de 179
f673c37e
AK		 180 if (p->desc->delay.prepare)
181 msleep(p->desc->delay.prepare);
182
613a633e
AK		 183 p->prepared = true;
184
185 return 0;
186}
187
188static int panel_simple_enable(struct drm_panel *panel)
189{
190 struct panel_simple *p = to_panel_simple(panel);
191
192 if (p->enabled)
193 return 0;
194
f673c37e
AK		 195 if (p->desc->delay.enable)
196 msleep(p->desc->delay.enable);
197
280921de
TR		 198 if (p->backlight) {
199 p->backlight->props.power = FB_BLANK_UNBLANK;
200 backlight_update_status(p->backlight);
201 }
202
203 p->enabled = true;
204
205 return 0;
206}
207
208static int panel_simple_get_modes(struct drm_panel *panel)
209{
210 struct panel_simple *p = to_panel_simple(panel);
211 int num = 0;
212
213 /* probe EDID if a DDC bus is available */
214 if (p->ddc) {
215 struct edid *edid = drm_get_edid(panel->connector, p->ddc);
70bf6878 216 drm_mode_connector_update_edid_property(panel->connector, edid);
280921de
TR		 217 if (edid) {
218 num += drm_add_edid_modes(panel->connector, edid);
219 kfree(edid);
220 }
221 }
222
223 /* add hard-coded panel modes */
224 num += panel_simple_get_fixed_modes(p);
225
226 return num;
227}
228
229static const struct drm_panel_funcs panel_simple_funcs = {
230 .disable = panel_simple_disable,
c0e1d170
AK		 231 .unprepare = panel_simple_unprepare,
232 .prepare = panel_simple_prepare,
280921de
TR		 233 .enable = panel_simple_enable,
234 .get_modes = panel_simple_get_modes,
235};
236
237static int panel_simple_probe(struct device *dev, const struct panel_desc *desc)
238{
239 struct device_node *backlight, *ddc;
240 struct panel_simple *panel;
280921de
TR		 241 int err;
242
243 panel = devm_kzalloc(dev, sizeof(*panel), GFP_KERNEL);
244 if (!panel)
245 return -ENOMEM;
246
247 panel->enabled = false;
613a633e 248 panel->prepared = false;
280921de
TR		 249 panel->desc = desc;
250
251 panel->supply = devm_regulator_get(dev, "power");
252 if (IS_ERR(panel->supply))
253 return PTR_ERR(panel->supply);
254
a61400d8
AC		 255 panel->enable_gpio = devm_gpiod_get_optional(dev, "enable",
256 GPIOD_OUT_LOW);
cfdf0549
AC		 257 if (IS_ERR(panel->enable_gpio)) {
258 err = PTR_ERR(panel->enable_gpio);
9746c619
AC		 259 dev_err(dev, "failed to request GPIO: %d\n", err);
260 return err;
261 }
280921de 262
280921de
TR		 263 backlight = of_parse_phandle(dev->of_node, "backlight", 0);
264 if (backlight) {
265 panel->backlight = of_find_backlight_by_node(backlight);
266 of_node_put(backlight);
267
cfdf0549
AC		 268 if (!panel->backlight)
269 return -EPROBE_DEFER;
280921de
TR		 270 }
271
272 ddc = of_parse_phandle(dev->of_node, "ddc-i2c-bus", 0);
273 if (ddc) {
274 panel->ddc = of_find_i2c_adapter_by_node(ddc);
275 of_node_put(ddc);
276
277 if (!panel->ddc) {
278 err = -EPROBE_DEFER;
279 goto free_backlight;
280 }
281 }
282
283 drm_panel_init(&panel->base);
284 panel->base.dev = dev;
285 panel->base.funcs = &panel_simple_funcs;
286
287 err = drm_panel_add(&panel->base);
288 if (err < 0)
289 goto free_ddc;
290
291 dev_set_drvdata(dev, panel);
292
293 return 0;
294
295free_ddc:
296 if (panel->ddc)
297 put_device(&panel->ddc->dev);
298free_backlight:
299 if (panel->backlight)
300 put_device(&panel->backlight->dev);
280921de
TR		 301
302 return err;
303}
304
305static int panel_simple_remove(struct device *dev)
306{
307 struct panel_simple *panel = dev_get_drvdata(dev);
308
309 drm_panel_detach(&panel->base);
310 drm_panel_remove(&panel->base);
311
312 panel_simple_disable(&panel->base);
313
314 if (panel->ddc)
315 put_device(&panel->ddc->dev);
316
317 if (panel->backlight)
318 put_device(&panel->backlight->dev);
319
280921de
TR		 320 return 0;
321}
322
d02fd93e
TR		 323static void panel_simple_shutdown(struct device *dev)
324{
325 struct panel_simple *panel = dev_get_drvdata(dev);
326
327 panel_simple_disable(&panel->base);
328}
329
280921de
TR		 330static const struct drm_display_mode auo_b101aw03_mode = {
331 .clock = 51450,
332 .hdisplay = 1024,
333 .hsync_start = 1024 + 156,
334 .hsync_end = 1024 + 156 + 8,
335 .htotal = 1024 + 156 + 8 + 156,
336 .vdisplay = 600,
337 .vsync_start = 600 + 16,
338 .vsync_end = 600 + 16 + 6,
339 .vtotal = 600 + 16 + 6 + 16,
340 .vrefresh = 60,
341};
342
343static const struct panel_desc auo_b101aw03 = {
344 .modes = &auo_b101aw03_mode,
345 .num_modes = 1,
0208d511 346 .bpc = 6,
280921de
TR		 347 .size = {
348 .width = 223,
349 .height = 125,
350 },
351};
352
a531bc3d
HL		 353static const struct drm_display_mode auo_b101ean01_mode = {
354 .clock = 72500,
355 .hdisplay = 1280,
356 .hsync_start = 1280 + 119,
357 .hsync_end = 1280 + 119 + 32,
358 .htotal = 1280 + 119 + 32 + 21,
359 .vdisplay = 800,
360 .vsync_start = 800 + 4,
361 .vsync_end = 800 + 4 + 20,
362 .vtotal = 800 + 4 + 20 + 8,
363 .vrefresh = 60,
364};
365
366static const struct panel_desc auo_b101ean01 = {
367 .modes = &auo_b101ean01_mode,
368 .num_modes = 1,
369 .bpc = 6,
370 .size = {
371 .width = 217,
372 .height = 136,
373 },
374};
375
dac746e0
RC		 376static const struct drm_display_mode auo_b101xtn01_mode = {
377 .clock = 72000,
378 .hdisplay = 1366,
379 .hsync_start = 1366 + 20,
380 .hsync_end = 1366 + 20 + 70,
381 .htotal = 1366 + 20 + 70,
382 .vdisplay = 768,
383 .vsync_start = 768 + 14,
384 .vsync_end = 768 + 14 + 42,
385 .vtotal = 768 + 14 + 42,
386 .vrefresh = 60,
387 .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
388};
389
390static const struct panel_desc auo_b101xtn01 = {
391 .modes = &auo_b101xtn01_mode,
392 .num_modes = 1,
393 .bpc = 6,
394 .size = {
395 .width = 223,
396 .height = 125,
397 },
398};
399
e35e305e
AK		 400static const struct drm_display_mode auo_b116xw03_mode = {
401 .clock = 70589,
402 .hdisplay = 1366,
403 .hsync_start = 1366 + 40,
404 .hsync_end = 1366 + 40 + 40,
405 .htotal = 1366 + 40 + 40 + 32,
406 .vdisplay = 768,
407 .vsync_start = 768 + 10,
408 .vsync_end = 768 + 10 + 12,
409 .vtotal = 768 + 10 + 12 + 6,
410 .vrefresh = 60,
411};
412
413static const struct panel_desc auo_b116xw03 = {
414 .modes = &auo_b116xw03_mode,
415 .num_modes = 1,
416 .bpc = 6,
417 .size = {
418 .width = 256,
419 .height = 144,
420 },
421};
422
a333f7ad
SM		 423static const struct drm_display_mode auo_b133xtn01_mode = {
424 .clock = 69500,
425 .hdisplay = 1366,
426 .hsync_start = 1366 + 48,
427 .hsync_end = 1366 + 48 + 32,
428 .htotal = 1366 + 48 + 32 + 20,
429 .vdisplay = 768,
430 .vsync_start = 768 + 3,
431 .vsync_end = 768 + 3 + 6,
432 .vtotal = 768 + 3 + 6 + 13,
433 .vrefresh = 60,
434};
435
436static const struct panel_desc auo_b133xtn01 = {
437 .modes = &auo_b133xtn01_mode,
438 .num_modes = 1,
0208d511 439 .bpc = 6,
a333f7ad
SM		 440 .size = {
441 .width = 293,
442 .height = 165,
443 },
444};
445
3e51d609
AK		 446static const struct drm_display_mode auo_b133htn01_mode = {
447 .clock = 150660,
448 .hdisplay = 1920,
449 .hsync_start = 1920 + 172,
450 .hsync_end = 1920 + 172 + 80,
451 .htotal = 1920 + 172 + 80 + 60,
452 .vdisplay = 1080,
453 .vsync_start = 1080 + 25,
454 .vsync_end = 1080 + 25 + 10,
455 .vtotal = 1080 + 25 + 10 + 10,
456 .vrefresh = 60,
457};
458
459static const struct panel_desc auo_b133htn01 = {
460 .modes = &auo_b133htn01_mode,
461 .num_modes = 1,
d7a839cd 462 .bpc = 6,
3e51d609
AK		 463 .size = {
464 .width = 293,
465 .height = 165,
466 },
467 .delay = {
468 .prepare = 105,
469 .enable = 20,
470 .unprepare = 50,
471 },
472};
473
d47df633
PZ		 474static const struct drm_display_mode avic_tm070ddh03_mode = {
475 .clock = 51200,
476 .hdisplay = 1024,
477 .hsync_start = 1024 + 160,
478 .hsync_end = 1024 + 160 + 4,
479 .htotal = 1024 + 160 + 4 + 156,
480 .vdisplay = 600,
481 .vsync_start = 600 + 17,
482 .vsync_end = 600 + 17 + 1,
483 .vtotal = 600 + 17 + 1 + 17,
484 .vrefresh = 60,
485};
486
487static const struct panel_desc avic_tm070ddh03 = {
488 .modes = &avic_tm070ddh03_mode,
489 .num_modes = 1,
490 .bpc = 8,
491 .size = {
492 .width = 154,
493 .height = 90,
494 },
495 .delay = {
496 .prepare = 20,
497 .enable = 200,
498 .disable = 200,
499 },
500};
501
4c930757
SW		 502static const struct drm_display_mode chunghwa_claa101wa01a_mode = {
503 .clock = 72070,
504 .hdisplay = 1366,
505 .hsync_start = 1366 + 58,
506 .hsync_end = 1366 + 58 + 58,
507 .htotal = 1366 + 58 + 58 + 58,
508 .vdisplay = 768,
509 .vsync_start = 768 + 4,
510 .vsync_end = 768 + 4 + 4,
511 .vtotal = 768 + 4 + 4 + 4,
512 .vrefresh = 60,
513};
514
515static const struct panel_desc chunghwa_claa101wa01a = {
516 .modes = &chunghwa_claa101wa01a_mode,
517 .num_modes = 1,
0208d511 518 .bpc = 6,
4c930757
SW		 519 .size = {
520 .width = 220,
521 .height = 120,
522 },
523};
524
280921de
TR		 525static const struct drm_display_mode chunghwa_claa101wb01_mode = {
526 .clock = 69300,
527 .hdisplay = 1366,
528 .hsync_start = 1366 + 48,
529 .hsync_end = 1366 + 48 + 32,
530 .htotal = 1366 + 48 + 32 + 20,
531 .vdisplay = 768,
532 .vsync_start = 768 + 16,
533 .vsync_end = 768 + 16 + 8,
534 .vtotal = 768 + 16 + 8 + 16,
535 .vrefresh = 60,
536};
537
538static const struct panel_desc chunghwa_claa101wb01 = {
539 .modes = &chunghwa_claa101wb01_mode,
540 .num_modes = 1,
0208d511 541 .bpc = 6,
280921de
TR		 542 .size = {
543 .width = 223,
544 .height = 125,
545 },
546};
547
26ab0065
SA		 548static const struct drm_display_mode edt_et057090dhu_mode = {
549 .clock = 25175,
550 .hdisplay = 640,
551 .hsync_start = 640 + 16,
552 .hsync_end = 640 + 16 + 30,
553 .htotal = 640 + 16 + 30 + 114,
554 .vdisplay = 480,
555 .vsync_start = 480 + 10,
556 .vsync_end = 480 + 10 + 3,
557 .vtotal = 480 + 10 + 3 + 32,
558 .vrefresh = 60,
559 .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
560};
561
562static const struct panel_desc edt_et057090dhu = {
563 .modes = &edt_et057090dhu_mode,
564 .num_modes = 1,
0208d511 565 .bpc = 6,
26ab0065
SA		 566 .size = {
567 .width = 115,
568 .height = 86,
569 },
570};
571
fff5de45
PZ		 572static const struct drm_display_mode edt_etm0700g0dh6_mode = {
573 .clock = 33260,
574 .hdisplay = 800,
575 .hsync_start = 800 + 40,
576 .hsync_end = 800 + 40 + 128,
577 .htotal = 800 + 40 + 128 + 88,
578 .vdisplay = 480,
579 .vsync_start = 480 + 10,
580 .vsync_end = 480 + 10 + 2,
581 .vtotal = 480 + 10 + 2 + 33,
582 .vrefresh = 60,
583 .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
584};
585
586static const struct panel_desc edt_etm0700g0dh6 = {
587 .modes = &edt_etm0700g0dh6_mode,
588 .num_modes = 1,
0208d511 589 .bpc = 6,
fff5de45
PZ		 590 .size = {
591 .width = 152,
592 .height = 91,
593 },
594};
595
102932b0
BB		 596static const struct drm_display_mode foxlink_fl500wvr00_a0t_mode = {
597 .clock = 32260,
598 .hdisplay = 800,
599 .hsync_start = 800 + 168,
600 .hsync_end = 800 + 168 + 64,
601 .htotal = 800 + 168 + 64 + 88,
602 .vdisplay = 480,
603 .vsync_start = 480 + 37,
604 .vsync_end = 480 + 37 + 2,
605 .vtotal = 480 + 37 + 2 + 8,
606 .vrefresh = 60,
607};
608
609static const struct panel_desc foxlink_fl500wvr00_a0t = {
610 .modes = &foxlink_fl500wvr00_a0t_mode,
611 .num_modes = 1,
d7a839cd 612 .bpc = 8,
102932b0
BB		 613 .size = {
614 .width = 108,
615 .height = 65,
616 },
bb276cb3 617 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
102932b0
BB		 618};
619
d435a2af
PZ		 620static const struct drm_display_mode giantplus_gpg482739qs5_mode = {
621 .clock = 9000,
622 .hdisplay = 480,
623 .hsync_start = 480 + 5,
624 .hsync_end = 480 + 5 + 1,
625 .htotal = 480 + 5 + 1 + 40,
626 .vdisplay = 272,
627 .vsync_start = 272 + 8,
628 .vsync_end = 272 + 8 + 1,
629 .vtotal = 272 + 8 + 1 + 8,
630 .vrefresh = 60,
631};
632
633static const struct panel_desc giantplus_gpg482739qs5 = {
634 .modes = &giantplus_gpg482739qs5_mode,
635 .num_modes = 1,
636 .bpc = 8,
637 .size = {
638 .width = 95,
639 .height = 54,
640 },
641};
642
a853205e
PZ		 643static const struct drm_display_mode hannstar_hsd070pww1_mode = {
644 .clock = 71100,
645 .hdisplay = 1280,
646 .hsync_start = 1280 + 1,
647 .hsync_end = 1280 + 1 + 158,
648 .htotal = 1280 + 1 + 158 + 1,
649 .vdisplay = 800,
650 .vsync_start = 800 + 1,
651 .vsync_end = 800 + 1 + 21,
652 .vtotal = 800 + 1 + 21 + 1,
653 .vrefresh = 60,
654};
655
656static const struct panel_desc hannstar_hsd070pww1 = {
657 .modes = &hannstar_hsd070pww1_mode,
658 .num_modes = 1,
659 .bpc = 6,
660 .size = {
661 .width = 151,
662 .height = 94,
663 },
664};
665
61ac0bf8
LS		 666static const struct drm_display_mode hitachi_tx23d38vm0caa_mode = {
667 .clock = 33333,
668 .hdisplay = 800,
669 .hsync_start = 800 + 85,
670 .hsync_end = 800 + 85 + 86,
671 .htotal = 800 + 85 + 86 + 85,
672 .vdisplay = 480,
673 .vsync_start = 480 + 16,
674 .vsync_end = 480 + 16 + 13,
675 .vtotal = 480 + 16 + 13 + 16,
676 .vrefresh = 60,
677};
678
679static const struct panel_desc hitachi_tx23d38vm0caa = {
680 .modes = &hitachi_tx23d38vm0caa_mode,
681 .num_modes = 1,
682 .bpc = 6,
683 .size = {
684 .width = 195,
685 .height = 117,
686 },
687};
688
41bcceb4
NF		 689static const struct drm_display_mode innolux_at043tn24_mode = {
690 .clock = 9000,
691 .hdisplay = 480,
692 .hsync_start = 480 + 2,
693 .hsync_end = 480 + 2 + 41,
694 .htotal = 480 + 2 + 41 + 2,
695 .vdisplay = 272,
696 .vsync_start = 272 + 2,
697 .vsync_end = 272 + 2 + 11,
698 .vtotal = 272 + 2 + 11 + 2,
699 .vrefresh = 60,
700 .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
701};
702
703static const struct panel_desc innolux_at043tn24 = {
704 .modes = &innolux_at043tn24_mode,
705 .num_modes = 1,
706 .bpc = 8,
707 .size = {
708 .width = 95,
709 .height = 54,
710 },
711 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
712};
713
d731f661 714static const struct drm_display_mode innolux_g121i1_l01_mode = {
0a2288c0 715 .clock = 71000,
d731f661
LS		 716 .hdisplay = 1280,
717 .hsync_start = 1280 + 64,
718 .hsync_end = 1280 + 64 + 32,
719 .htotal = 1280 + 64 + 32 + 64,
720 .vdisplay = 800,
721 .vsync_start = 800 + 9,
722 .vsync_end = 800 + 9 + 6,
723 .vtotal = 800 + 9 + 6 + 9,
724 .vrefresh = 60,
725};
726
727static const struct panel_desc innolux_g121i1_l01 = {
728 .modes = &innolux_g121i1_l01_mode,
729 .num_modes = 1,
730 .bpc = 6,
731 .size = {
732 .width = 261,
733 .height = 163,
734 },
735};
736
0a2288c0 737static const struct drm_display_mode innolux_n116bge_mode = {
7fe8c777 738 .clock = 76420,
0a2288c0 739 .hdisplay = 1366,
7fe8c777
DK		 740 .hsync_start = 1366 + 136,
741 .hsync_end = 1366 + 136 + 30,
742 .htotal = 1366 + 136 + 30 + 60,
0a2288c0
TR		 743 .vdisplay = 768,
744 .vsync_start = 768 + 8,
7fe8c777
DK		 745 .vsync_end = 768 + 8 + 12,
746 .vtotal = 768 + 8 + 12 + 12,
0a2288c0
TR		 747 .vrefresh = 60,
748 .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
749};
750
751static const struct panel_desc innolux_n116bge = {
752 .modes = &innolux_n116bge_mode,
753 .num_modes = 1,
754 .bpc = 6,
755 .size = {
756 .width = 256,
757 .height = 144,
758 },
759};
760
ea44739d
AB		 761static const struct drm_display_mode innolux_n156bge_l21_mode = {
762 .clock = 69300,
763 .hdisplay = 1366,
764 .hsync_start = 1366 + 16,
765 .hsync_end = 1366 + 16 + 34,
766 .htotal = 1366 + 16 + 34 + 50,
767 .vdisplay = 768,
768 .vsync_start = 768 + 2,
769 .vsync_end = 768 + 2 + 6,
770 .vtotal = 768 + 2 + 6 + 12,
771 .vrefresh = 60,
772};
773
774static const struct panel_desc innolux_n156bge_l21 = {
775 .modes = &innolux_n156bge_l21_mode,
776 .num_modes = 1,
0208d511 777 .bpc = 6,
ea44739d
AB		 778 .size = {
779 .width = 344,
780 .height = 193,
781 },
782};
783
bccac3f1
MG		 784static const struct drm_display_mode innolux_zj070na_01p_mode = {
785 .clock = 51501,
786 .hdisplay = 1024,
787 .hsync_start = 1024 + 128,
788 .hsync_end = 1024 + 128 + 64,
789 .htotal = 1024 + 128 + 64 + 128,
790 .vdisplay = 600,
791 .vsync_start = 600 + 16,
792 .vsync_end = 600 + 16 + 4,
793 .vtotal = 600 + 16 + 4 + 16,
794 .vrefresh = 60,
795};
796
797static const struct panel_desc innolux_zj070na_01p = {
798 .modes = &innolux_zj070na_01p_mode,
799 .num_modes = 1,
800 .bpc = 6,
801 .size = {
802 .width = 1024,
803 .height = 600,
804 },
805};
806
ec7c5653
TR		 807static const struct drm_display_mode lg_lp129qe_mode = {
808 .clock = 285250,
809 .hdisplay = 2560,
810 .hsync_start = 2560 + 48,
811 .hsync_end = 2560 + 48 + 32,
812 .htotal = 2560 + 48 + 32 + 80,
813 .vdisplay = 1700,
814 .vsync_start = 1700 + 3,
815 .vsync_end = 1700 + 3 + 10,
816 .vtotal = 1700 + 3 + 10 + 36,
817 .vrefresh = 60,
818};
819
820static const struct panel_desc lg_lp129qe = {
821 .modes = &lg_lp129qe_mode,
822 .num_modes = 1,
0208d511 823 .bpc = 8,
ec7c5653
TR		 824 .size = {
825 .width = 272,
826 .height = 181,
827 },
828};
829
6d54e3d2
MD		 830static const struct drm_display_mode samsung_ltn101nt05_mode = {
831 .clock = 54030,
832 .hdisplay = 1024,
833 .hsync_start = 1024 + 24,
834 .hsync_end = 1024 + 24 + 136,
835 .htotal = 1024 + 24 + 136 + 160,
836 .vdisplay = 600,
837 .vsync_start = 600 + 3,
838 .vsync_end = 600 + 3 + 6,
839 .vtotal = 600 + 3 + 6 + 61,
840 .vrefresh = 60,
841};
842
843static const struct panel_desc samsung_ltn101nt05 = {
844 .modes = &samsung_ltn101nt05_mode,
845 .num_modes = 1,
0208d511 846 .bpc = 6,
6d54e3d2
MD		 847 .size = {
848 .width = 1024,
849 .height = 600,
850 },
851};
852
0c934306
SM		 853static const struct drm_display_mode samsung_ltn140at29_301_mode = {
854 .clock = 76300,
855 .hdisplay = 1366,
856 .hsync_start = 1366 + 64,
857 .hsync_end = 1366 + 64 + 48,
858 .htotal = 1366 + 64 + 48 + 128,
859 .vdisplay = 768,
860 .vsync_start = 768 + 2,
861 .vsync_end = 768 + 2 + 5,
862 .vtotal = 768 + 2 + 5 + 17,
863 .vrefresh = 60,
864};
865
866static const struct panel_desc samsung_ltn140at29_301 = {
867 .modes = &samsung_ltn140at29_301_mode,
868 .num_modes = 1,
869 .bpc = 6,
870 .size = {
871 .width = 320,
872 .height = 187,
873 },
874};
875
9c6615bc
BB		 876static const struct drm_display_mode shelly_sca07010_bfn_lnn_mode = {
877 .clock = 33300,
878 .hdisplay = 800,
879 .hsync_start = 800 + 1,
880 .hsync_end = 800 + 1 + 64,
881 .htotal = 800 + 1 + 64 + 64,
882 .vdisplay = 480,
883 .vsync_start = 480 + 1,
884 .vsync_end = 480 + 1 + 23,
885 .vtotal = 480 + 1 + 23 + 22,
886 .vrefresh = 60,
887};
888
889static const struct panel_desc shelly_sca07010_bfn_lnn = {
890 .modes = &shelly_sca07010_bfn_lnn_mode,
891 .num_modes = 1,
892 .size = {
893 .width = 152,
894 .height = 91,
895 },
896 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
897};
898
280921de
TR		 899static const struct of_device_id platform_of_match[] = {
900 {
901 .compatible = "auo,b101aw03",
902 .data = &auo_b101aw03,
a531bc3d
HL		 903 }, {
904 .compatible = "auo,b101ean01",
905 .data = &auo_b101ean01,
dac746e0
RC		 906 }, {
907 .compatible = "auo,b101xtn01",
908 .data = &auo_b101xtn01,
e35e305e
AK		 909 }, {
910 .compatible = "auo,b116xw03",
911 .data = &auo_b116xw03,
3e51d609
AK		 912 }, {
913 .compatible = "auo,b133htn01",
914 .data = &auo_b133htn01,
a333f7ad
SM		 915 }, {
916 .compatible = "auo,b133xtn01",
917 .data = &auo_b133xtn01,
d47df633
PZ		 918 }, {
919 .compatible = "avic,tm070ddh03",
920 .data = &avic_tm070ddh03,
4c930757
SW		 921 }, {
922 .compatible = "chunghwa,claa101wa01a",
923 .data = &chunghwa_claa101wa01a
280921de
TR		 924 }, {
925 .compatible = "chunghwa,claa101wb01",
926 .data = &chunghwa_claa101wb01
26ab0065
SA		 927 }, {
928 .compatible = "edt,et057090dhu",
929 .data = &edt_et057090dhu,
fff5de45
PZ		 930 }, {
931 .compatible = "edt,et070080dh6",
932 .data = &edt_etm0700g0dh6,
933 }, {
934 .compatible = "edt,etm0700g0dh6",
935 .data = &edt_etm0700g0dh6,
102932b0
BB		 936 }, {
937 .compatible = "foxlink,fl500wvr00-a0t",
938 .data = &foxlink_fl500wvr00_a0t,
d435a2af
PZ		 939 }, {
940 .compatible = "giantplus,gpg482739qs5",
941 .data = &giantplus_gpg482739qs5
a853205e
PZ		 942 }, {
943 .compatible = "hannstar,hsd070pww1",
944 .data = &hannstar_hsd070pww1,
61ac0bf8
LS		 945 }, {
946 .compatible = "hit,tx23d38vm0caa",
947 .data = &hitachi_tx23d38vm0caa
41bcceb4
NF		 948 }, {
949 .compatible = "innolux,at043tn24",
950 .data = &innolux_at043tn24,
d731f661
LS		 951 }, {
952 .compatible ="innolux,g121i1-l01",
953 .data = &innolux_g121i1_l01
0a2288c0
TR		 954 }, {
955 .compatible = "innolux,n116bge",
956 .data = &innolux_n116bge,
ea44739d
AB		 957 }, {
958 .compatible = "innolux,n156bge-l21",
959 .data = &innolux_n156bge_l21,
bccac3f1
MG		 960 }, {
961 .compatible = "innolux,zj070na-01p",
962 .data = &innolux_zj070na_01p,
ec7c5653
TR		 963 }, {
964 .compatible = "lg,lp129qe",
965 .data = &lg_lp129qe,
6d54e3d2
MD		 966 }, {
967 .compatible = "samsung,ltn101nt05",
968 .data = &samsung_ltn101nt05,
0c934306
SM		 969 }, {
970 .compatible = "samsung,ltn140at29-301",
971 .data = &samsung_ltn140at29_301,
9c6615bc
BB		 972 }, {
973 .compatible = "shelly,sca07010-bfn-lnn",
974 .data = &shelly_sca07010_bfn_lnn,
280921de
TR		 975 }, {
976 /* sentinel */
977 }
978};
979MODULE_DEVICE_TABLE(of, platform_of_match);
980
981static int panel_simple_platform_probe(struct platform_device *pdev)
982{
983 const struct of_device_id *id;
984
985 id = of_match_node(platform_of_match, pdev->dev.of_node);
986 if (!id)
987 return -ENODEV;
988
989 return panel_simple_probe(&pdev->dev, id->data);
990}
991
992static int panel_simple_platform_remove(struct platform_device *pdev)
993{
994 return panel_simple_remove(&pdev->dev);
995}
996
d02fd93e
TR		 997static void panel_simple_platform_shutdown(struct platform_device *pdev)
998{
999 panel_simple_shutdown(&pdev->dev);
1000}
1001
280921de
TR		 1002static struct platform_driver panel_simple_platform_driver = {
1003 .driver = {
1004 .name = "panel-simple",
280921de
TR		 1005 .of_match_table = platform_of_match,
1006 },
1007 .probe = panel_simple_platform_probe,
1008 .remove = panel_simple_platform_remove,
d02fd93e 1009 .shutdown = panel_simple_platform_shutdown,
280921de
TR		 1010};
1011
210fcd9d
TR		 1012struct panel_desc_dsi {
1013 struct panel_desc desc;
1014
462658b8 1015 unsigned long flags;
210fcd9d
TR		 1016 enum mipi_dsi_pixel_format format;
1017 unsigned int lanes;
1018};
1019
712ac1ba
AC		 1020static const struct drm_display_mode lg_ld070wx3_sl01_mode = {
1021 .clock = 71000,
1022 .hdisplay = 800,
1023 .hsync_start = 800 + 32,
1024 .hsync_end = 800 + 32 + 1,
1025 .htotal = 800 + 32 + 1 + 57,
1026 .vdisplay = 1280,
1027 .vsync_start = 1280 + 28,
1028 .vsync_end = 1280 + 28 + 1,
1029 .vtotal = 1280 + 28 + 1 + 14,
1030 .vrefresh = 60,
1031};
1032
1033static const struct panel_desc_dsi lg_ld070wx3_sl01 = {
1034 .desc = {
1035 .modes = &lg_ld070wx3_sl01_mode,
1036 .num_modes = 1,
d7a839cd 1037 .bpc = 8,
712ac1ba
AC		 1038 .size = {
1039 .width = 94,
1040 .height = 151,
1041 },
1042 },
5e4cc278 1043 .flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS,
712ac1ba
AC		 1044 .format = MIPI_DSI_FMT_RGB888,
1045 .lanes = 4,
1046};
1047
499ce85a
AC		 1048static const struct drm_display_mode lg_lh500wx1_sd03_mode = {
1049 .clock = 67000,
1050 .hdisplay = 720,
1051 .hsync_start = 720 + 12,
1052 .hsync_end = 720 + 12 + 4,
1053 .htotal = 720 + 12 + 4 + 112,
1054 .vdisplay = 1280,
1055 .vsync_start = 1280 + 8,
1056 .vsync_end = 1280 + 8 + 4,
1057 .vtotal = 1280 + 8 + 4 + 12,
1058 .vrefresh = 60,
1059};
1060
1061static const struct panel_desc_dsi lg_lh500wx1_sd03 = {
1062 .desc = {
1063 .modes = &lg_lh500wx1_sd03_mode,
1064 .num_modes = 1,
d7a839cd 1065 .bpc = 8,
499ce85a
AC		 1066 .size = {
1067 .width = 62,
1068 .height = 110,
1069 },
1070 },
1071 .flags = MIPI_DSI_MODE_VIDEO,
1072 .format = MIPI_DSI_FMT_RGB888,
1073 .lanes = 4,
1074};
1075
280921de
TR		 1076static const struct drm_display_mode panasonic_vvx10f004b00_mode = {
1077 .clock = 157200,
1078 .hdisplay = 1920,
1079 .hsync_start = 1920 + 154,
1080 .hsync_end = 1920 + 154 + 16,
1081 .htotal = 1920 + 154 + 16 + 32,
1082 .vdisplay = 1200,
1083 .vsync_start = 1200 + 17,
1084 .vsync_end = 1200 + 17 + 2,
1085 .vtotal = 1200 + 17 + 2 + 16,
1086 .vrefresh = 60,
1087};
1088
210fcd9d
TR		 1089static const struct panel_desc_dsi panasonic_vvx10f004b00 = {
1090 .desc = {
1091 .modes = &panasonic_vvx10f004b00_mode,
1092 .num_modes = 1,
d7a839cd 1093 .bpc = 8,
210fcd9d
TR		 1094 .size = {
1095 .width = 217,
1096 .height = 136,
1097 },
280921de 1098 },
5e4cc278
AC		 1099 .flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
1100 MIPI_DSI_CLOCK_NON_CONTINUOUS,
210fcd9d
TR		 1101 .format = MIPI_DSI_FMT_RGB888,
1102 .lanes = 4,
1103};
1104
1105static const struct of_device_id dsi_of_match[] = {
1106 {
712ac1ba
AC		 1107 .compatible = "lg,ld070wx3-sl01",
1108 .data = &lg_ld070wx3_sl01
1109 }, {
499ce85a
AC		 1110 .compatible = "lg,lh500wx1-sd03",
1111 .data = &lg_lh500wx1_sd03
1112 }, {
210fcd9d
TR		 1113 .compatible = "panasonic,vvx10f004b00",
1114 .data = &panasonic_vvx10f004b00
1115 }, {
1116 /* sentinel */
1117 }
1118};
1119MODULE_DEVICE_TABLE(of, dsi_of_match);
1120
1121static int panel_simple_dsi_probe(struct mipi_dsi_device *dsi)
1122{
1123 const struct panel_desc_dsi *desc;
1124 const struct of_device_id *id;
1125 int err;
1126
1127 id = of_match_node(dsi_of_match, dsi->dev.of_node);
1128 if (!id)
1129 return -ENODEV;
1130
1131 desc = id->data;
1132
1133 err = panel_simple_probe(&dsi->dev, &desc->desc);
1134 if (err < 0)
1135 return err;
1136
462658b8 1137 dsi->mode_flags = desc->flags;
210fcd9d
TR		 1138 dsi->format = desc->format;
1139 dsi->lanes = desc->lanes;
1140
1141 return mipi_dsi_attach(dsi);
1142}
1143
1144static int panel_simple_dsi_remove(struct mipi_dsi_device *dsi)
1145{
1146 int err;
1147
1148 err = mipi_dsi_detach(dsi);
1149 if (err < 0)
1150 dev_err(&dsi->dev, "failed to detach from DSI host: %d\n", err);
1151
1152 return panel_simple_remove(&dsi->dev);
1153}
1154
d02fd93e
TR		 1155static void panel_simple_dsi_shutdown(struct mipi_dsi_device *dsi)
1156{
1157 panel_simple_shutdown(&dsi->dev);
1158}
1159
210fcd9d
TR		 1160static struct mipi_dsi_driver panel_simple_dsi_driver = {
1161 .driver = {
1162 .name = "panel-simple-dsi",
210fcd9d
TR		 1163 .of_match_table = dsi_of_match,
1164 },
1165 .probe = panel_simple_dsi_probe,
1166 .remove = panel_simple_dsi_remove,
d02fd93e 1167 .shutdown = panel_simple_dsi_shutdown,
280921de
TR		 1168};
1169
1170static int __init panel_simple_init(void)
1171{
210fcd9d
TR		 1172 int err;
1173
1174 err = platform_driver_register(&panel_simple_platform_driver);
1175 if (err < 0)
1176 return err;
1177
1178 if (IS_ENABLED(CONFIG_DRM_MIPI_DSI)) {
1179 err = mipi_dsi_driver_register(&panel_simple_dsi_driver);
1180 if (err < 0)
1181 return err;
1182 }
1183
1184 return 0;
280921de
TR		 1185}
1186module_init(panel_simple_init);
1187
1188static void __exit panel_simple_exit(void)
1189{
210fcd9d
TR		 1190 if (IS_ENABLED(CONFIG_DRM_MIPI_DSI))
1191 mipi_dsi_driver_unregister(&panel_simple_dsi_driver);
1192
280921de
TR		 1193 platform_driver_unregister(&panel_simple_platform_driver);
1194}
1195module_exit(panel_simple_exit);
1196
1197MODULE_AUTHOR("Thierry Reding <treding@nvidia.com>");
1198MODULE_DESCRIPTION("DRM Driver for Simple Panels");
1199MODULE_LICENSE("GPL and additional rights");
Linux kernel - Deliverables
This page took 0.108292 seconds and 5 git commands to generate.