drm/ttm: flip the switch, and convert to dma_fence
[deliverable/linux.git] / drivers / gpu / drm / qxl / qxl_release.c
CommitLineData
f64122c1
DA
1/*
2 * Copyright 2011 Red Hat, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
21 */
22#include "qxl_drv.h"
23#include "qxl_object.h"
2f453ed4 24#include <trace/events/fence.h>
f64122c1
DA
25
26/*
27 * drawable cmd cache - allocate a bunch of VRAM pages, suballocate
28 * into 256 byte chunks for now - gives 16 cmds per page.
29 *
30 * use an ida to index into the chunks?
31 */
32/* manage releaseables */
33/* stack them 16 high for now -drawable object is 191 */
34#define RELEASE_SIZE 256
35#define RELEASES_PER_BO (4096 / RELEASE_SIZE)
36/* put an alloc/dealloc surface cmd into one bo and round up to 128 */
37#define SURFACE_RELEASE_SIZE 128
38#define SURFACE_RELEASES_PER_BO (4096 / SURFACE_RELEASE_SIZE)
39
40static const int release_size_per_bo[] = { RELEASE_SIZE, SURFACE_RELEASE_SIZE, RELEASE_SIZE };
41static const int releases_per_bo[] = { RELEASES_PER_BO, SURFACE_RELEASES_PER_BO, RELEASES_PER_BO };
8002db63 42
2f453ed4
ML
43static const char *qxl_get_driver_name(struct fence *fence)
44{
45 return "qxl";
46}
47
48static const char *qxl_get_timeline_name(struct fence *fence)
49{
50 return "release";
51}
52
53static bool qxl_nop_signaling(struct fence *fence)
54{
55 /* fences are always automatically signaled, so just pretend we did this.. */
56 return true;
57}
58
59static long qxl_fence_wait(struct fence *fence, bool intr, signed long timeout)
60{
61 struct qxl_device *qdev;
62 struct qxl_release *release;
63 int count = 0, sc = 0;
64 bool have_drawable_releases;
65 unsigned long cur, end = jiffies + timeout;
66
67 qdev = container_of(fence->lock, struct qxl_device, release_lock);
68 release = container_of(fence, struct qxl_release, base);
69 have_drawable_releases = release->type == QXL_RELEASE_DRAWABLE;
70
71retry:
72 sc++;
73
74 if (fence_is_signaled_locked(fence))
75 goto signaled;
76
77 qxl_io_notify_oom(qdev);
78
79 for (count = 0; count < 11; count++) {
80 if (!qxl_queue_garbage_collect(qdev, true))
81 break;
82
83 if (fence_is_signaled_locked(fence))
84 goto signaled;
85 }
86
87 if (fence_is_signaled_locked(fence))
88 goto signaled;
89
90 if (have_drawable_releases || sc < 4) {
91 if (sc > 2)
92 /* back off */
93 usleep_range(500, 1000);
94
95 if (time_after(jiffies, end))
96 return 0;
97
98 if (have_drawable_releases && sc > 300) {
99 FENCE_WARN(fence, "failed to wait on release %d "
100 "after spincount %d\n",
101 fence->context & ~0xf0000000, sc);
102 goto signaled;
103 }
104 goto retry;
105 }
106 /*
107 * yeah, original sync_obj_wait gave up after 3 spins when
108 * have_drawable_releases is not set.
109 */
110
111signaled:
112 cur = jiffies;
113 if (time_after(cur, end))
114 return 0;
115 return end - cur;
116}
117
118static const struct fence_ops qxl_fence_ops = {
119 .get_driver_name = qxl_get_driver_name,
120 .get_timeline_name = qxl_get_timeline_name,
121 .enable_signaling = qxl_nop_signaling,
122 .wait = qxl_fence_wait,
123};
124
8002db63 125static uint64_t
f64122c1
DA
126qxl_release_alloc(struct qxl_device *qdev, int type,
127 struct qxl_release **ret)
128{
129 struct qxl_release *release;
307b9c02 130 int handle;
f64122c1 131 size_t size = sizeof(*release);
f64122c1
DA
132
133 release = kmalloc(size, GFP_KERNEL);
134 if (!release) {
135 DRM_ERROR("Out of memory\n");
136 return 0;
137 }
2f453ed4 138 release->base.ops = NULL;
f64122c1 139 release->type = type;
f64122c1
DA
140 release->release_offset = 0;
141 release->surface_release_id = 0;
8002db63 142 INIT_LIST_HEAD(&release->bos);
307b9c02
DA
143
144 idr_preload(GFP_KERNEL);
f64122c1 145 spin_lock(&qdev->release_idr_lock);
2f453ed4
ML
146 handle = idr_alloc(&qdev->release_idr, release, 1, 0, GFP_NOWAIT);
147 release->base.seqno = ++qdev->release_seqno;
f64122c1 148 spin_unlock(&qdev->release_idr_lock);
307b9c02 149 idr_preload_end();
2f453ed4
ML
150 if (handle < 0) {
151 kfree(release);
152 *ret = NULL;
153 return handle;
154 }
307b9c02 155 *ret = release;
f64122c1
DA
156 QXL_INFO(qdev, "allocated release %lld\n", handle);
157 release->id = handle;
f64122c1
DA
158 return handle;
159}
160
2f453ed4
ML
161static void
162qxl_release_free_list(struct qxl_release *release)
163{
164 while (!list_empty(&release->bos)) {
165 struct ttm_validate_buffer *entry;
166
167 entry = container_of(release->bos.next,
168 struct ttm_validate_buffer, head);
169
170 list_del(&entry->head);
171 kfree(entry);
172 }
173}
174
f64122c1
DA
175void
176qxl_release_free(struct qxl_device *qdev,
177 struct qxl_release *release)
178{
8002db63
DA
179 QXL_INFO(qdev, "release %d, type %d\n", release->id,
180 release->type);
f64122c1
DA
181
182 if (release->surface_release_id)
183 qxl_surface_id_dealloc(qdev, release->surface_release_id);
184
f64122c1
DA
185 spin_lock(&qdev->release_idr_lock);
186 idr_remove(&qdev->release_idr, release->id);
187 spin_unlock(&qdev->release_idr_lock);
2f453ed4
ML
188
189 if (release->base.ops) {
190 WARN_ON(list_empty(&release->bos));
191 qxl_release_free_list(release);
192
193 fence_signal(&release->base);
194 fence_put(&release->base);
195 } else {
196 qxl_release_free_list(release);
197 kfree(release);
198 }
f64122c1
DA
199}
200
6d01f1f5
DA
201static int qxl_release_bo_alloc(struct qxl_device *qdev,
202 struct qxl_bo **bo)
f64122c1
DA
203{
204 int ret;
4f49ec92
DA
205 /* pin releases bo's they are too messy to evict */
206 ret = qxl_bo_create(qdev, PAGE_SIZE, false, true,
207 QXL_GEM_DOMAIN_VRAM, NULL,
f64122c1
DA
208 bo);
209 return ret;
210}
211
8002db63
DA
212int qxl_release_list_add(struct qxl_release *release, struct qxl_bo *bo)
213{
214 struct qxl_bo_list *entry;
215
216 list_for_each_entry(entry, &release->bos, tv.head) {
217 if (entry->tv.bo == &bo->tbo)
218 return 0;
219 }
220
221 entry = kmalloc(sizeof(struct qxl_bo_list), GFP_KERNEL);
222 if (!entry)
223 return -ENOMEM;
224
225 qxl_bo_ref(bo);
226 entry->tv.bo = &bo->tbo;
227 list_add_tail(&entry->tv.head, &release->bos);
228 return 0;
229}
230
231static int qxl_release_validate_bo(struct qxl_bo *bo)
f64122c1
DA
232{
233 int ret;
8002db63
DA
234
235 if (!bo->pin_count) {
236 qxl_ttm_placement_from_domain(bo, bo->type, false);
237 ret = ttm_bo_validate(&bo->tbo, &bo->placement,
238 true, false);
f64122c1
DA
239 if (ret)
240 return ret;
241 }
8002db63 242
2f453ed4
ML
243 ret = reservation_object_reserve_shared(bo->tbo.resv);
244 if (ret)
245 return ret;
246
8002db63
DA
247 /* allocate a surface for reserved + validated buffers */
248 ret = qxl_bo_check_id(bo->gem_base.dev->dev_private, bo);
249 if (ret)
250 return ret;
f64122c1
DA
251 return 0;
252}
253
8002db63 254int qxl_release_reserve_list(struct qxl_release *release, bool no_intr)
f64122c1 255{
8002db63
DA
256 int ret;
257 struct qxl_bo_list *entry;
258
259 /* if only one object on the release its the release itself
260 since these objects are pinned no need to reserve */
261 if (list_is_singular(&release->bos))
262 return 0;
263
58b4d720 264 ret = ttm_eu_reserve_buffers(&release->ticket, &release->bos, !no_intr);
8002db63
DA
265 if (ret)
266 return ret;
267
268 list_for_each_entry(entry, &release->bos, tv.head) {
269 struct qxl_bo *bo = to_qxl_bo(entry->tv.bo);
270
271 ret = qxl_release_validate_bo(bo);
272 if (ret) {
273 ttm_eu_backoff_reservation(&release->ticket, &release->bos);
274 return ret;
275 }
276 }
f64122c1
DA
277 return 0;
278}
279
8002db63 280void qxl_release_backoff_reserve_list(struct qxl_release *release)
f64122c1 281{
8002db63
DA
282 /* if only one object on the release its the release itself
283 since these objects are pinned no need to reserve */
284 if (list_is_singular(&release->bos))
285 return;
286
287 ttm_eu_backoff_reservation(&release->ticket, &release->bos);
f64122c1
DA
288}
289
8002db63 290
f64122c1
DA
291int qxl_alloc_surface_release_reserved(struct qxl_device *qdev,
292 enum qxl_surface_cmd_type surface_cmd_type,
293 struct qxl_release *create_rel,
294 struct qxl_release **release)
295{
f64122c1
DA
296 if (surface_cmd_type == QXL_SURFACE_CMD_DESTROY && create_rel) {
297 int idr_ret;
8002db63 298 struct qxl_bo_list *entry = list_first_entry(&create_rel->bos, struct qxl_bo_list, tv.head);
f64122c1
DA
299 struct qxl_bo *bo;
300 union qxl_release_info *info;
301
302 /* stash the release after the create command */
303 idr_ret = qxl_release_alloc(qdev, QXL_RELEASE_SURFACE_CMD, release);
2f453ed4
ML
304 if (idr_ret < 0)
305 return idr_ret;
8002db63 306 bo = qxl_bo_ref(to_qxl_bo(entry->tv.bo));
f64122c1
DA
307
308 (*release)->release_offset = create_rel->release_offset + 64;
309
8002db63 310 qxl_release_list_add(*release, bo);
f64122c1 311
f64122c1
DA
312 info = qxl_release_map(qdev, *release);
313 info->id = idr_ret;
314 qxl_release_unmap(qdev, *release, info);
315
f64122c1 316 qxl_bo_unref(&bo);
8002db63 317 return 0;
f64122c1
DA
318 }
319
320 return qxl_alloc_release_reserved(qdev, sizeof(struct qxl_surface_cmd),
321 QXL_RELEASE_SURFACE_CMD, release, NULL);
322}
323
324int qxl_alloc_release_reserved(struct qxl_device *qdev, unsigned long size,
325 int type, struct qxl_release **release,
326 struct qxl_bo **rbo)
327{
328 struct qxl_bo *bo;
329 int idr_ret;
8002db63 330 int ret = 0;
f64122c1
DA
331 union qxl_release_info *info;
332 int cur_idx;
333
334 if (type == QXL_RELEASE_DRAWABLE)
335 cur_idx = 0;
336 else if (type == QXL_RELEASE_SURFACE_CMD)
337 cur_idx = 1;
338 else if (type == QXL_RELEASE_CURSOR_CMD)
339 cur_idx = 2;
340 else {
341 DRM_ERROR("got illegal type: %d\n", type);
342 return -EINVAL;
343 }
344
345 idr_ret = qxl_release_alloc(qdev, type, release);
2f453ed4
ML
346 if (idr_ret < 0) {
347 if (rbo)
348 *rbo = NULL;
349 return idr_ret;
350 }
f64122c1
DA
351
352 mutex_lock(&qdev->release_mutex);
353 if (qdev->current_release_bo_offset[cur_idx] + 1 >= releases_per_bo[cur_idx]) {
354 qxl_bo_unref(&qdev->current_release_bo[cur_idx]);
355 qdev->current_release_bo_offset[cur_idx] = 0;
356 qdev->current_release_bo[cur_idx] = NULL;
357 }
358 if (!qdev->current_release_bo[cur_idx]) {
359 ret = qxl_release_bo_alloc(qdev, &qdev->current_release_bo[cur_idx]);
360 if (ret) {
361 mutex_unlock(&qdev->release_mutex);
362 return ret;
363 }
f64122c1
DA
364 }
365
366 bo = qxl_bo_ref(qdev->current_release_bo[cur_idx]);
367
368 (*release)->release_offset = qdev->current_release_bo_offset[cur_idx] * release_size_per_bo[cur_idx];
369 qdev->current_release_bo_offset[cur_idx]++;
370
371 if (rbo)
372 *rbo = bo;
373
f64122c1 374 mutex_unlock(&qdev->release_mutex);
8002db63
DA
375
376 qxl_release_list_add(*release, bo);
f64122c1
DA
377
378 info = qxl_release_map(qdev, *release);
379 info->id = idr_ret;
380 qxl_release_unmap(qdev, *release, info);
381
f64122c1
DA
382 qxl_bo_unref(&bo);
383 return ret;
384}
385
f64122c1
DA
386struct qxl_release *qxl_release_from_id_locked(struct qxl_device *qdev,
387 uint64_t id)
388{
389 struct qxl_release *release;
390
391 spin_lock(&qdev->release_idr_lock);
392 release = idr_find(&qdev->release_idr, id);
393 spin_unlock(&qdev->release_idr_lock);
394 if (!release) {
395 DRM_ERROR("failed to find id in release_idr\n");
396 return NULL;
397 }
8002db63 398
f64122c1
DA
399 return release;
400}
401
402union qxl_release_info *qxl_release_map(struct qxl_device *qdev,
403 struct qxl_release *release)
404{
405 void *ptr;
406 union qxl_release_info *info;
8002db63
DA
407 struct qxl_bo_list *entry = list_first_entry(&release->bos, struct qxl_bo_list, tv.head);
408 struct qxl_bo *bo = to_qxl_bo(entry->tv.bo);
f64122c1
DA
409
410 ptr = qxl_bo_kmap_atomic_page(qdev, bo, release->release_offset & PAGE_SIZE);
8002db63
DA
411 if (!ptr)
412 return NULL;
f64122c1
DA
413 info = ptr + (release->release_offset & ~PAGE_SIZE);
414 return info;
415}
416
417void qxl_release_unmap(struct qxl_device *qdev,
418 struct qxl_release *release,
419 union qxl_release_info *info)
420{
8002db63
DA
421 struct qxl_bo_list *entry = list_first_entry(&release->bos, struct qxl_bo_list, tv.head);
422 struct qxl_bo *bo = to_qxl_bo(entry->tv.bo);
f64122c1
DA
423 void *ptr;
424
425 ptr = ((void *)info) - (release->release_offset & ~PAGE_SIZE);
426 qxl_bo_kunmap_atomic_page(qdev, bo, ptr);
427}
8002db63
DA
428
429void qxl_release_fence_buffer_objects(struct qxl_release *release)
430{
8002db63
DA
431 struct ttm_buffer_object *bo;
432 struct ttm_bo_global *glob;
433 struct ttm_bo_device *bdev;
434 struct ttm_bo_driver *driver;
435 struct qxl_bo *qbo;
2f453ed4
ML
436 struct ttm_validate_buffer *entry;
437 struct qxl_device *qdev;
8002db63
DA
438
439 /* if only one object on the release its the release itself
440 since these objects are pinned no need to reserve */
441 if (list_is_singular(&release->bos))
442 return;
443
444 bo = list_first_entry(&release->bos, struct ttm_validate_buffer, head)->bo;
445 bdev = bo->bdev;
2f453ed4
ML
446 qdev = container_of(bdev, struct qxl_device, mman.bdev);
447
448 /*
449 * Since we never really allocated a context and we don't want to conflict,
450 * set the highest bits. This will break if we really allow exporting of dma-bufs.
451 */
452 fence_init(&release->base, &qxl_fence_ops, &qdev->release_lock,
453 release->id | 0xf0000000, release->base.seqno);
454 trace_fence_emit(&release->base);
455
8002db63
DA
456 driver = bdev->driver;
457 glob = bo->glob;
458
459 spin_lock(&glob->lru_lock);
2f453ed4
ML
460 /* acquire release_lock to protect bo->resv->fence and its contents */
461 spin_lock(&qdev->release_lock);
8002db63
DA
462
463 list_for_each_entry(entry, &release->bos, head) {
464 bo = entry->bo;
465 qbo = to_qxl_bo(bo);
466
2f453ed4 467 reservation_object_add_shared_fence(bo->resv, &release->base);
8002db63 468 ttm_bo_add_to_lru(bo);
c7523083 469 __ttm_bo_unreserve(bo);
8002db63 470 }
2f453ed4 471 spin_unlock(&qdev->release_lock);
8002db63
DA
472 spin_unlock(&glob->lru_lock);
473 ww_acquire_fini(&release->ticket);
474}
475
This page took 0.122045 seconds and 5 git commands to generate.