Commit | Line | Data |
---|---|---|
746c1aa4 DA |
1 | /* |
2 | * Copyright 2007-8 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice shall be included in | |
13 | * all copies or substantial portions of the Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
21 | * OTHER DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: Dave Airlie | |
24 | * Alex Deucher | |
8d1c702a | 25 | * Jerome Glisse |
746c1aa4 | 26 | */ |
760285e7 DH |
27 | #include <drm/drmP.h> |
28 | #include <drm/radeon_drm.h> | |
746c1aa4 DA |
29 | #include "radeon.h" |
30 | ||
31 | #include "atom.h" | |
32 | #include "atom-bits.h" | |
760285e7 | 33 | #include <drm/drm_dp_helper.h> |
746c1aa4 | 34 | |
f92a8b67 | 35 | /* move these to drm_dp_helper.c/h */ |
5801ead6 | 36 | #define DP_LINK_CONFIGURATION_SIZE 9 |
1a644cd4 | 37 | #define DP_DPCD_SIZE DP_RECEIVER_CAP_SIZE |
5801ead6 AD |
38 | |
39 | static char *voltage_names[] = { | |
40 | "0.4V", "0.6V", "0.8V", "1.2V" | |
41 | }; | |
42 | static char *pre_emph_names[] = { | |
43 | "0dB", "3.5dB", "6dB", "9.5dB" | |
44 | }; | |
f92a8b67 | 45 | |
224d94b1 AD |
46 | /***** radeon AUX functions *****/ |
47 | union aux_channel_transaction { | |
48 | PROCESS_AUX_CHANNEL_TRANSACTION_PS_ALLOCATION v1; | |
49 | PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2 v2; | |
f92a8b67 AD |
50 | }; |
51 | ||
224d94b1 AD |
52 | static int radeon_process_aux_ch(struct radeon_i2c_chan *chan, |
53 | u8 *send, int send_bytes, | |
54 | u8 *recv, int recv_size, | |
55 | u8 delay, u8 *ack) | |
56 | { | |
57 | struct drm_device *dev = chan->dev; | |
58 | struct radeon_device *rdev = dev->dev_private; | |
59 | union aux_channel_transaction args; | |
60 | int index = GetIndexIntoMasterTable(COMMAND, ProcessAuxChannelTransaction); | |
61 | unsigned char *base; | |
62 | int recv_bytes; | |
63 | ||
64 | memset(&args, 0, sizeof(args)); | |
f92a8b67 | 65 | |
97412a7a | 66 | base = (unsigned char *)(rdev->mode_info.atom_context->scratch + 1); |
224d94b1 AD |
67 | |
68 | memcpy(base, send, send_bytes); | |
69 | ||
97412a7a AD |
70 | args.v1.lpAuxRequest = 0 + 4; |
71 | args.v1.lpDataOut = 16 + 4; | |
224d94b1 AD |
72 | args.v1.ucDataOutLen = 0; |
73 | args.v1.ucChannelID = chan->rec.i2c_id; | |
74 | args.v1.ucDelay = delay / 10; | |
75 | if (ASIC_IS_DCE4(rdev)) | |
76 | args.v2.ucHPD_ID = chan->rec.hpd; | |
77 | ||
78 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
79 | ||
80 | *ack = args.v1.ucReplyStatus; | |
81 | ||
82 | /* timeout */ | |
83 | if (args.v1.ucReplyStatus == 1) { | |
84 | DRM_DEBUG_KMS("dp_aux_ch timeout\n"); | |
85 | return -ETIMEDOUT; | |
86 | } | |
87 | ||
88 | /* flags not zero */ | |
89 | if (args.v1.ucReplyStatus == 2) { | |
90 | DRM_DEBUG_KMS("dp_aux_ch flags not zero\n"); | |
91 | return -EBUSY; | |
92 | } | |
93 | ||
94 | /* error */ | |
95 | if (args.v1.ucReplyStatus == 3) { | |
96 | DRM_DEBUG_KMS("dp_aux_ch error\n"); | |
97 | return -EIO; | |
98 | } | |
99 | ||
100 | recv_bytes = args.v1.ucDataOutLen; | |
101 | if (recv_bytes > recv_size) | |
102 | recv_bytes = recv_size; | |
103 | ||
104 | if (recv && recv_size) | |
105 | memcpy(recv, base + 16, recv_bytes); | |
106 | ||
107 | return recv_bytes; | |
108 | } | |
109 | ||
110 | static int radeon_dp_aux_native_write(struct radeon_connector *radeon_connector, | |
111 | u16 address, u8 *send, u8 send_bytes, u8 delay) | |
f92a8b67 | 112 | { |
224d94b1 AD |
113 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; |
114 | int ret; | |
115 | u8 msg[20]; | |
116 | int msg_bytes = send_bytes + 4; | |
117 | u8 ack; | |
6375bda0 | 118 | unsigned retry; |
5801ead6 | 119 | |
224d94b1 AD |
120 | if (send_bytes > 16) |
121 | return -1; | |
5801ead6 | 122 | |
224d94b1 AD |
123 | msg[0] = address; |
124 | msg[1] = address >> 8; | |
125 | msg[2] = AUX_NATIVE_WRITE << 4; | |
126 | msg[3] = (msg_bytes << 4) | (send_bytes - 1); | |
127 | memcpy(&msg[4], send, send_bytes); | |
f92a8b67 | 128 | |
6375bda0 | 129 | for (retry = 0; retry < 4; retry++) { |
224d94b1 AD |
130 | ret = radeon_process_aux_ch(dig_connector->dp_i2c_bus, |
131 | msg, msg_bytes, NULL, 0, delay, &ack); | |
4f332844 AD |
132 | if (ret == -EBUSY) |
133 | continue; | |
134 | else if (ret < 0) | |
224d94b1 AD |
135 | return ret; |
136 | if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) | |
6375bda0 | 137 | return send_bytes; |
224d94b1 AD |
138 | else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER) |
139 | udelay(400); | |
140 | else | |
141 | return -EIO; | |
f92a8b67 AD |
142 | } |
143 | ||
6375bda0 | 144 | return -EIO; |
f92a8b67 AD |
145 | } |
146 | ||
224d94b1 AD |
147 | static int radeon_dp_aux_native_read(struct radeon_connector *radeon_connector, |
148 | u16 address, u8 *recv, int recv_bytes, u8 delay) | |
f92a8b67 | 149 | { |
224d94b1 AD |
150 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; |
151 | u8 msg[4]; | |
152 | int msg_bytes = 4; | |
153 | u8 ack; | |
154 | int ret; | |
6375bda0 | 155 | unsigned retry; |
5801ead6 | 156 | |
224d94b1 AD |
157 | msg[0] = address; |
158 | msg[1] = address >> 8; | |
159 | msg[2] = AUX_NATIVE_READ << 4; | |
160 | msg[3] = (msg_bytes << 4) | (recv_bytes - 1); | |
5801ead6 | 161 | |
6375bda0 | 162 | for (retry = 0; retry < 4; retry++) { |
224d94b1 AD |
163 | ret = radeon_process_aux_ch(dig_connector->dp_i2c_bus, |
164 | msg, msg_bytes, recv, recv_bytes, delay, &ack); | |
4f332844 AD |
165 | if (ret == -EBUSY) |
166 | continue; | |
167 | else if (ret < 0) | |
224d94b1 AD |
168 | return ret; |
169 | if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) | |
170 | return ret; | |
171 | else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER) | |
172 | udelay(400); | |
109bc10d AD |
173 | else if (ret == 0) |
174 | return -EPROTO; | |
224d94b1 AD |
175 | else |
176 | return -EIO; | |
177 | } | |
6375bda0 AD |
178 | |
179 | return -EIO; | |
224d94b1 | 180 | } |
f92a8b67 | 181 | |
224d94b1 AD |
182 | static void radeon_write_dpcd_reg(struct radeon_connector *radeon_connector, |
183 | u16 reg, u8 val) | |
184 | { | |
185 | radeon_dp_aux_native_write(radeon_connector, reg, &val, 1, 0); | |
186 | } | |
187 | ||
188 | static u8 radeon_read_dpcd_reg(struct radeon_connector *radeon_connector, | |
189 | u16 reg) | |
190 | { | |
191 | u8 val = 0; | |
192 | ||
193 | radeon_dp_aux_native_read(radeon_connector, reg, &val, 1, 0); | |
194 | ||
195 | return val; | |
196 | } | |
197 | ||
198 | int radeon_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode, | |
199 | u8 write_byte, u8 *read_byte) | |
200 | { | |
201 | struct i2c_algo_dp_aux_data *algo_data = adapter->algo_data; | |
202 | struct radeon_i2c_chan *auxch = (struct radeon_i2c_chan *)adapter; | |
203 | u16 address = algo_data->address; | |
204 | u8 msg[5]; | |
205 | u8 reply[2]; | |
206 | unsigned retry; | |
207 | int msg_bytes; | |
208 | int reply_bytes = 1; | |
209 | int ret; | |
210 | u8 ack; | |
211 | ||
212 | /* Set up the command byte */ | |
213 | if (mode & MODE_I2C_READ) | |
214 | msg[2] = AUX_I2C_READ << 4; | |
215 | else | |
216 | msg[2] = AUX_I2C_WRITE << 4; | |
217 | ||
218 | if (!(mode & MODE_I2C_STOP)) | |
219 | msg[2] |= AUX_I2C_MOT << 4; | |
220 | ||
221 | msg[0] = address; | |
222 | msg[1] = address >> 8; | |
223 | ||
224 | switch (mode) { | |
225 | case MODE_I2C_WRITE: | |
226 | msg_bytes = 5; | |
227 | msg[3] = msg_bytes << 4; | |
228 | msg[4] = write_byte; | |
229 | break; | |
230 | case MODE_I2C_READ: | |
231 | msg_bytes = 4; | |
232 | msg[3] = msg_bytes << 4; | |
233 | break; | |
f92a8b67 | 234 | default: |
224d94b1 AD |
235 | msg_bytes = 4; |
236 | msg[3] = 3 << 4; | |
f92a8b67 | 237 | break; |
f92a8b67 AD |
238 | } |
239 | ||
224d94b1 AD |
240 | for (retry = 0; retry < 4; retry++) { |
241 | ret = radeon_process_aux_ch(auxch, | |
242 | msg, msg_bytes, reply, reply_bytes, 0, &ack); | |
4f332844 AD |
243 | if (ret == -EBUSY) |
244 | continue; | |
245 | else if (ret < 0) { | |
224d94b1 AD |
246 | DRM_DEBUG_KMS("aux_ch failed %d\n", ret); |
247 | return ret; | |
248 | } | |
f92a8b67 | 249 | |
224d94b1 AD |
250 | switch (ack & AUX_NATIVE_REPLY_MASK) { |
251 | case AUX_NATIVE_REPLY_ACK: | |
252 | /* I2C-over-AUX Reply field is only valid | |
253 | * when paired with AUX ACK. | |
254 | */ | |
255 | break; | |
256 | case AUX_NATIVE_REPLY_NACK: | |
257 | DRM_DEBUG_KMS("aux_ch native nack\n"); | |
258 | return -EREMOTEIO; | |
259 | case AUX_NATIVE_REPLY_DEFER: | |
260 | DRM_DEBUG_KMS("aux_ch native defer\n"); | |
261 | udelay(400); | |
262 | continue; | |
263 | default: | |
264 | DRM_ERROR("aux_ch invalid native reply 0x%02x\n", ack); | |
265 | return -EREMOTEIO; | |
266 | } | |
5801ead6 | 267 | |
224d94b1 AD |
268 | switch (ack & AUX_I2C_REPLY_MASK) { |
269 | case AUX_I2C_REPLY_ACK: | |
270 | if (mode == MODE_I2C_READ) | |
271 | *read_byte = reply[0]; | |
272 | return ret; | |
273 | case AUX_I2C_REPLY_NACK: | |
274 | DRM_DEBUG_KMS("aux_i2c nack\n"); | |
275 | return -EREMOTEIO; | |
276 | case AUX_I2C_REPLY_DEFER: | |
277 | DRM_DEBUG_KMS("aux_i2c defer\n"); | |
278 | udelay(400); | |
279 | break; | |
280 | default: | |
281 | DRM_ERROR("aux_i2c invalid reply 0x%02x\n", ack); | |
282 | return -EREMOTEIO; | |
283 | } | |
284 | } | |
5801ead6 | 285 | |
091264f0 | 286 | DRM_DEBUG_KMS("aux i2c too many retries, giving up\n"); |
224d94b1 | 287 | return -EREMOTEIO; |
5801ead6 AD |
288 | } |
289 | ||
224d94b1 AD |
290 | /***** general DP utility functions *****/ |
291 | ||
5801ead6 | 292 | #define DP_VOLTAGE_MAX DP_TRAIN_VOLTAGE_SWING_1200 |
224d94b1 | 293 | #define DP_PRE_EMPHASIS_MAX DP_TRAIN_PRE_EMPHASIS_9_5 |
5801ead6 AD |
294 | |
295 | static void dp_get_adjust_train(u8 link_status[DP_LINK_STATUS_SIZE], | |
296 | int lane_count, | |
297 | u8 train_set[4]) | |
298 | { | |
299 | u8 v = 0; | |
300 | u8 p = 0; | |
301 | int lane; | |
302 | ||
303 | for (lane = 0; lane < lane_count; lane++) { | |
0f037bde DV |
304 | u8 this_v = drm_dp_get_adjust_request_voltage(link_status, lane); |
305 | u8 this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); | |
5801ead6 | 306 | |
d9fdaafb | 307 | DRM_DEBUG_KMS("requested signal parameters: lane %d voltage %s pre_emph %s\n", |
53c1e09f AD |
308 | lane, |
309 | voltage_names[this_v >> DP_TRAIN_VOLTAGE_SWING_SHIFT], | |
310 | pre_emph_names[this_p >> DP_TRAIN_PRE_EMPHASIS_SHIFT]); | |
5801ead6 AD |
311 | |
312 | if (this_v > v) | |
313 | v = this_v; | |
314 | if (this_p > p) | |
315 | p = this_p; | |
316 | } | |
317 | ||
318 | if (v >= DP_VOLTAGE_MAX) | |
224d94b1 | 319 | v |= DP_TRAIN_MAX_SWING_REACHED; |
5801ead6 | 320 | |
224d94b1 AD |
321 | if (p >= DP_PRE_EMPHASIS_MAX) |
322 | p |= DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; | |
5801ead6 | 323 | |
d9fdaafb | 324 | DRM_DEBUG_KMS("using signal parameters: voltage %s pre_emph %s\n", |
53c1e09f AD |
325 | voltage_names[(v & DP_TRAIN_VOLTAGE_SWING_MASK) >> DP_TRAIN_VOLTAGE_SWING_SHIFT], |
326 | pre_emph_names[(p & DP_TRAIN_PRE_EMPHASIS_MASK) >> DP_TRAIN_PRE_EMPHASIS_SHIFT]); | |
5801ead6 AD |
327 | |
328 | for (lane = 0; lane < 4; lane++) | |
329 | train_set[lane] = v | p; | |
330 | } | |
331 | ||
224d94b1 AD |
332 | /* convert bits per color to bits per pixel */ |
333 | /* get bpc from the EDID */ | |
334 | static int convert_bpc_to_bpp(int bpc) | |
746c1aa4 | 335 | { |
224d94b1 AD |
336 | if (bpc == 0) |
337 | return 24; | |
338 | else | |
339 | return bpc * 3; | |
340 | } | |
746c1aa4 | 341 | |
224d94b1 AD |
342 | /* get the max pix clock supported by the link rate and lane num */ |
343 | static int dp_get_max_dp_pix_clock(int link_rate, | |
344 | int lane_num, | |
345 | int bpp) | |
346 | { | |
347 | return (link_rate * lane_num * 8) / bpp; | |
348 | } | |
834b2904 | 349 | |
224d94b1 AD |
350 | static int dp_get_max_link_rate(u8 dpcd[DP_DPCD_SIZE]) |
351 | { | |
352 | switch (dpcd[DP_MAX_LINK_RATE]) { | |
353 | case DP_LINK_BW_1_62: | |
354 | default: | |
355 | return 162000; | |
356 | case DP_LINK_BW_2_7: | |
357 | return 270000; | |
358 | case DP_LINK_BW_5_4: | |
359 | return 540000; | |
834b2904 | 360 | } |
746c1aa4 DA |
361 | } |
362 | ||
224d94b1 | 363 | static u8 dp_get_max_lane_number(u8 dpcd[DP_DPCD_SIZE]) |
746c1aa4 | 364 | { |
224d94b1 AD |
365 | return dpcd[DP_MAX_LANE_COUNT] & DP_MAX_LANE_COUNT_MASK; |
366 | } | |
834b2904 | 367 | |
224d94b1 AD |
368 | static u8 dp_get_dp_link_rate_coded(int link_rate) |
369 | { | |
370 | switch (link_rate) { | |
371 | case 162000: | |
372 | default: | |
373 | return DP_LINK_BW_1_62; | |
374 | case 270000: | |
375 | return DP_LINK_BW_2_7; | |
376 | case 540000: | |
377 | return DP_LINK_BW_5_4; | |
378 | } | |
379 | } | |
746c1aa4 | 380 | |
224d94b1 | 381 | /***** radeon specific DP functions *****/ |
746c1aa4 | 382 | |
224d94b1 AD |
383 | /* First get the min lane# when low rate is used according to pixel clock |
384 | * (prefer low rate), second check max lane# supported by DP panel, | |
385 | * if the max lane# < low rate lane# then use max lane# instead. | |
386 | */ | |
387 | static int radeon_dp_get_dp_lane_number(struct drm_connector *connector, | |
388 | u8 dpcd[DP_DPCD_SIZE], | |
389 | int pix_clock) | |
390 | { | |
eccea792 | 391 | int bpp = convert_bpc_to_bpp(radeon_get_monitor_bpc(connector)); |
224d94b1 AD |
392 | int max_link_rate = dp_get_max_link_rate(dpcd); |
393 | int max_lane_num = dp_get_max_lane_number(dpcd); | |
394 | int lane_num; | |
395 | int max_dp_pix_clock; | |
396 | ||
397 | for (lane_num = 1; lane_num < max_lane_num; lane_num <<= 1) { | |
398 | max_dp_pix_clock = dp_get_max_dp_pix_clock(max_link_rate, lane_num, bpp); | |
399 | if (pix_clock <= max_dp_pix_clock) | |
400 | break; | |
834b2904 | 401 | } |
746c1aa4 | 402 | |
224d94b1 | 403 | return lane_num; |
746c1aa4 DA |
404 | } |
405 | ||
224d94b1 AD |
406 | static int radeon_dp_get_dp_link_clock(struct drm_connector *connector, |
407 | u8 dpcd[DP_DPCD_SIZE], | |
408 | int pix_clock) | |
746c1aa4 | 409 | { |
eccea792 | 410 | int bpp = convert_bpc_to_bpp(radeon_get_monitor_bpc(connector)); |
224d94b1 AD |
411 | int lane_num, max_pix_clock; |
412 | ||
fdca78c3 AD |
413 | if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) == |
414 | ENCODER_OBJECT_ID_NUTMEG) | |
224d94b1 AD |
415 | return 270000; |
416 | ||
417 | lane_num = radeon_dp_get_dp_lane_number(connector, dpcd, pix_clock); | |
418 | max_pix_clock = dp_get_max_dp_pix_clock(162000, lane_num, bpp); | |
419 | if (pix_clock <= max_pix_clock) | |
420 | return 162000; | |
421 | max_pix_clock = dp_get_max_dp_pix_clock(270000, lane_num, bpp); | |
422 | if (pix_clock <= max_pix_clock) | |
423 | return 270000; | |
424 | if (radeon_connector_is_dp12_capable(connector)) { | |
425 | max_pix_clock = dp_get_max_dp_pix_clock(540000, lane_num, bpp); | |
426 | if (pix_clock <= max_pix_clock) | |
427 | return 540000; | |
834b2904 | 428 | } |
224d94b1 AD |
429 | |
430 | return dp_get_max_link_rate(dpcd); | |
746c1aa4 DA |
431 | } |
432 | ||
834b2904 AD |
433 | static u8 radeon_dp_encoder_service(struct radeon_device *rdev, |
434 | int action, int dp_clock, | |
224d94b1 | 435 | u8 ucconfig, u8 lane_num) |
5801ead6 AD |
436 | { |
437 | DP_ENCODER_SERVICE_PARAMETERS args; | |
438 | int index = GetIndexIntoMasterTable(COMMAND, DPEncoderService); | |
439 | ||
440 | memset(&args, 0, sizeof(args)); | |
441 | args.ucLinkClock = dp_clock / 10; | |
442 | args.ucConfig = ucconfig; | |
443 | args.ucAction = action; | |
444 | args.ucLaneNum = lane_num; | |
445 | args.ucStatus = 0; | |
446 | ||
447 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
448 | return args.ucStatus; | |
449 | } | |
450 | ||
451 | u8 radeon_dp_getsinktype(struct radeon_connector *radeon_connector) | |
452 | { | |
453 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; | |
454 | struct drm_device *dev = radeon_connector->base.dev; | |
455 | struct radeon_device *rdev = dev->dev_private; | |
456 | ||
457 | return radeon_dp_encoder_service(rdev, ATOM_DP_ACTION_GET_SINK_TYPE, 0, | |
458 | dig_connector->dp_i2c_bus->rec.i2c_id, 0); | |
459 | } | |
460 | ||
40c5d876 AJ |
461 | static void radeon_dp_probe_oui(struct radeon_connector *radeon_connector) |
462 | { | |
463 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; | |
464 | u8 buf[3]; | |
465 | ||
466 | if (!(dig_connector->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT)) | |
467 | return; | |
468 | ||
469 | if (radeon_dp_aux_native_read(radeon_connector, DP_SINK_OUI, buf, 3, 0)) | |
470 | DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n", | |
471 | buf[0], buf[1], buf[2]); | |
472 | ||
473 | if (radeon_dp_aux_native_read(radeon_connector, DP_BRANCH_OUI, buf, 3, 0)) | |
474 | DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n", | |
475 | buf[0], buf[1], buf[2]); | |
476 | } | |
477 | ||
9fa05c98 | 478 | bool radeon_dp_getdpcd(struct radeon_connector *radeon_connector) |
746c1aa4 | 479 | { |
5801ead6 | 480 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; |
1a644cd4 | 481 | u8 msg[DP_DPCD_SIZE]; |
224d94b1 | 482 | int ret, i; |
746c1aa4 | 483 | |
1a644cd4 DV |
484 | ret = radeon_dp_aux_native_read(radeon_connector, DP_DPCD_REV, msg, |
485 | DP_DPCD_SIZE, 0); | |
834b2904 | 486 | if (ret > 0) { |
1a644cd4 | 487 | memcpy(dig_connector->dpcd, msg, DP_DPCD_SIZE); |
224d94b1 | 488 | DRM_DEBUG_KMS("DPCD: "); |
1a644cd4 | 489 | for (i = 0; i < DP_DPCD_SIZE; i++) |
224d94b1 AD |
490 | DRM_DEBUG_KMS("%02x ", msg[i]); |
491 | DRM_DEBUG_KMS("\n"); | |
40c5d876 AJ |
492 | |
493 | radeon_dp_probe_oui(radeon_connector); | |
494 | ||
9fa05c98 | 495 | return true; |
746c1aa4 | 496 | } |
5801ead6 | 497 | dig_connector->dpcd[0] = 0; |
9fa05c98 | 498 | return false; |
746c1aa4 DA |
499 | } |
500 | ||
386d4d75 AD |
501 | int radeon_dp_get_panel_mode(struct drm_encoder *encoder, |
502 | struct drm_connector *connector) | |
224d94b1 AD |
503 | { |
504 | struct drm_device *dev = encoder->dev; | |
505 | struct radeon_device *rdev = dev->dev_private; | |
00dfb8df | 506 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
224d94b1 | 507 | int panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE; |
0ceb996c AD |
508 | u16 dp_bridge = radeon_connector_encoder_get_dp_bridge_encoder_id(connector); |
509 | u8 tmp; | |
224d94b1 AD |
510 | |
511 | if (!ASIC_IS_DCE4(rdev)) | |
386d4d75 | 512 | return panel_mode; |
224d94b1 | 513 | |
0ceb996c AD |
514 | if (dp_bridge != ENCODER_OBJECT_ID_NONE) { |
515 | /* DP bridge chips */ | |
516 | tmp = radeon_read_dpcd_reg(radeon_connector, DP_EDP_CONFIGURATION_CAP); | |
517 | if (tmp & 1) | |
518 | panel_mode = DP_PANEL_MODE_INTERNAL_DP2_MODE; | |
519 | else if ((dp_bridge == ENCODER_OBJECT_ID_NUTMEG) || | |
520 | (dp_bridge == ENCODER_OBJECT_ID_TRAVIS)) | |
304a4840 AD |
521 | panel_mode = DP_PANEL_MODE_INTERNAL_DP1_MODE; |
522 | else | |
0ceb996c | 523 | panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE; |
304a4840 | 524 | } else if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) { |
0ceb996c AD |
525 | /* eDP */ |
526 | tmp = radeon_read_dpcd_reg(radeon_connector, DP_EDP_CONFIGURATION_CAP); | |
00dfb8df AD |
527 | if (tmp & 1) |
528 | panel_mode = DP_PANEL_MODE_INTERNAL_DP2_MODE; | |
529 | } | |
224d94b1 | 530 | |
386d4d75 | 531 | return panel_mode; |
224d94b1 AD |
532 | } |
533 | ||
5801ead6 | 534 | void radeon_dp_set_link_config(struct drm_connector *connector, |
e811f5ae | 535 | const struct drm_display_mode *mode) |
5801ead6 | 536 | { |
224d94b1 | 537 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
5801ead6 AD |
538 | struct radeon_connector_atom_dig *dig_connector; |
539 | ||
5801ead6 AD |
540 | if (!radeon_connector->con_priv) |
541 | return; | |
542 | dig_connector = radeon_connector->con_priv; | |
543 | ||
224d94b1 AD |
544 | if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || |
545 | (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) { | |
546 | dig_connector->dp_clock = | |
547 | radeon_dp_get_dp_link_clock(connector, dig_connector->dpcd, mode->clock); | |
548 | dig_connector->dp_lane_count = | |
549 | radeon_dp_get_dp_lane_number(connector, dig_connector->dpcd, mode->clock); | |
550 | } | |
5801ead6 AD |
551 | } |
552 | ||
224d94b1 | 553 | int radeon_dp_mode_valid_helper(struct drm_connector *connector, |
5801ead6 AD |
554 | struct drm_display_mode *mode) |
555 | { | |
224d94b1 AD |
556 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
557 | struct radeon_connector_atom_dig *dig_connector; | |
558 | int dp_clock; | |
5801ead6 | 559 | |
224d94b1 AD |
560 | if (!radeon_connector->con_priv) |
561 | return MODE_CLOCK_HIGH; | |
562 | dig_connector = radeon_connector->con_priv; | |
563 | ||
564 | dp_clock = | |
565 | radeon_dp_get_dp_link_clock(connector, dig_connector->dpcd, mode->clock); | |
566 | ||
567 | if ((dp_clock == 540000) && | |
568 | (!radeon_connector_is_dp12_capable(connector))) | |
569 | return MODE_CLOCK_HIGH; | |
570 | ||
571 | return MODE_OK; | |
5801ead6 AD |
572 | } |
573 | ||
224d94b1 AD |
574 | static bool radeon_dp_get_link_status(struct radeon_connector *radeon_connector, |
575 | u8 link_status[DP_LINK_STATUS_SIZE]) | |
746c1aa4 DA |
576 | { |
577 | int ret; | |
834b2904 AD |
578 | ret = radeon_dp_aux_native_read(radeon_connector, DP_LANE0_1_STATUS, |
579 | link_status, DP_LINK_STATUS_SIZE, 100); | |
580 | if (ret <= 0) { | |
746c1aa4 DA |
581 | return false; |
582 | } | |
583 | ||
9a6a4b47 | 584 | DRM_DEBUG_KMS("link status %*ph\n", 6, link_status); |
746c1aa4 DA |
585 | return true; |
586 | } | |
587 | ||
d5811e87 AD |
588 | bool radeon_dp_needs_link_train(struct radeon_connector *radeon_connector) |
589 | { | |
590 | u8 link_status[DP_LINK_STATUS_SIZE]; | |
591 | struct radeon_connector_atom_dig *dig = radeon_connector->con_priv; | |
592 | ||
593 | if (!radeon_dp_get_link_status(radeon_connector, link_status)) | |
594 | return false; | |
1ffdff13 | 595 | if (drm_dp_channel_eq_ok(link_status, dig->dp_lane_count)) |
d5811e87 AD |
596 | return false; |
597 | return true; | |
598 | } | |
599 | ||
224d94b1 AD |
600 | struct radeon_dp_link_train_info { |
601 | struct radeon_device *rdev; | |
602 | struct drm_encoder *encoder; | |
603 | struct drm_connector *connector; | |
604 | struct radeon_connector *radeon_connector; | |
605 | int enc_id; | |
606 | int dp_clock; | |
607 | int dp_lane_count; | |
224d94b1 | 608 | bool tp3_supported; |
1a644cd4 | 609 | u8 dpcd[DP_RECEIVER_CAP_SIZE]; |
224d94b1 AD |
610 | u8 train_set[4]; |
611 | u8 link_status[DP_LINK_STATUS_SIZE]; | |
612 | u8 tries; | |
5a96a899 | 613 | bool use_dpencoder; |
224d94b1 | 614 | }; |
5801ead6 | 615 | |
224d94b1 | 616 | static void radeon_dp_update_vs_emph(struct radeon_dp_link_train_info *dp_info) |
5801ead6 | 617 | { |
224d94b1 AD |
618 | /* set the initial vs/emph on the source */ |
619 | atombios_dig_transmitter_setup(dp_info->encoder, | |
620 | ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH, | |
621 | 0, dp_info->train_set[0]); /* sets all lanes at once */ | |
622 | ||
623 | /* set the vs/emph on the sink */ | |
624 | radeon_dp_aux_native_write(dp_info->radeon_connector, DP_TRAINING_LANE0_SET, | |
625 | dp_info->train_set, dp_info->dp_lane_count, 0); | |
5801ead6 AD |
626 | } |
627 | ||
224d94b1 | 628 | static void radeon_dp_set_tp(struct radeon_dp_link_train_info *dp_info, int tp) |
746c1aa4 | 629 | { |
224d94b1 | 630 | int rtp = 0; |
746c1aa4 | 631 | |
224d94b1 | 632 | /* set training pattern on the source */ |
5a96a899 | 633 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) { |
224d94b1 AD |
634 | switch (tp) { |
635 | case DP_TRAINING_PATTERN_1: | |
636 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1; | |
637 | break; | |
638 | case DP_TRAINING_PATTERN_2: | |
639 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2; | |
640 | break; | |
641 | case DP_TRAINING_PATTERN_3: | |
642 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3; | |
643 | break; | |
644 | } | |
645 | atombios_dig_encoder_setup(dp_info->encoder, rtp, 0); | |
646 | } else { | |
647 | switch (tp) { | |
648 | case DP_TRAINING_PATTERN_1: | |
649 | rtp = 0; | |
650 | break; | |
651 | case DP_TRAINING_PATTERN_2: | |
652 | rtp = 1; | |
653 | break; | |
654 | } | |
655 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_PATTERN_SEL, | |
656 | dp_info->dp_clock, dp_info->enc_id, rtp); | |
657 | } | |
746c1aa4 | 658 | |
224d94b1 AD |
659 | /* enable training pattern on the sink */ |
660 | radeon_write_dpcd_reg(dp_info->radeon_connector, DP_TRAINING_PATTERN_SET, tp); | |
746c1aa4 DA |
661 | } |
662 | ||
224d94b1 | 663 | static int radeon_dp_link_train_init(struct radeon_dp_link_train_info *dp_info) |
5801ead6 | 664 | { |
386d4d75 AD |
665 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(dp_info->encoder); |
666 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
224d94b1 | 667 | u8 tmp; |
5801ead6 | 668 | |
224d94b1 AD |
669 | /* power up the sink */ |
670 | if (dp_info->dpcd[0] >= 0x11) | |
671 | radeon_write_dpcd_reg(dp_info->radeon_connector, | |
672 | DP_SET_POWER, DP_SET_POWER_D0); | |
673 | ||
674 | /* possibly enable downspread on the sink */ | |
675 | if (dp_info->dpcd[3] & 0x1) | |
676 | radeon_write_dpcd_reg(dp_info->radeon_connector, | |
677 | DP_DOWNSPREAD_CTRL, DP_SPREAD_AMP_0_5); | |
678 | else | |
679 | radeon_write_dpcd_reg(dp_info->radeon_connector, | |
680 | DP_DOWNSPREAD_CTRL, 0); | |
5801ead6 | 681 | |
386d4d75 AD |
682 | if ((dp_info->connector->connector_type == DRM_MODE_CONNECTOR_eDP) && |
683 | (dig->panel_mode == DP_PANEL_MODE_INTERNAL_DP2_MODE)) { | |
684 | radeon_write_dpcd_reg(dp_info->radeon_connector, DP_EDP_CONFIGURATION_SET, 1); | |
685 | } | |
5801ead6 | 686 | |
224d94b1 AD |
687 | /* set the lane count on the sink */ |
688 | tmp = dp_info->dp_lane_count; | |
abc8113f DA |
689 | if (dp_info->dpcd[DP_DPCD_REV] >= 0x11 && |
690 | dp_info->dpcd[DP_MAX_LANE_COUNT] & DP_ENHANCED_FRAME_CAP) | |
224d94b1 AD |
691 | tmp |= DP_LANE_COUNT_ENHANCED_FRAME_EN; |
692 | radeon_write_dpcd_reg(dp_info->radeon_connector, DP_LANE_COUNT_SET, tmp); | |
5801ead6 | 693 | |
224d94b1 AD |
694 | /* set the link rate on the sink */ |
695 | tmp = dp_get_dp_link_rate_coded(dp_info->dp_clock); | |
696 | radeon_write_dpcd_reg(dp_info->radeon_connector, DP_LINK_BW_SET, tmp); | |
5801ead6 | 697 | |
224d94b1 | 698 | /* start training on the source */ |
5a96a899 | 699 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) |
224d94b1 AD |
700 | atombios_dig_encoder_setup(dp_info->encoder, |
701 | ATOM_ENCODER_CMD_DP_LINK_TRAINING_START, 0); | |
5801ead6 | 702 | else |
224d94b1 AD |
703 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_START, |
704 | dp_info->dp_clock, dp_info->enc_id, 0); | |
5801ead6 | 705 | |
5801ead6 | 706 | /* disable the training pattern on the sink */ |
224d94b1 AD |
707 | radeon_write_dpcd_reg(dp_info->radeon_connector, |
708 | DP_TRAINING_PATTERN_SET, | |
709 | DP_TRAINING_PATTERN_DISABLE); | |
710 | ||
711 | return 0; | |
712 | } | |
5801ead6 | 713 | |
224d94b1 AD |
714 | static int radeon_dp_link_train_finish(struct radeon_dp_link_train_info *dp_info) |
715 | { | |
5801ead6 | 716 | udelay(400); |
5801ead6 | 717 | |
224d94b1 AD |
718 | /* disable the training pattern on the sink */ |
719 | radeon_write_dpcd_reg(dp_info->radeon_connector, | |
720 | DP_TRAINING_PATTERN_SET, | |
721 | DP_TRAINING_PATTERN_DISABLE); | |
722 | ||
723 | /* disable the training pattern on the source */ | |
5a96a899 | 724 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) |
224d94b1 AD |
725 | atombios_dig_encoder_setup(dp_info->encoder, |
726 | ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE, 0); | |
727 | else | |
728 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_COMPLETE, | |
729 | dp_info->dp_clock, dp_info->enc_id, 0); | |
730 | ||
731 | return 0; | |
732 | } | |
733 | ||
734 | static int radeon_dp_link_train_cr(struct radeon_dp_link_train_info *dp_info) | |
735 | { | |
736 | bool clock_recovery; | |
737 | u8 voltage; | |
738 | int i; | |
739 | ||
740 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_1); | |
741 | memset(dp_info->train_set, 0, 4); | |
742 | radeon_dp_update_vs_emph(dp_info); | |
743 | ||
744 | udelay(400); | |
5fbfce7f | 745 | |
5801ead6 AD |
746 | /* clock recovery loop */ |
747 | clock_recovery = false; | |
224d94b1 | 748 | dp_info->tries = 0; |
5801ead6 | 749 | voltage = 0xff; |
224d94b1 | 750 | while (1) { |
1a644cd4 | 751 | drm_dp_link_train_clock_recovery_delay(dp_info->dpcd); |
224d94b1 | 752 | |
8d1c702a JG |
753 | if (!radeon_dp_get_link_status(dp_info->radeon_connector, dp_info->link_status)) { |
754 | DRM_ERROR("displayport link status failed\n"); | |
5801ead6 | 755 | break; |
8d1c702a | 756 | } |
5801ead6 | 757 | |
01916270 | 758 | if (drm_dp_clock_recovery_ok(dp_info->link_status, dp_info->dp_lane_count)) { |
5801ead6 AD |
759 | clock_recovery = true; |
760 | break; | |
761 | } | |
762 | ||
224d94b1 AD |
763 | for (i = 0; i < dp_info->dp_lane_count; i++) { |
764 | if ((dp_info->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) | |
5801ead6 AD |
765 | break; |
766 | } | |
224d94b1 | 767 | if (i == dp_info->dp_lane_count) { |
5801ead6 AD |
768 | DRM_ERROR("clock recovery reached max voltage\n"); |
769 | break; | |
770 | } | |
771 | ||
224d94b1 AD |
772 | if ((dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) { |
773 | ++dp_info->tries; | |
774 | if (dp_info->tries == 5) { | |
5801ead6 AD |
775 | DRM_ERROR("clock recovery tried 5 times\n"); |
776 | break; | |
777 | } | |
778 | } else | |
224d94b1 | 779 | dp_info->tries = 0; |
5801ead6 | 780 | |
224d94b1 | 781 | voltage = dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; |
5801ead6 AD |
782 | |
783 | /* Compute new train_set as requested by sink */ | |
224d94b1 AD |
784 | dp_get_adjust_train(dp_info->link_status, dp_info->dp_lane_count, dp_info->train_set); |
785 | ||
786 | radeon_dp_update_vs_emph(dp_info); | |
5801ead6 | 787 | } |
224d94b1 | 788 | if (!clock_recovery) { |
5801ead6 | 789 | DRM_ERROR("clock recovery failed\n"); |
224d94b1 AD |
790 | return -1; |
791 | } else { | |
d9fdaafb | 792 | DRM_DEBUG_KMS("clock recovery at voltage %d pre-emphasis %d\n", |
224d94b1 AD |
793 | dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, |
794 | (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) >> | |
53c1e09f | 795 | DP_TRAIN_PRE_EMPHASIS_SHIFT); |
224d94b1 AD |
796 | return 0; |
797 | } | |
798 | } | |
5801ead6 | 799 | |
224d94b1 AD |
800 | static int radeon_dp_link_train_ce(struct radeon_dp_link_train_info *dp_info) |
801 | { | |
802 | bool channel_eq; | |
5801ead6 | 803 | |
224d94b1 AD |
804 | if (dp_info->tp3_supported) |
805 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_3); | |
bcc1c2a1 | 806 | else |
224d94b1 | 807 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_2); |
5801ead6 AD |
808 | |
809 | /* channel equalization loop */ | |
224d94b1 | 810 | dp_info->tries = 0; |
5801ead6 | 811 | channel_eq = false; |
224d94b1 | 812 | while (1) { |
1a644cd4 | 813 | drm_dp_link_train_channel_eq_delay(dp_info->dpcd); |
224d94b1 | 814 | |
8d1c702a JG |
815 | if (!radeon_dp_get_link_status(dp_info->radeon_connector, dp_info->link_status)) { |
816 | DRM_ERROR("displayport link status failed\n"); | |
5801ead6 | 817 | break; |
8d1c702a | 818 | } |
5801ead6 | 819 | |
1ffdff13 | 820 | if (drm_dp_channel_eq_ok(dp_info->link_status, dp_info->dp_lane_count)) { |
5801ead6 AD |
821 | channel_eq = true; |
822 | break; | |
823 | } | |
824 | ||
825 | /* Try 5 times */ | |
224d94b1 | 826 | if (dp_info->tries > 5) { |
5801ead6 AD |
827 | DRM_ERROR("channel eq failed: 5 tries\n"); |
828 | break; | |
829 | } | |
830 | ||
831 | /* Compute new train_set as requested by sink */ | |
224d94b1 | 832 | dp_get_adjust_train(dp_info->link_status, dp_info->dp_lane_count, dp_info->train_set); |
5801ead6 | 833 | |
224d94b1 AD |
834 | radeon_dp_update_vs_emph(dp_info); |
835 | dp_info->tries++; | |
5801ead6 AD |
836 | } |
837 | ||
224d94b1 | 838 | if (!channel_eq) { |
5801ead6 | 839 | DRM_ERROR("channel eq failed\n"); |
224d94b1 AD |
840 | return -1; |
841 | } else { | |
d9fdaafb | 842 | DRM_DEBUG_KMS("channel eq at voltage %d pre-emphasis %d\n", |
224d94b1 AD |
843 | dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, |
844 | (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) | |
53c1e09f | 845 | >> DP_TRAIN_PRE_EMPHASIS_SHIFT); |
224d94b1 AD |
846 | return 0; |
847 | } | |
5801ead6 AD |
848 | } |
849 | ||
224d94b1 AD |
850 | void radeon_dp_link_train(struct drm_encoder *encoder, |
851 | struct drm_connector *connector) | |
746c1aa4 | 852 | { |
224d94b1 AD |
853 | struct drm_device *dev = encoder->dev; |
854 | struct radeon_device *rdev = dev->dev_private; | |
855 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
856 | struct radeon_encoder_atom_dig *dig; | |
857 | struct radeon_connector *radeon_connector; | |
858 | struct radeon_connector_atom_dig *dig_connector; | |
859 | struct radeon_dp_link_train_info dp_info; | |
5a96a899 JG |
860 | int index; |
861 | u8 tmp, frev, crev; | |
746c1aa4 | 862 | |
224d94b1 AD |
863 | if (!radeon_encoder->enc_priv) |
864 | return; | |
865 | dig = radeon_encoder->enc_priv; | |
746c1aa4 | 866 | |
224d94b1 AD |
867 | radeon_connector = to_radeon_connector(connector); |
868 | if (!radeon_connector->con_priv) | |
869 | return; | |
870 | dig_connector = radeon_connector->con_priv; | |
834b2904 | 871 | |
224d94b1 AD |
872 | if ((dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_DISPLAYPORT) && |
873 | (dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_eDP)) | |
874 | return; | |
746c1aa4 | 875 | |
5a96a899 JG |
876 | /* DPEncoderService newer than 1.1 can't program properly the |
877 | * training pattern. When facing such version use the | |
878 | * DIGXEncoderControl (X== 1 | 2) | |
879 | */ | |
880 | dp_info.use_dpencoder = true; | |
881 | index = GetIndexIntoMasterTable(COMMAND, DPEncoderService); | |
882 | if (atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) { | |
883 | if (crev > 1) { | |
884 | dp_info.use_dpencoder = false; | |
885 | } | |
886 | } | |
887 | ||
224d94b1 AD |
888 | dp_info.enc_id = 0; |
889 | if (dig->dig_encoder) | |
890 | dp_info.enc_id |= ATOM_DP_CONFIG_DIG2_ENCODER; | |
891 | else | |
892 | dp_info.enc_id |= ATOM_DP_CONFIG_DIG1_ENCODER; | |
893 | if (dig->linkb) | |
894 | dp_info.enc_id |= ATOM_DP_CONFIG_LINK_B; | |
895 | else | |
896 | dp_info.enc_id |= ATOM_DP_CONFIG_LINK_A; | |
834b2904 | 897 | |
224d94b1 AD |
898 | tmp = radeon_read_dpcd_reg(radeon_connector, DP_MAX_LANE_COUNT); |
899 | if (ASIC_IS_DCE5(rdev) && (tmp & DP_TPS3_SUPPORTED)) | |
900 | dp_info.tp3_supported = true; | |
901 | else | |
902 | dp_info.tp3_supported = false; | |
903 | ||
1a644cd4 | 904 | memcpy(dp_info.dpcd, dig_connector->dpcd, DP_RECEIVER_CAP_SIZE); |
224d94b1 AD |
905 | dp_info.rdev = rdev; |
906 | dp_info.encoder = encoder; | |
907 | dp_info.connector = connector; | |
908 | dp_info.radeon_connector = radeon_connector; | |
909 | dp_info.dp_lane_count = dig_connector->dp_lane_count; | |
910 | dp_info.dp_clock = dig_connector->dp_clock; | |
911 | ||
912 | if (radeon_dp_link_train_init(&dp_info)) | |
913 | goto done; | |
914 | if (radeon_dp_link_train_cr(&dp_info)) | |
915 | goto done; | |
916 | if (radeon_dp_link_train_ce(&dp_info)) | |
917 | goto done; | |
918 | done: | |
919 | if (radeon_dp_link_train_finish(&dp_info)) | |
920 | return; | |
746c1aa4 | 921 | } |