Commit | Line | Data |
---|---|---|
bcc1c2a1 AD |
1 | /* |
2 | * Copyright 2010 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Alex Deucher | |
23 | */ | |
24 | #include <linux/firmware.h> | |
25 | #include <linux/platform_device.h> | |
5a0e3ad6 | 26 | #include <linux/slab.h> |
760285e7 | 27 | #include <drm/drmP.h> |
bcc1c2a1 | 28 | #include "radeon.h" |
e6990375 | 29 | #include "radeon_asic.h" |
760285e7 | 30 | #include <drm/radeon_drm.h> |
0fcdb61e | 31 | #include "evergreend.h" |
bcc1c2a1 AD |
32 | #include "atom.h" |
33 | #include "avivod.h" | |
34 | #include "evergreen_reg.h" | |
2281a378 | 35 | #include "evergreen_blit_shaders.h" |
bcc1c2a1 | 36 | |
fe251e2f AD |
37 | #define EVERGREEN_PFP_UCODE_SIZE 1120 |
38 | #define EVERGREEN_PM4_UCODE_SIZE 1376 | |
39 | ||
4a15903d AD |
40 | static const u32 crtc_offsets[6] = |
41 | { | |
42 | EVERGREEN_CRTC0_REGISTER_OFFSET, | |
43 | EVERGREEN_CRTC1_REGISTER_OFFSET, | |
44 | EVERGREEN_CRTC2_REGISTER_OFFSET, | |
45 | EVERGREEN_CRTC3_REGISTER_OFFSET, | |
46 | EVERGREEN_CRTC4_REGISTER_OFFSET, | |
47 | EVERGREEN_CRTC5_REGISTER_OFFSET | |
48 | }; | |
49 | ||
bcc1c2a1 AD |
50 | static void evergreen_gpu_init(struct radeon_device *rdev); |
51 | void evergreen_fini(struct radeon_device *rdev); | |
b07759bf | 52 | void evergreen_pcie_gen2_enable(struct radeon_device *rdev); |
1b37078b AD |
53 | extern void cayman_cp_int_cntl_setup(struct radeon_device *rdev, |
54 | int ring, u32 cp_int_cntl); | |
bcc1c2a1 | 55 | |
285484e2 JG |
56 | void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw, |
57 | unsigned *bankh, unsigned *mtaspect, | |
58 | unsigned *tile_split) | |
59 | { | |
60 | *bankw = (tiling_flags >> RADEON_TILING_EG_BANKW_SHIFT) & RADEON_TILING_EG_BANKW_MASK; | |
61 | *bankh = (tiling_flags >> RADEON_TILING_EG_BANKH_SHIFT) & RADEON_TILING_EG_BANKH_MASK; | |
62 | *mtaspect = (tiling_flags >> RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT) & RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK; | |
63 | *tile_split = (tiling_flags >> RADEON_TILING_EG_TILE_SPLIT_SHIFT) & RADEON_TILING_EG_TILE_SPLIT_MASK; | |
64 | switch (*bankw) { | |
65 | default: | |
66 | case 1: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_1; break; | |
67 | case 2: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_2; break; | |
68 | case 4: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_4; break; | |
69 | case 8: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_8; break; | |
70 | } | |
71 | switch (*bankh) { | |
72 | default: | |
73 | case 1: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_1; break; | |
74 | case 2: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_2; break; | |
75 | case 4: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_4; break; | |
76 | case 8: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_8; break; | |
77 | } | |
78 | switch (*mtaspect) { | |
79 | default: | |
80 | case 1: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1; break; | |
81 | case 2: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2; break; | |
82 | case 4: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4; break; | |
83 | case 8: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8; break; | |
84 | } | |
85 | } | |
86 | ||
d054ac16 AD |
87 | void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev) |
88 | { | |
89 | u16 ctl, v; | |
32195aec | 90 | int err; |
d054ac16 | 91 | |
32195aec | 92 | err = pcie_capability_read_word(rdev->pdev, PCI_EXP_DEVCTL, &ctl); |
d054ac16 AD |
93 | if (err) |
94 | return; | |
95 | ||
96 | v = (ctl & PCI_EXP_DEVCTL_READRQ) >> 12; | |
97 | ||
98 | /* if bios or OS sets MAX_READ_REQUEST_SIZE to an invalid value, fix it | |
99 | * to avoid hangs or perfomance issues | |
100 | */ | |
101 | if ((v == 0) || (v == 6) || (v == 7)) { | |
102 | ctl &= ~PCI_EXP_DEVCTL_READRQ; | |
103 | ctl |= (2 << 12); | |
32195aec | 104 | pcie_capability_write_word(rdev->pdev, PCI_EXP_DEVCTL, ctl); |
d054ac16 AD |
105 | } |
106 | } | |
107 | ||
377edc8b AD |
108 | /** |
109 | * dce4_wait_for_vblank - vblank wait asic callback. | |
110 | * | |
111 | * @rdev: radeon_device pointer | |
112 | * @crtc: crtc to wait for vblank on | |
113 | * | |
114 | * Wait for vblank on the requested crtc (evergreen+). | |
115 | */ | |
3ae19b75 AD |
116 | void dce4_wait_for_vblank(struct radeon_device *rdev, int crtc) |
117 | { | |
3ae19b75 AD |
118 | int i; |
119 | ||
4a15903d AD |
120 | if (crtc >= rdev->num_crtc) |
121 | return; | |
122 | ||
123 | if (RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[crtc]) & EVERGREEN_CRTC_MASTER_EN) { | |
3ae19b75 | 124 | for (i = 0; i < rdev->usec_timeout; i++) { |
4a15903d | 125 | if (!(RREG32(EVERGREEN_CRTC_STATUS + crtc_offsets[crtc]) & EVERGREEN_CRTC_V_BLANK)) |
3ae19b75 AD |
126 | break; |
127 | udelay(1); | |
128 | } | |
129 | for (i = 0; i < rdev->usec_timeout; i++) { | |
4a15903d | 130 | if (RREG32(EVERGREEN_CRTC_STATUS + crtc_offsets[crtc]) & EVERGREEN_CRTC_V_BLANK) |
3ae19b75 AD |
131 | break; |
132 | udelay(1); | |
133 | } | |
134 | } | |
135 | } | |
136 | ||
377edc8b AD |
137 | /** |
138 | * radeon_irq_kms_pflip_irq_get - pre-pageflip callback. | |
139 | * | |
140 | * @rdev: radeon_device pointer | |
141 | * @crtc: crtc to prepare for pageflip on | |
142 | * | |
143 | * Pre-pageflip callback (evergreen+). | |
144 | * Enables the pageflip irq (vblank irq). | |
145 | */ | |
6f34be50 AD |
146 | void evergreen_pre_page_flip(struct radeon_device *rdev, int crtc) |
147 | { | |
6f34be50 AD |
148 | /* enable the pflip int */ |
149 | radeon_irq_kms_pflip_irq_get(rdev, crtc); | |
150 | } | |
151 | ||
377edc8b AD |
152 | /** |
153 | * evergreen_post_page_flip - pos-pageflip callback. | |
154 | * | |
155 | * @rdev: radeon_device pointer | |
156 | * @crtc: crtc to cleanup pageflip on | |
157 | * | |
158 | * Post-pageflip callback (evergreen+). | |
159 | * Disables the pageflip irq (vblank irq). | |
160 | */ | |
6f34be50 AD |
161 | void evergreen_post_page_flip(struct radeon_device *rdev, int crtc) |
162 | { | |
163 | /* disable the pflip int */ | |
164 | radeon_irq_kms_pflip_irq_put(rdev, crtc); | |
165 | } | |
166 | ||
377edc8b AD |
167 | /** |
168 | * evergreen_page_flip - pageflip callback. | |
169 | * | |
170 | * @rdev: radeon_device pointer | |
171 | * @crtc_id: crtc to cleanup pageflip on | |
172 | * @crtc_base: new address of the crtc (GPU MC address) | |
173 | * | |
174 | * Does the actual pageflip (evergreen+). | |
175 | * During vblank we take the crtc lock and wait for the update_pending | |
176 | * bit to go high, when it does, we release the lock, and allow the | |
177 | * double buffered update to take place. | |
178 | * Returns the current update pending status. | |
179 | */ | |
6f34be50 AD |
180 | u32 evergreen_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base) |
181 | { | |
182 | struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id]; | |
183 | u32 tmp = RREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc->crtc_offset); | |
f6496479 | 184 | int i; |
6f34be50 AD |
185 | |
186 | /* Lock the graphics update lock */ | |
187 | tmp |= EVERGREEN_GRPH_UPDATE_LOCK; | |
188 | WREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc->crtc_offset, tmp); | |
189 | ||
190 | /* update the scanout addresses */ | |
191 | WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset, | |
192 | upper_32_bits(crtc_base)); | |
193 | WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset, | |
194 | (u32)crtc_base); | |
195 | ||
196 | WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset, | |
197 | upper_32_bits(crtc_base)); | |
198 | WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset, | |
199 | (u32)crtc_base); | |
200 | ||
201 | /* Wait for update_pending to go high. */ | |
f6496479 AD |
202 | for (i = 0; i < rdev->usec_timeout; i++) { |
203 | if (RREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc->crtc_offset) & EVERGREEN_GRPH_SURFACE_UPDATE_PENDING) | |
204 | break; | |
205 | udelay(1); | |
206 | } | |
6f34be50 AD |
207 | DRM_DEBUG("Update pending now high. Unlocking vupdate_lock.\n"); |
208 | ||
209 | /* Unlock the lock, so double-buffering can take place inside vblank */ | |
210 | tmp &= ~EVERGREEN_GRPH_UPDATE_LOCK; | |
211 | WREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc->crtc_offset, tmp); | |
212 | ||
213 | /* Return current update_pending status: */ | |
214 | return RREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc->crtc_offset) & EVERGREEN_GRPH_SURFACE_UPDATE_PENDING; | |
215 | } | |
216 | ||
21a8122a | 217 | /* get temperature in millidegrees */ |
20d391d7 | 218 | int evergreen_get_temp(struct radeon_device *rdev) |
21a8122a | 219 | { |
1c88d74f AD |
220 | u32 temp, toffset; |
221 | int actual_temp = 0; | |
67b3f823 AD |
222 | |
223 | if (rdev->family == CHIP_JUNIPER) { | |
224 | toffset = (RREG32(CG_THERMAL_CTRL) & TOFFSET_MASK) >> | |
225 | TOFFSET_SHIFT; | |
226 | temp = (RREG32(CG_TS0_STATUS) & TS0_ADC_DOUT_MASK) >> | |
227 | TS0_ADC_DOUT_SHIFT; | |
228 | ||
229 | if (toffset & 0x100) | |
230 | actual_temp = temp / 2 - (0x200 - toffset); | |
231 | else | |
232 | actual_temp = temp / 2 + toffset; | |
233 | ||
234 | actual_temp = actual_temp * 1000; | |
235 | ||
236 | } else { | |
237 | temp = (RREG32(CG_MULT_THERMAL_STATUS) & ASIC_T_MASK) >> | |
238 | ASIC_T_SHIFT; | |
239 | ||
240 | if (temp & 0x400) | |
241 | actual_temp = -256; | |
242 | else if (temp & 0x200) | |
243 | actual_temp = 255; | |
244 | else if (temp & 0x100) { | |
245 | actual_temp = temp & 0x1ff; | |
246 | actual_temp |= ~0x1ff; | |
247 | } else | |
248 | actual_temp = temp & 0xff; | |
249 | ||
250 | actual_temp = (actual_temp * 1000) / 2; | |
251 | } | |
21a8122a | 252 | |
67b3f823 | 253 | return actual_temp; |
21a8122a AD |
254 | } |
255 | ||
20d391d7 | 256 | int sumo_get_temp(struct radeon_device *rdev) |
e33df25f AD |
257 | { |
258 | u32 temp = RREG32(CG_THERMAL_STATUS) & 0xff; | |
20d391d7 | 259 | int actual_temp = temp - 49; |
e33df25f AD |
260 | |
261 | return actual_temp * 1000; | |
262 | } | |
263 | ||
377edc8b AD |
264 | /** |
265 | * sumo_pm_init_profile - Initialize power profiles callback. | |
266 | * | |
267 | * @rdev: radeon_device pointer | |
268 | * | |
269 | * Initialize the power states used in profile mode | |
270 | * (sumo, trinity, SI). | |
271 | * Used for profile mode only. | |
272 | */ | |
a4c9e2ee AD |
273 | void sumo_pm_init_profile(struct radeon_device *rdev) |
274 | { | |
275 | int idx; | |
276 | ||
277 | /* default */ | |
278 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev->pm.default_power_state_index; | |
279 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
280 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0; | |
281 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0; | |
282 | ||
283 | /* low,mid sh/mh */ | |
284 | if (rdev->flags & RADEON_IS_MOBILITY) | |
285 | idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 0); | |
286 | else | |
287 | idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0); | |
288 | ||
289 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = idx; | |
290 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = idx; | |
291 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0; | |
292 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0; | |
293 | ||
294 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = idx; | |
295 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = idx; | |
296 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0; | |
297 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0; | |
298 | ||
299 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = idx; | |
300 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = idx; | |
301 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0; | |
302 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0; | |
303 | ||
304 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = idx; | |
305 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = idx; | |
306 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0; | |
307 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0; | |
308 | ||
309 | /* high sh/mh */ | |
310 | idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0); | |
311 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = idx; | |
312 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = idx; | |
313 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0; | |
314 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = | |
315 | rdev->pm.power_state[idx].num_clock_modes - 1; | |
316 | ||
317 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = idx; | |
318 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = idx; | |
319 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0; | |
320 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = | |
321 | rdev->pm.power_state[idx].num_clock_modes - 1; | |
322 | } | |
323 | ||
27810fb2 AD |
324 | /** |
325 | * btc_pm_init_profile - Initialize power profiles callback. | |
326 | * | |
327 | * @rdev: radeon_device pointer | |
328 | * | |
329 | * Initialize the power states used in profile mode | |
330 | * (BTC, cayman). | |
331 | * Used for profile mode only. | |
332 | */ | |
333 | void btc_pm_init_profile(struct radeon_device *rdev) | |
334 | { | |
335 | int idx; | |
336 | ||
337 | /* default */ | |
338 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev->pm.default_power_state_index; | |
339 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
340 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0; | |
341 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 2; | |
342 | /* starting with BTC, there is one state that is used for both | |
343 | * MH and SH. Difference is that we always use the high clock index for | |
344 | * mclk. | |
345 | */ | |
346 | if (rdev->flags & RADEON_IS_MOBILITY) | |
347 | idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 0); | |
348 | else | |
349 | idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0); | |
350 | /* low sh */ | |
351 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = idx; | |
352 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = idx; | |
353 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0; | |
354 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0; | |
355 | /* mid sh */ | |
356 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = idx; | |
357 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = idx; | |
358 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0; | |
359 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 1; | |
360 | /* high sh */ | |
361 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = idx; | |
362 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = idx; | |
363 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0; | |
364 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 2; | |
365 | /* low mh */ | |
366 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = idx; | |
367 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = idx; | |
368 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0; | |
369 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0; | |
370 | /* mid mh */ | |
371 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = idx; | |
372 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = idx; | |
373 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0; | |
374 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 1; | |
375 | /* high mh */ | |
376 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = idx; | |
377 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = idx; | |
378 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0; | |
379 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 2; | |
380 | } | |
381 | ||
377edc8b AD |
382 | /** |
383 | * evergreen_pm_misc - set additional pm hw parameters callback. | |
384 | * | |
385 | * @rdev: radeon_device pointer | |
386 | * | |
387 | * Set non-clock parameters associated with a power state | |
388 | * (voltage, etc.) (evergreen+). | |
389 | */ | |
49e02b73 AD |
390 | void evergreen_pm_misc(struct radeon_device *rdev) |
391 | { | |
a081a9d6 RM |
392 | int req_ps_idx = rdev->pm.requested_power_state_index; |
393 | int req_cm_idx = rdev->pm.requested_clock_mode_index; | |
394 | struct radeon_power_state *ps = &rdev->pm.power_state[req_ps_idx]; | |
395 | struct radeon_voltage *voltage = &ps->clock_info[req_cm_idx].voltage; | |
49e02b73 | 396 | |
2feea49a | 397 | if (voltage->type == VOLTAGE_SW) { |
a377e187 AD |
398 | /* 0xff01 is a flag rather then an actual voltage */ |
399 | if (voltage->voltage == 0xff01) | |
400 | return; | |
2feea49a | 401 | if (voltage->voltage && (voltage->voltage != rdev->pm.current_vddc)) { |
8a83ec5e | 402 | radeon_atom_set_voltage(rdev, voltage->voltage, SET_VOLTAGE_TYPE_ASIC_VDDC); |
4d60173f | 403 | rdev->pm.current_vddc = voltage->voltage; |
2feea49a AD |
404 | DRM_DEBUG("Setting: vddc: %d\n", voltage->voltage); |
405 | } | |
a377e187 AD |
406 | /* 0xff01 is a flag rather then an actual voltage */ |
407 | if (voltage->vddci == 0xff01) | |
408 | return; | |
2feea49a AD |
409 | if (voltage->vddci && (voltage->vddci != rdev->pm.current_vddci)) { |
410 | radeon_atom_set_voltage(rdev, voltage->vddci, SET_VOLTAGE_TYPE_ASIC_VDDCI); | |
411 | rdev->pm.current_vddci = voltage->vddci; | |
412 | DRM_DEBUG("Setting: vddci: %d\n", voltage->vddci); | |
4d60173f AD |
413 | } |
414 | } | |
49e02b73 AD |
415 | } |
416 | ||
377edc8b AD |
417 | /** |
418 | * evergreen_pm_prepare - pre-power state change callback. | |
419 | * | |
420 | * @rdev: radeon_device pointer | |
421 | * | |
422 | * Prepare for a power state change (evergreen+). | |
423 | */ | |
49e02b73 AD |
424 | void evergreen_pm_prepare(struct radeon_device *rdev) |
425 | { | |
426 | struct drm_device *ddev = rdev->ddev; | |
427 | struct drm_crtc *crtc; | |
428 | struct radeon_crtc *radeon_crtc; | |
429 | u32 tmp; | |
430 | ||
431 | /* disable any active CRTCs */ | |
432 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { | |
433 | radeon_crtc = to_radeon_crtc(crtc); | |
434 | if (radeon_crtc->enabled) { | |
435 | tmp = RREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc->crtc_offset); | |
436 | tmp |= EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE; | |
437 | WREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); | |
438 | } | |
439 | } | |
440 | } | |
441 | ||
377edc8b AD |
442 | /** |
443 | * evergreen_pm_finish - post-power state change callback. | |
444 | * | |
445 | * @rdev: radeon_device pointer | |
446 | * | |
447 | * Clean up after a power state change (evergreen+). | |
448 | */ | |
49e02b73 AD |
449 | void evergreen_pm_finish(struct radeon_device *rdev) |
450 | { | |
451 | struct drm_device *ddev = rdev->ddev; | |
452 | struct drm_crtc *crtc; | |
453 | struct radeon_crtc *radeon_crtc; | |
454 | u32 tmp; | |
455 | ||
456 | /* enable any active CRTCs */ | |
457 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { | |
458 | radeon_crtc = to_radeon_crtc(crtc); | |
459 | if (radeon_crtc->enabled) { | |
460 | tmp = RREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc->crtc_offset); | |
461 | tmp &= ~EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE; | |
462 | WREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); | |
463 | } | |
464 | } | |
465 | } | |
466 | ||
377edc8b AD |
467 | /** |
468 | * evergreen_hpd_sense - hpd sense callback. | |
469 | * | |
470 | * @rdev: radeon_device pointer | |
471 | * @hpd: hpd (hotplug detect) pin | |
472 | * | |
473 | * Checks if a digital monitor is connected (evergreen+). | |
474 | * Returns true if connected, false if not connected. | |
475 | */ | |
bcc1c2a1 AD |
476 | bool evergreen_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd) |
477 | { | |
478 | bool connected = false; | |
0ca2ab52 AD |
479 | |
480 | switch (hpd) { | |
481 | case RADEON_HPD_1: | |
482 | if (RREG32(DC_HPD1_INT_STATUS) & DC_HPDx_SENSE) | |
483 | connected = true; | |
484 | break; | |
485 | case RADEON_HPD_2: | |
486 | if (RREG32(DC_HPD2_INT_STATUS) & DC_HPDx_SENSE) | |
487 | connected = true; | |
488 | break; | |
489 | case RADEON_HPD_3: | |
490 | if (RREG32(DC_HPD3_INT_STATUS) & DC_HPDx_SENSE) | |
491 | connected = true; | |
492 | break; | |
493 | case RADEON_HPD_4: | |
494 | if (RREG32(DC_HPD4_INT_STATUS) & DC_HPDx_SENSE) | |
495 | connected = true; | |
496 | break; | |
497 | case RADEON_HPD_5: | |
498 | if (RREG32(DC_HPD5_INT_STATUS) & DC_HPDx_SENSE) | |
499 | connected = true; | |
500 | break; | |
501 | case RADEON_HPD_6: | |
502 | if (RREG32(DC_HPD6_INT_STATUS) & DC_HPDx_SENSE) | |
503 | connected = true; | |
504 | break; | |
505 | default: | |
506 | break; | |
507 | } | |
508 | ||
bcc1c2a1 AD |
509 | return connected; |
510 | } | |
511 | ||
377edc8b AD |
512 | /** |
513 | * evergreen_hpd_set_polarity - hpd set polarity callback. | |
514 | * | |
515 | * @rdev: radeon_device pointer | |
516 | * @hpd: hpd (hotplug detect) pin | |
517 | * | |
518 | * Set the polarity of the hpd pin (evergreen+). | |
519 | */ | |
bcc1c2a1 AD |
520 | void evergreen_hpd_set_polarity(struct radeon_device *rdev, |
521 | enum radeon_hpd_id hpd) | |
522 | { | |
0ca2ab52 AD |
523 | u32 tmp; |
524 | bool connected = evergreen_hpd_sense(rdev, hpd); | |
525 | ||
526 | switch (hpd) { | |
527 | case RADEON_HPD_1: | |
528 | tmp = RREG32(DC_HPD1_INT_CONTROL); | |
529 | if (connected) | |
530 | tmp &= ~DC_HPDx_INT_POLARITY; | |
531 | else | |
532 | tmp |= DC_HPDx_INT_POLARITY; | |
533 | WREG32(DC_HPD1_INT_CONTROL, tmp); | |
534 | break; | |
535 | case RADEON_HPD_2: | |
536 | tmp = RREG32(DC_HPD2_INT_CONTROL); | |
537 | if (connected) | |
538 | tmp &= ~DC_HPDx_INT_POLARITY; | |
539 | else | |
540 | tmp |= DC_HPDx_INT_POLARITY; | |
541 | WREG32(DC_HPD2_INT_CONTROL, tmp); | |
542 | break; | |
543 | case RADEON_HPD_3: | |
544 | tmp = RREG32(DC_HPD3_INT_CONTROL); | |
545 | if (connected) | |
546 | tmp &= ~DC_HPDx_INT_POLARITY; | |
547 | else | |
548 | tmp |= DC_HPDx_INT_POLARITY; | |
549 | WREG32(DC_HPD3_INT_CONTROL, tmp); | |
550 | break; | |
551 | case RADEON_HPD_4: | |
552 | tmp = RREG32(DC_HPD4_INT_CONTROL); | |
553 | if (connected) | |
554 | tmp &= ~DC_HPDx_INT_POLARITY; | |
555 | else | |
556 | tmp |= DC_HPDx_INT_POLARITY; | |
557 | WREG32(DC_HPD4_INT_CONTROL, tmp); | |
558 | break; | |
559 | case RADEON_HPD_5: | |
560 | tmp = RREG32(DC_HPD5_INT_CONTROL); | |
561 | if (connected) | |
562 | tmp &= ~DC_HPDx_INT_POLARITY; | |
563 | else | |
564 | tmp |= DC_HPDx_INT_POLARITY; | |
565 | WREG32(DC_HPD5_INT_CONTROL, tmp); | |
566 | break; | |
567 | case RADEON_HPD_6: | |
568 | tmp = RREG32(DC_HPD6_INT_CONTROL); | |
569 | if (connected) | |
570 | tmp &= ~DC_HPDx_INT_POLARITY; | |
571 | else | |
572 | tmp |= DC_HPDx_INT_POLARITY; | |
573 | WREG32(DC_HPD6_INT_CONTROL, tmp); | |
574 | break; | |
575 | default: | |
576 | break; | |
577 | } | |
bcc1c2a1 AD |
578 | } |
579 | ||
377edc8b AD |
580 | /** |
581 | * evergreen_hpd_init - hpd setup callback. | |
582 | * | |
583 | * @rdev: radeon_device pointer | |
584 | * | |
585 | * Setup the hpd pins used by the card (evergreen+). | |
586 | * Enable the pin, set the polarity, and enable the hpd interrupts. | |
587 | */ | |
bcc1c2a1 AD |
588 | void evergreen_hpd_init(struct radeon_device *rdev) |
589 | { | |
0ca2ab52 AD |
590 | struct drm_device *dev = rdev->ddev; |
591 | struct drm_connector *connector; | |
fb98257a | 592 | unsigned enabled = 0; |
0ca2ab52 AD |
593 | u32 tmp = DC_HPDx_CONNECTION_TIMER(0x9c4) | |
594 | DC_HPDx_RX_INT_TIMER(0xfa) | DC_HPDx_EN; | |
bcc1c2a1 | 595 | |
0ca2ab52 AD |
596 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
597 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
598 | switch (radeon_connector->hpd.hpd) { | |
599 | case RADEON_HPD_1: | |
600 | WREG32(DC_HPD1_CONTROL, tmp); | |
0ca2ab52 AD |
601 | break; |
602 | case RADEON_HPD_2: | |
603 | WREG32(DC_HPD2_CONTROL, tmp); | |
0ca2ab52 AD |
604 | break; |
605 | case RADEON_HPD_3: | |
606 | WREG32(DC_HPD3_CONTROL, tmp); | |
0ca2ab52 AD |
607 | break; |
608 | case RADEON_HPD_4: | |
609 | WREG32(DC_HPD4_CONTROL, tmp); | |
0ca2ab52 AD |
610 | break; |
611 | case RADEON_HPD_5: | |
612 | WREG32(DC_HPD5_CONTROL, tmp); | |
0ca2ab52 AD |
613 | break; |
614 | case RADEON_HPD_6: | |
615 | WREG32(DC_HPD6_CONTROL, tmp); | |
0ca2ab52 AD |
616 | break; |
617 | default: | |
618 | break; | |
619 | } | |
64912e99 | 620 | radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd); |
fb98257a | 621 | enabled |= 1 << radeon_connector->hpd.hpd; |
0ca2ab52 | 622 | } |
fb98257a | 623 | radeon_irq_kms_enable_hpd(rdev, enabled); |
bcc1c2a1 AD |
624 | } |
625 | ||
377edc8b AD |
626 | /** |
627 | * evergreen_hpd_fini - hpd tear down callback. | |
628 | * | |
629 | * @rdev: radeon_device pointer | |
630 | * | |
631 | * Tear down the hpd pins used by the card (evergreen+). | |
632 | * Disable the hpd interrupts. | |
633 | */ | |
0ca2ab52 | 634 | void evergreen_hpd_fini(struct radeon_device *rdev) |
bcc1c2a1 | 635 | { |
0ca2ab52 AD |
636 | struct drm_device *dev = rdev->ddev; |
637 | struct drm_connector *connector; | |
fb98257a | 638 | unsigned disabled = 0; |
0ca2ab52 AD |
639 | |
640 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
641 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
642 | switch (radeon_connector->hpd.hpd) { | |
643 | case RADEON_HPD_1: | |
644 | WREG32(DC_HPD1_CONTROL, 0); | |
0ca2ab52 AD |
645 | break; |
646 | case RADEON_HPD_2: | |
647 | WREG32(DC_HPD2_CONTROL, 0); | |
0ca2ab52 AD |
648 | break; |
649 | case RADEON_HPD_3: | |
650 | WREG32(DC_HPD3_CONTROL, 0); | |
0ca2ab52 AD |
651 | break; |
652 | case RADEON_HPD_4: | |
653 | WREG32(DC_HPD4_CONTROL, 0); | |
0ca2ab52 AD |
654 | break; |
655 | case RADEON_HPD_5: | |
656 | WREG32(DC_HPD5_CONTROL, 0); | |
0ca2ab52 AD |
657 | break; |
658 | case RADEON_HPD_6: | |
659 | WREG32(DC_HPD6_CONTROL, 0); | |
0ca2ab52 AD |
660 | break; |
661 | default: | |
662 | break; | |
663 | } | |
fb98257a | 664 | disabled |= 1 << radeon_connector->hpd.hpd; |
0ca2ab52 | 665 | } |
fb98257a | 666 | radeon_irq_kms_disable_hpd(rdev, disabled); |
bcc1c2a1 AD |
667 | } |
668 | ||
f9d9c362 AD |
669 | /* watermark setup */ |
670 | ||
671 | static u32 evergreen_line_buffer_adjust(struct radeon_device *rdev, | |
672 | struct radeon_crtc *radeon_crtc, | |
673 | struct drm_display_mode *mode, | |
674 | struct drm_display_mode *other_mode) | |
675 | { | |
12dfc843 | 676 | u32 tmp; |
f9d9c362 AD |
677 | /* |
678 | * Line Buffer Setup | |
679 | * There are 3 line buffers, each one shared by 2 display controllers. | |
680 | * DC_LB_MEMORY_SPLIT controls how that line buffer is shared between | |
681 | * the display controllers. The paritioning is done via one of four | |
682 | * preset allocations specified in bits 2:0: | |
683 | * first display controller | |
684 | * 0 - first half of lb (3840 * 2) | |
685 | * 1 - first 3/4 of lb (5760 * 2) | |
12dfc843 | 686 | * 2 - whole lb (7680 * 2), other crtc must be disabled |
f9d9c362 AD |
687 | * 3 - first 1/4 of lb (1920 * 2) |
688 | * second display controller | |
689 | * 4 - second half of lb (3840 * 2) | |
690 | * 5 - second 3/4 of lb (5760 * 2) | |
12dfc843 | 691 | * 6 - whole lb (7680 * 2), other crtc must be disabled |
f9d9c362 AD |
692 | * 7 - last 1/4 of lb (1920 * 2) |
693 | */ | |
12dfc843 AD |
694 | /* this can get tricky if we have two large displays on a paired group |
695 | * of crtcs. Ideally for multiple large displays we'd assign them to | |
696 | * non-linked crtcs for maximum line buffer allocation. | |
697 | */ | |
698 | if (radeon_crtc->base.enabled && mode) { | |
699 | if (other_mode) | |
f9d9c362 | 700 | tmp = 0; /* 1/2 */ |
12dfc843 AD |
701 | else |
702 | tmp = 2; /* whole */ | |
703 | } else | |
704 | tmp = 0; | |
f9d9c362 AD |
705 | |
706 | /* second controller of the pair uses second half of the lb */ | |
707 | if (radeon_crtc->crtc_id % 2) | |
708 | tmp += 4; | |
709 | WREG32(DC_LB_MEMORY_SPLIT + radeon_crtc->crtc_offset, tmp); | |
710 | ||
12dfc843 AD |
711 | if (radeon_crtc->base.enabled && mode) { |
712 | switch (tmp) { | |
713 | case 0: | |
714 | case 4: | |
715 | default: | |
716 | if (ASIC_IS_DCE5(rdev)) | |
717 | return 4096 * 2; | |
718 | else | |
719 | return 3840 * 2; | |
720 | case 1: | |
721 | case 5: | |
722 | if (ASIC_IS_DCE5(rdev)) | |
723 | return 6144 * 2; | |
724 | else | |
725 | return 5760 * 2; | |
726 | case 2: | |
727 | case 6: | |
728 | if (ASIC_IS_DCE5(rdev)) | |
729 | return 8192 * 2; | |
730 | else | |
731 | return 7680 * 2; | |
732 | case 3: | |
733 | case 7: | |
734 | if (ASIC_IS_DCE5(rdev)) | |
735 | return 2048 * 2; | |
736 | else | |
737 | return 1920 * 2; | |
738 | } | |
f9d9c362 | 739 | } |
12dfc843 AD |
740 | |
741 | /* controller not enabled, so no lb used */ | |
742 | return 0; | |
f9d9c362 AD |
743 | } |
744 | ||
ca7db22b | 745 | u32 evergreen_get_number_of_dram_channels(struct radeon_device *rdev) |
f9d9c362 AD |
746 | { |
747 | u32 tmp = RREG32(MC_SHARED_CHMAP); | |
748 | ||
749 | switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) { | |
750 | case 0: | |
751 | default: | |
752 | return 1; | |
753 | case 1: | |
754 | return 2; | |
755 | case 2: | |
756 | return 4; | |
757 | case 3: | |
758 | return 8; | |
759 | } | |
760 | } | |
761 | ||
762 | struct evergreen_wm_params { | |
763 | u32 dram_channels; /* number of dram channels */ | |
764 | u32 yclk; /* bandwidth per dram data pin in kHz */ | |
765 | u32 sclk; /* engine clock in kHz */ | |
766 | u32 disp_clk; /* display clock in kHz */ | |
767 | u32 src_width; /* viewport width */ | |
768 | u32 active_time; /* active display time in ns */ | |
769 | u32 blank_time; /* blank time in ns */ | |
770 | bool interlaced; /* mode is interlaced */ | |
771 | fixed20_12 vsc; /* vertical scale ratio */ | |
772 | u32 num_heads; /* number of active crtcs */ | |
773 | u32 bytes_per_pixel; /* bytes per pixel display + overlay */ | |
774 | u32 lb_size; /* line buffer allocated to pipe */ | |
775 | u32 vtaps; /* vertical scaler taps */ | |
776 | }; | |
777 | ||
778 | static u32 evergreen_dram_bandwidth(struct evergreen_wm_params *wm) | |
779 | { | |
780 | /* Calculate DRAM Bandwidth and the part allocated to display. */ | |
781 | fixed20_12 dram_efficiency; /* 0.7 */ | |
782 | fixed20_12 yclk, dram_channels, bandwidth; | |
783 | fixed20_12 a; | |
784 | ||
785 | a.full = dfixed_const(1000); | |
786 | yclk.full = dfixed_const(wm->yclk); | |
787 | yclk.full = dfixed_div(yclk, a); | |
788 | dram_channels.full = dfixed_const(wm->dram_channels * 4); | |
789 | a.full = dfixed_const(10); | |
790 | dram_efficiency.full = dfixed_const(7); | |
791 | dram_efficiency.full = dfixed_div(dram_efficiency, a); | |
792 | bandwidth.full = dfixed_mul(dram_channels, yclk); | |
793 | bandwidth.full = dfixed_mul(bandwidth, dram_efficiency); | |
794 | ||
795 | return dfixed_trunc(bandwidth); | |
796 | } | |
797 | ||
798 | static u32 evergreen_dram_bandwidth_for_display(struct evergreen_wm_params *wm) | |
799 | { | |
800 | /* Calculate DRAM Bandwidth and the part allocated to display. */ | |
801 | fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */ | |
802 | fixed20_12 yclk, dram_channels, bandwidth; | |
803 | fixed20_12 a; | |
804 | ||
805 | a.full = dfixed_const(1000); | |
806 | yclk.full = dfixed_const(wm->yclk); | |
807 | yclk.full = dfixed_div(yclk, a); | |
808 | dram_channels.full = dfixed_const(wm->dram_channels * 4); | |
809 | a.full = dfixed_const(10); | |
810 | disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */ | |
811 | disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a); | |
812 | bandwidth.full = dfixed_mul(dram_channels, yclk); | |
813 | bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation); | |
814 | ||
815 | return dfixed_trunc(bandwidth); | |
816 | } | |
817 | ||
818 | static u32 evergreen_data_return_bandwidth(struct evergreen_wm_params *wm) | |
819 | { | |
820 | /* Calculate the display Data return Bandwidth */ | |
821 | fixed20_12 return_efficiency; /* 0.8 */ | |
822 | fixed20_12 sclk, bandwidth; | |
823 | fixed20_12 a; | |
824 | ||
825 | a.full = dfixed_const(1000); | |
826 | sclk.full = dfixed_const(wm->sclk); | |
827 | sclk.full = dfixed_div(sclk, a); | |
828 | a.full = dfixed_const(10); | |
829 | return_efficiency.full = dfixed_const(8); | |
830 | return_efficiency.full = dfixed_div(return_efficiency, a); | |
831 | a.full = dfixed_const(32); | |
832 | bandwidth.full = dfixed_mul(a, sclk); | |
833 | bandwidth.full = dfixed_mul(bandwidth, return_efficiency); | |
834 | ||
835 | return dfixed_trunc(bandwidth); | |
836 | } | |
837 | ||
838 | static u32 evergreen_dmif_request_bandwidth(struct evergreen_wm_params *wm) | |
839 | { | |
840 | /* Calculate the DMIF Request Bandwidth */ | |
841 | fixed20_12 disp_clk_request_efficiency; /* 0.8 */ | |
842 | fixed20_12 disp_clk, bandwidth; | |
843 | fixed20_12 a; | |
844 | ||
845 | a.full = dfixed_const(1000); | |
846 | disp_clk.full = dfixed_const(wm->disp_clk); | |
847 | disp_clk.full = dfixed_div(disp_clk, a); | |
848 | a.full = dfixed_const(10); | |
849 | disp_clk_request_efficiency.full = dfixed_const(8); | |
850 | disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a); | |
851 | a.full = dfixed_const(32); | |
852 | bandwidth.full = dfixed_mul(a, disp_clk); | |
853 | bandwidth.full = dfixed_mul(bandwidth, disp_clk_request_efficiency); | |
854 | ||
855 | return dfixed_trunc(bandwidth); | |
856 | } | |
857 | ||
858 | static u32 evergreen_available_bandwidth(struct evergreen_wm_params *wm) | |
859 | { | |
860 | /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */ | |
861 | u32 dram_bandwidth = evergreen_dram_bandwidth(wm); | |
862 | u32 data_return_bandwidth = evergreen_data_return_bandwidth(wm); | |
863 | u32 dmif_req_bandwidth = evergreen_dmif_request_bandwidth(wm); | |
864 | ||
865 | return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth)); | |
866 | } | |
867 | ||
868 | static u32 evergreen_average_bandwidth(struct evergreen_wm_params *wm) | |
869 | { | |
870 | /* Calculate the display mode Average Bandwidth | |
871 | * DisplayMode should contain the source and destination dimensions, | |
872 | * timing, etc. | |
873 | */ | |
874 | fixed20_12 bpp; | |
875 | fixed20_12 line_time; | |
876 | fixed20_12 src_width; | |
877 | fixed20_12 bandwidth; | |
878 | fixed20_12 a; | |
879 | ||
880 | a.full = dfixed_const(1000); | |
881 | line_time.full = dfixed_const(wm->active_time + wm->blank_time); | |
882 | line_time.full = dfixed_div(line_time, a); | |
883 | bpp.full = dfixed_const(wm->bytes_per_pixel); | |
884 | src_width.full = dfixed_const(wm->src_width); | |
885 | bandwidth.full = dfixed_mul(src_width, bpp); | |
886 | bandwidth.full = dfixed_mul(bandwidth, wm->vsc); | |
887 | bandwidth.full = dfixed_div(bandwidth, line_time); | |
888 | ||
889 | return dfixed_trunc(bandwidth); | |
890 | } | |
891 | ||
892 | static u32 evergreen_latency_watermark(struct evergreen_wm_params *wm) | |
893 | { | |
894 | /* First calcualte the latency in ns */ | |
895 | u32 mc_latency = 2000; /* 2000 ns. */ | |
896 | u32 available_bandwidth = evergreen_available_bandwidth(wm); | |
897 | u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth; | |
898 | u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth; | |
899 | u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ | |
900 | u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) + | |
901 | (wm->num_heads * cursor_line_pair_return_time); | |
902 | u32 latency = mc_latency + other_heads_data_return_time + dc_latency; | |
903 | u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time; | |
904 | fixed20_12 a, b, c; | |
905 | ||
906 | if (wm->num_heads == 0) | |
907 | return 0; | |
908 | ||
909 | a.full = dfixed_const(2); | |
910 | b.full = dfixed_const(1); | |
911 | if ((wm->vsc.full > a.full) || | |
912 | ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || | |
913 | (wm->vtaps >= 5) || | |
914 | ((wm->vsc.full >= a.full) && wm->interlaced)) | |
915 | max_src_lines_per_dst_line = 4; | |
916 | else | |
917 | max_src_lines_per_dst_line = 2; | |
918 | ||
919 | a.full = dfixed_const(available_bandwidth); | |
920 | b.full = dfixed_const(wm->num_heads); | |
921 | a.full = dfixed_div(a, b); | |
922 | ||
923 | b.full = dfixed_const(1000); | |
924 | c.full = dfixed_const(wm->disp_clk); | |
925 | b.full = dfixed_div(c, b); | |
926 | c.full = dfixed_const(wm->bytes_per_pixel); | |
927 | b.full = dfixed_mul(b, c); | |
928 | ||
929 | lb_fill_bw = min(dfixed_trunc(a), dfixed_trunc(b)); | |
930 | ||
931 | a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); | |
932 | b.full = dfixed_const(1000); | |
933 | c.full = dfixed_const(lb_fill_bw); | |
934 | b.full = dfixed_div(c, b); | |
935 | a.full = dfixed_div(a, b); | |
936 | line_fill_time = dfixed_trunc(a); | |
937 | ||
938 | if (line_fill_time < wm->active_time) | |
939 | return latency; | |
940 | else | |
941 | return latency + (line_fill_time - wm->active_time); | |
942 | ||
943 | } | |
944 | ||
945 | static bool evergreen_average_bandwidth_vs_dram_bandwidth_for_display(struct evergreen_wm_params *wm) | |
946 | { | |
947 | if (evergreen_average_bandwidth(wm) <= | |
948 | (evergreen_dram_bandwidth_for_display(wm) / wm->num_heads)) | |
949 | return true; | |
950 | else | |
951 | return false; | |
952 | }; | |
953 | ||
954 | static bool evergreen_average_bandwidth_vs_available_bandwidth(struct evergreen_wm_params *wm) | |
955 | { | |
956 | if (evergreen_average_bandwidth(wm) <= | |
957 | (evergreen_available_bandwidth(wm) / wm->num_heads)) | |
958 | return true; | |
959 | else | |
960 | return false; | |
961 | }; | |
962 | ||
963 | static bool evergreen_check_latency_hiding(struct evergreen_wm_params *wm) | |
964 | { | |
965 | u32 lb_partitions = wm->lb_size / wm->src_width; | |
966 | u32 line_time = wm->active_time + wm->blank_time; | |
967 | u32 latency_tolerant_lines; | |
968 | u32 latency_hiding; | |
969 | fixed20_12 a; | |
970 | ||
971 | a.full = dfixed_const(1); | |
972 | if (wm->vsc.full > a.full) | |
973 | latency_tolerant_lines = 1; | |
974 | else { | |
975 | if (lb_partitions <= (wm->vtaps + 1)) | |
976 | latency_tolerant_lines = 1; | |
977 | else | |
978 | latency_tolerant_lines = 2; | |
979 | } | |
980 | ||
981 | latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time); | |
982 | ||
983 | if (evergreen_latency_watermark(wm) <= latency_hiding) | |
984 | return true; | |
985 | else | |
986 | return false; | |
987 | } | |
988 | ||
989 | static void evergreen_program_watermarks(struct radeon_device *rdev, | |
990 | struct radeon_crtc *radeon_crtc, | |
991 | u32 lb_size, u32 num_heads) | |
992 | { | |
993 | struct drm_display_mode *mode = &radeon_crtc->base.mode; | |
994 | struct evergreen_wm_params wm; | |
995 | u32 pixel_period; | |
996 | u32 line_time = 0; | |
997 | u32 latency_watermark_a = 0, latency_watermark_b = 0; | |
998 | u32 priority_a_mark = 0, priority_b_mark = 0; | |
999 | u32 priority_a_cnt = PRIORITY_OFF; | |
1000 | u32 priority_b_cnt = PRIORITY_OFF; | |
1001 | u32 pipe_offset = radeon_crtc->crtc_id * 16; | |
1002 | u32 tmp, arb_control3; | |
1003 | fixed20_12 a, b, c; | |
1004 | ||
1005 | if (radeon_crtc->base.enabled && num_heads && mode) { | |
1006 | pixel_period = 1000000 / (u32)mode->clock; | |
1007 | line_time = min((u32)mode->crtc_htotal * pixel_period, (u32)65535); | |
1008 | priority_a_cnt = 0; | |
1009 | priority_b_cnt = 0; | |
1010 | ||
1011 | wm.yclk = rdev->pm.current_mclk * 10; | |
1012 | wm.sclk = rdev->pm.current_sclk * 10; | |
1013 | wm.disp_clk = mode->clock; | |
1014 | wm.src_width = mode->crtc_hdisplay; | |
1015 | wm.active_time = mode->crtc_hdisplay * pixel_period; | |
1016 | wm.blank_time = line_time - wm.active_time; | |
1017 | wm.interlaced = false; | |
1018 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
1019 | wm.interlaced = true; | |
1020 | wm.vsc = radeon_crtc->vsc; | |
1021 | wm.vtaps = 1; | |
1022 | if (radeon_crtc->rmx_type != RMX_OFF) | |
1023 | wm.vtaps = 2; | |
1024 | wm.bytes_per_pixel = 4; /* XXX: get this from fb config */ | |
1025 | wm.lb_size = lb_size; | |
1026 | wm.dram_channels = evergreen_get_number_of_dram_channels(rdev); | |
1027 | wm.num_heads = num_heads; | |
1028 | ||
1029 | /* set for high clocks */ | |
1030 | latency_watermark_a = min(evergreen_latency_watermark(&wm), (u32)65535); | |
1031 | /* set for low clocks */ | |
1032 | /* wm.yclk = low clk; wm.sclk = low clk */ | |
1033 | latency_watermark_b = min(evergreen_latency_watermark(&wm), (u32)65535); | |
1034 | ||
1035 | /* possibly force display priority to high */ | |
1036 | /* should really do this at mode validation time... */ | |
1037 | if (!evergreen_average_bandwidth_vs_dram_bandwidth_for_display(&wm) || | |
1038 | !evergreen_average_bandwidth_vs_available_bandwidth(&wm) || | |
1039 | !evergreen_check_latency_hiding(&wm) || | |
1040 | (rdev->disp_priority == 2)) { | |
92bdfd4a | 1041 | DRM_DEBUG_KMS("force priority to high\n"); |
f9d9c362 AD |
1042 | priority_a_cnt |= PRIORITY_ALWAYS_ON; |
1043 | priority_b_cnt |= PRIORITY_ALWAYS_ON; | |
1044 | } | |
1045 | ||
1046 | a.full = dfixed_const(1000); | |
1047 | b.full = dfixed_const(mode->clock); | |
1048 | b.full = dfixed_div(b, a); | |
1049 | c.full = dfixed_const(latency_watermark_a); | |
1050 | c.full = dfixed_mul(c, b); | |
1051 | c.full = dfixed_mul(c, radeon_crtc->hsc); | |
1052 | c.full = dfixed_div(c, a); | |
1053 | a.full = dfixed_const(16); | |
1054 | c.full = dfixed_div(c, a); | |
1055 | priority_a_mark = dfixed_trunc(c); | |
1056 | priority_a_cnt |= priority_a_mark & PRIORITY_MARK_MASK; | |
1057 | ||
1058 | a.full = dfixed_const(1000); | |
1059 | b.full = dfixed_const(mode->clock); | |
1060 | b.full = dfixed_div(b, a); | |
1061 | c.full = dfixed_const(latency_watermark_b); | |
1062 | c.full = dfixed_mul(c, b); | |
1063 | c.full = dfixed_mul(c, radeon_crtc->hsc); | |
1064 | c.full = dfixed_div(c, a); | |
1065 | a.full = dfixed_const(16); | |
1066 | c.full = dfixed_div(c, a); | |
1067 | priority_b_mark = dfixed_trunc(c); | |
1068 | priority_b_cnt |= priority_b_mark & PRIORITY_MARK_MASK; | |
1069 | } | |
1070 | ||
1071 | /* select wm A */ | |
1072 | arb_control3 = RREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset); | |
1073 | tmp = arb_control3; | |
1074 | tmp &= ~LATENCY_WATERMARK_MASK(3); | |
1075 | tmp |= LATENCY_WATERMARK_MASK(1); | |
1076 | WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, tmp); | |
1077 | WREG32(PIPE0_LATENCY_CONTROL + pipe_offset, | |
1078 | (LATENCY_LOW_WATERMARK(latency_watermark_a) | | |
1079 | LATENCY_HIGH_WATERMARK(line_time))); | |
1080 | /* select wm B */ | |
1081 | tmp = RREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset); | |
1082 | tmp &= ~LATENCY_WATERMARK_MASK(3); | |
1083 | tmp |= LATENCY_WATERMARK_MASK(2); | |
1084 | WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, tmp); | |
1085 | WREG32(PIPE0_LATENCY_CONTROL + pipe_offset, | |
1086 | (LATENCY_LOW_WATERMARK(latency_watermark_b) | | |
1087 | LATENCY_HIGH_WATERMARK(line_time))); | |
1088 | /* restore original selection */ | |
1089 | WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, arb_control3); | |
1090 | ||
1091 | /* write the priority marks */ | |
1092 | WREG32(PRIORITY_A_CNT + radeon_crtc->crtc_offset, priority_a_cnt); | |
1093 | WREG32(PRIORITY_B_CNT + radeon_crtc->crtc_offset, priority_b_cnt); | |
1094 | ||
1095 | } | |
1096 | ||
377edc8b AD |
1097 | /** |
1098 | * evergreen_bandwidth_update - update display watermarks callback. | |
1099 | * | |
1100 | * @rdev: radeon_device pointer | |
1101 | * | |
1102 | * Update the display watermarks based on the requested mode(s) | |
1103 | * (evergreen+). | |
1104 | */ | |
0ca2ab52 | 1105 | void evergreen_bandwidth_update(struct radeon_device *rdev) |
bcc1c2a1 | 1106 | { |
f9d9c362 AD |
1107 | struct drm_display_mode *mode0 = NULL; |
1108 | struct drm_display_mode *mode1 = NULL; | |
1109 | u32 num_heads = 0, lb_size; | |
1110 | int i; | |
1111 | ||
1112 | radeon_update_display_priority(rdev); | |
1113 | ||
1114 | for (i = 0; i < rdev->num_crtc; i++) { | |
1115 | if (rdev->mode_info.crtcs[i]->base.enabled) | |
1116 | num_heads++; | |
1117 | } | |
1118 | for (i = 0; i < rdev->num_crtc; i += 2) { | |
1119 | mode0 = &rdev->mode_info.crtcs[i]->base.mode; | |
1120 | mode1 = &rdev->mode_info.crtcs[i+1]->base.mode; | |
1121 | lb_size = evergreen_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i], mode0, mode1); | |
1122 | evergreen_program_watermarks(rdev, rdev->mode_info.crtcs[i], lb_size, num_heads); | |
1123 | lb_size = evergreen_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i+1], mode1, mode0); | |
1124 | evergreen_program_watermarks(rdev, rdev->mode_info.crtcs[i+1], lb_size, num_heads); | |
1125 | } | |
bcc1c2a1 AD |
1126 | } |
1127 | ||
377edc8b AD |
1128 | /** |
1129 | * evergreen_mc_wait_for_idle - wait for MC idle callback. | |
1130 | * | |
1131 | * @rdev: radeon_device pointer | |
1132 | * | |
1133 | * Wait for the MC (memory controller) to be idle. | |
1134 | * (evergreen+). | |
1135 | * Returns 0 if the MC is idle, -1 if not. | |
1136 | */ | |
b9952a8a | 1137 | int evergreen_mc_wait_for_idle(struct radeon_device *rdev) |
bcc1c2a1 AD |
1138 | { |
1139 | unsigned i; | |
1140 | u32 tmp; | |
1141 | ||
1142 | for (i = 0; i < rdev->usec_timeout; i++) { | |
1143 | /* read MC_STATUS */ | |
1144 | tmp = RREG32(SRBM_STATUS) & 0x1F00; | |
1145 | if (!tmp) | |
1146 | return 0; | |
1147 | udelay(1); | |
1148 | } | |
1149 | return -1; | |
1150 | } | |
1151 | ||
1152 | /* | |
1153 | * GART | |
1154 | */ | |
0fcdb61e AD |
1155 | void evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev) |
1156 | { | |
1157 | unsigned i; | |
1158 | u32 tmp; | |
1159 | ||
6f2f48a9 AD |
1160 | WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1); |
1161 | ||
0fcdb61e AD |
1162 | WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1)); |
1163 | for (i = 0; i < rdev->usec_timeout; i++) { | |
1164 | /* read MC_STATUS */ | |
1165 | tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE); | |
1166 | tmp = (tmp & RESPONSE_TYPE_MASK) >> RESPONSE_TYPE_SHIFT; | |
1167 | if (tmp == 2) { | |
1168 | printk(KERN_WARNING "[drm] r600 flush TLB failed\n"); | |
1169 | return; | |
1170 | } | |
1171 | if (tmp) { | |
1172 | return; | |
1173 | } | |
1174 | udelay(1); | |
1175 | } | |
1176 | } | |
1177 | ||
1109ca09 | 1178 | static int evergreen_pcie_gart_enable(struct radeon_device *rdev) |
bcc1c2a1 AD |
1179 | { |
1180 | u32 tmp; | |
0fcdb61e | 1181 | int r; |
bcc1c2a1 | 1182 | |
c9a1be96 | 1183 | if (rdev->gart.robj == NULL) { |
bcc1c2a1 AD |
1184 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
1185 | return -EINVAL; | |
1186 | } | |
1187 | r = radeon_gart_table_vram_pin(rdev); | |
1188 | if (r) | |
1189 | return r; | |
82568565 | 1190 | radeon_gart_restore(rdev); |
bcc1c2a1 AD |
1191 | /* Setup L2 cache */ |
1192 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | | |
1193 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | | |
1194 | EFFECTIVE_L2_QUEUE_SIZE(7)); | |
1195 | WREG32(VM_L2_CNTL2, 0); | |
1196 | WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); | |
1197 | /* Setup TLB control */ | |
1198 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | | |
1199 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | | |
1200 | SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU | | |
1201 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); | |
8aeb96f8 AD |
1202 | if (rdev->flags & RADEON_IS_IGP) { |
1203 | WREG32(FUS_MC_VM_MD_L1_TLB0_CNTL, tmp); | |
1204 | WREG32(FUS_MC_VM_MD_L1_TLB1_CNTL, tmp); | |
1205 | WREG32(FUS_MC_VM_MD_L1_TLB2_CNTL, tmp); | |
1206 | } else { | |
1207 | WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp); | |
1208 | WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp); | |
1209 | WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp); | |
0b8c30bc AD |
1210 | if ((rdev->family == CHIP_JUNIPER) || |
1211 | (rdev->family == CHIP_CYPRESS) || | |
1212 | (rdev->family == CHIP_HEMLOCK) || | |
1213 | (rdev->family == CHIP_BARTS)) | |
1214 | WREG32(MC_VM_MD_L1_TLB3_CNTL, tmp); | |
8aeb96f8 | 1215 | } |
bcc1c2a1 AD |
1216 | WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp); |
1217 | WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp); | |
1218 | WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp); | |
1219 | WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp); | |
1220 | WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12); | |
1221 | WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12); | |
1222 | WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); | |
1223 | WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | | |
1224 | RANGE_PROTECTION_FAULT_ENABLE_DEFAULT); | |
1225 | WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR, | |
1226 | (u32)(rdev->dummy_page.addr >> 12)); | |
0fcdb61e | 1227 | WREG32(VM_CONTEXT1_CNTL, 0); |
bcc1c2a1 | 1228 | |
0fcdb61e | 1229 | evergreen_pcie_gart_tlb_flush(rdev); |
fcf4de5a TV |
1230 | DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n", |
1231 | (unsigned)(rdev->mc.gtt_size >> 20), | |
1232 | (unsigned long long)rdev->gart.table_addr); | |
bcc1c2a1 AD |
1233 | rdev->gart.ready = true; |
1234 | return 0; | |
1235 | } | |
1236 | ||
1109ca09 | 1237 | static void evergreen_pcie_gart_disable(struct radeon_device *rdev) |
bcc1c2a1 AD |
1238 | { |
1239 | u32 tmp; | |
bcc1c2a1 AD |
1240 | |
1241 | /* Disable all tables */ | |
0fcdb61e AD |
1242 | WREG32(VM_CONTEXT0_CNTL, 0); |
1243 | WREG32(VM_CONTEXT1_CNTL, 0); | |
bcc1c2a1 AD |
1244 | |
1245 | /* Setup L2 cache */ | |
1246 | WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING | | |
1247 | EFFECTIVE_L2_QUEUE_SIZE(7)); | |
1248 | WREG32(VM_L2_CNTL2, 0); | |
1249 | WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); | |
1250 | /* Setup TLB control */ | |
1251 | tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); | |
1252 | WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp); | |
1253 | WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp); | |
1254 | WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp); | |
1255 | WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp); | |
1256 | WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp); | |
1257 | WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp); | |
1258 | WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp); | |
c9a1be96 | 1259 | radeon_gart_table_vram_unpin(rdev); |
bcc1c2a1 AD |
1260 | } |
1261 | ||
1109ca09 | 1262 | static void evergreen_pcie_gart_fini(struct radeon_device *rdev) |
bcc1c2a1 AD |
1263 | { |
1264 | evergreen_pcie_gart_disable(rdev); | |
1265 | radeon_gart_table_vram_free(rdev); | |
1266 | radeon_gart_fini(rdev); | |
1267 | } | |
1268 | ||
1269 | ||
1109ca09 | 1270 | static void evergreen_agp_enable(struct radeon_device *rdev) |
bcc1c2a1 AD |
1271 | { |
1272 | u32 tmp; | |
bcc1c2a1 AD |
1273 | |
1274 | /* Setup L2 cache */ | |
1275 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | | |
1276 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | | |
1277 | EFFECTIVE_L2_QUEUE_SIZE(7)); | |
1278 | WREG32(VM_L2_CNTL2, 0); | |
1279 | WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); | |
1280 | /* Setup TLB control */ | |
1281 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | | |
1282 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | | |
1283 | SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU | | |
1284 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); | |
1285 | WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp); | |
1286 | WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp); | |
1287 | WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp); | |
1288 | WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp); | |
1289 | WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp); | |
1290 | WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp); | |
1291 | WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp); | |
0fcdb61e AD |
1292 | WREG32(VM_CONTEXT0_CNTL, 0); |
1293 | WREG32(VM_CONTEXT1_CNTL, 0); | |
bcc1c2a1 AD |
1294 | } |
1295 | ||
b9952a8a | 1296 | void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save) |
bcc1c2a1 | 1297 | { |
62444b74 AD |
1298 | u32 crtc_enabled, tmp, frame_count, blackout; |
1299 | int i, j; | |
1300 | ||
bcc1c2a1 AD |
1301 | save->vga_render_control = RREG32(VGA_RENDER_CONTROL); |
1302 | save->vga_hdp_control = RREG32(VGA_HDP_CONTROL); | |
bcc1c2a1 | 1303 | |
62444b74 | 1304 | /* disable VGA render */ |
bcc1c2a1 | 1305 | WREG32(VGA_RENDER_CONTROL, 0); |
62444b74 AD |
1306 | /* blank the display controllers */ |
1307 | for (i = 0; i < rdev->num_crtc; i++) { | |
1308 | crtc_enabled = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]) & EVERGREEN_CRTC_MASTER_EN; | |
1309 | if (crtc_enabled) { | |
1310 | save->crtc_enabled[i] = true; | |
1311 | if (ASIC_IS_DCE6(rdev)) { | |
1312 | tmp = RREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i]); | |
1313 | if (!(tmp & EVERGREEN_CRTC_BLANK_DATA_EN)) { | |
1314 | radeon_wait_for_vblank(rdev, i); | |
1315 | tmp |= EVERGREEN_CRTC_BLANK_DATA_EN; | |
1316 | WREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i], tmp); | |
1317 | } | |
1318 | } else { | |
1319 | tmp = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]); | |
1320 | if (!(tmp & EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE)) { | |
1321 | radeon_wait_for_vblank(rdev, i); | |
1322 | tmp |= EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE; | |
1323 | WREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i], tmp); | |
1324 | } | |
1325 | } | |
1326 | /* wait for the next frame */ | |
1327 | frame_count = radeon_get_vblank_counter(rdev, i); | |
1328 | for (j = 0; j < rdev->usec_timeout; j++) { | |
1329 | if (radeon_get_vblank_counter(rdev, i) != frame_count) | |
1330 | break; | |
1331 | udelay(1); | |
1332 | } | |
1333 | } | |
18007401 | 1334 | } |
bcc1c2a1 | 1335 | |
62444b74 AD |
1336 | radeon_mc_wait_for_idle(rdev); |
1337 | ||
1338 | blackout = RREG32(MC_SHARED_BLACKOUT_CNTL); | |
1339 | if ((blackout & BLACKOUT_MODE_MASK) != 1) { | |
1340 | /* Block CPU access */ | |
1341 | WREG32(BIF_FB_EN, 0); | |
1342 | /* blackout the MC */ | |
1343 | blackout &= ~BLACKOUT_MODE_MASK; | |
1344 | WREG32(MC_SHARED_BLACKOUT_CNTL, blackout | 1); | |
b7eff394 | 1345 | } |
bcc1c2a1 AD |
1346 | } |
1347 | ||
b9952a8a | 1348 | void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save) |
bcc1c2a1 | 1349 | { |
62444b74 AD |
1350 | u32 tmp, frame_count; |
1351 | int i, j; | |
18007401 | 1352 | |
62444b74 AD |
1353 | /* update crtc base addresses */ |
1354 | for (i = 0; i < rdev->num_crtc; i++) { | |
1355 | WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i], | |
18007401 | 1356 | upper_32_bits(rdev->mc.vram_start)); |
62444b74 | 1357 | WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i], |
18007401 | 1358 | upper_32_bits(rdev->mc.vram_start)); |
62444b74 | 1359 | WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + crtc_offsets[i], |
18007401 | 1360 | (u32)rdev->mc.vram_start); |
62444b74 | 1361 | WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + crtc_offsets[i], |
18007401 AD |
1362 | (u32)rdev->mc.vram_start); |
1363 | } | |
bcc1c2a1 AD |
1364 | WREG32(EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH, upper_32_bits(rdev->mc.vram_start)); |
1365 | WREG32(EVERGREEN_VGA_MEMORY_BASE_ADDRESS, (u32)rdev->mc.vram_start); | |
62444b74 AD |
1366 | |
1367 | /* unblackout the MC */ | |
1368 | tmp = RREG32(MC_SHARED_BLACKOUT_CNTL); | |
1369 | tmp &= ~BLACKOUT_MODE_MASK; | |
1370 | WREG32(MC_SHARED_BLACKOUT_CNTL, tmp); | |
1371 | /* allow CPU access */ | |
1372 | WREG32(BIF_FB_EN, FB_READ_EN | FB_WRITE_EN); | |
1373 | ||
1374 | for (i = 0; i < rdev->num_crtc; i++) { | |
1375 | if (save->crtc_enabled) { | |
1376 | if (ASIC_IS_DCE6(rdev)) { | |
1377 | tmp = RREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i]); | |
1378 | tmp |= EVERGREEN_CRTC_BLANK_DATA_EN; | |
1379 | WREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i], tmp); | |
1380 | } else { | |
1381 | tmp = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]); | |
1382 | tmp &= ~EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE; | |
1383 | WREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i], tmp); | |
1384 | } | |
1385 | /* wait for the next frame */ | |
1386 | frame_count = radeon_get_vblank_counter(rdev, i); | |
1387 | for (j = 0; j < rdev->usec_timeout; j++) { | |
1388 | if (radeon_get_vblank_counter(rdev, i) != frame_count) | |
1389 | break; | |
1390 | udelay(1); | |
1391 | } | |
1392 | } | |
1393 | } | |
1394 | /* Unlock vga access */ | |
bcc1c2a1 AD |
1395 | WREG32(VGA_HDP_CONTROL, save->vga_hdp_control); |
1396 | mdelay(1); | |
bcc1c2a1 AD |
1397 | WREG32(VGA_RENDER_CONTROL, save->vga_render_control); |
1398 | } | |
1399 | ||
755d819e | 1400 | void evergreen_mc_program(struct radeon_device *rdev) |
bcc1c2a1 AD |
1401 | { |
1402 | struct evergreen_mc_save save; | |
1403 | u32 tmp; | |
1404 | int i, j; | |
1405 | ||
1406 | /* Initialize HDP */ | |
1407 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { | |
1408 | WREG32((0x2c14 + j), 0x00000000); | |
1409 | WREG32((0x2c18 + j), 0x00000000); | |
1410 | WREG32((0x2c1c + j), 0x00000000); | |
1411 | WREG32((0x2c20 + j), 0x00000000); | |
1412 | WREG32((0x2c24 + j), 0x00000000); | |
1413 | } | |
1414 | WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0); | |
1415 | ||
1416 | evergreen_mc_stop(rdev, &save); | |
1417 | if (evergreen_mc_wait_for_idle(rdev)) { | |
1418 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); | |
1419 | } | |
1420 | /* Lockout access through VGA aperture*/ | |
1421 | WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); | |
1422 | /* Update configuration */ | |
1423 | if (rdev->flags & RADEON_IS_AGP) { | |
1424 | if (rdev->mc.vram_start < rdev->mc.gtt_start) { | |
1425 | /* VRAM before AGP */ | |
1426 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, | |
1427 | rdev->mc.vram_start >> 12); | |
1428 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, | |
1429 | rdev->mc.gtt_end >> 12); | |
1430 | } else { | |
1431 | /* VRAM after AGP */ | |
1432 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, | |
1433 | rdev->mc.gtt_start >> 12); | |
1434 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, | |
1435 | rdev->mc.vram_end >> 12); | |
1436 | } | |
1437 | } else { | |
1438 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, | |
1439 | rdev->mc.vram_start >> 12); | |
1440 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, | |
1441 | rdev->mc.vram_end >> 12); | |
1442 | } | |
3b9832f6 | 1443 | WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, rdev->vram_scratch.gpu_addr >> 12); |
05b3ef69 AD |
1444 | /* llano/ontario only */ |
1445 | if ((rdev->family == CHIP_PALM) || | |
1446 | (rdev->family == CHIP_SUMO) || | |
1447 | (rdev->family == CHIP_SUMO2)) { | |
b4183e30 AD |
1448 | tmp = RREG32(MC_FUS_VM_FB_OFFSET) & 0x000FFFFF; |
1449 | tmp |= ((rdev->mc.vram_end >> 20) & 0xF) << 24; | |
1450 | tmp |= ((rdev->mc.vram_start >> 20) & 0xF) << 20; | |
1451 | WREG32(MC_FUS_VM_FB_OFFSET, tmp); | |
1452 | } | |
bcc1c2a1 AD |
1453 | tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16; |
1454 | tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); | |
1455 | WREG32(MC_VM_FB_LOCATION, tmp); | |
1456 | WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8)); | |
c46cb4da | 1457 | WREG32(HDP_NONSURFACE_INFO, (2 << 7) | (1 << 30)); |
46fcd2b3 | 1458 | WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF); |
bcc1c2a1 AD |
1459 | if (rdev->flags & RADEON_IS_AGP) { |
1460 | WREG32(MC_VM_AGP_TOP, rdev->mc.gtt_end >> 16); | |
1461 | WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 16); | |
1462 | WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22); | |
1463 | } else { | |
1464 | WREG32(MC_VM_AGP_BASE, 0); | |
1465 | WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF); | |
1466 | WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF); | |
1467 | } | |
1468 | if (evergreen_mc_wait_for_idle(rdev)) { | |
1469 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); | |
1470 | } | |
1471 | evergreen_mc_resume(rdev, &save); | |
1472 | /* we need to own VRAM, so turn off the VGA renderer here | |
1473 | * to stop it overwriting our objects */ | |
1474 | rv515_vga_render_disable(rdev); | |
1475 | } | |
1476 | ||
bcc1c2a1 AD |
1477 | /* |
1478 | * CP. | |
1479 | */ | |
12920591 AD |
1480 | void evergreen_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib) |
1481 | { | |
876dc9f3 | 1482 | struct radeon_ring *ring = &rdev->ring[ib->ring]; |
89d35807 | 1483 | u32 next_rptr; |
7b1f2485 | 1484 | |
12920591 | 1485 | /* set to DX10/11 mode */ |
e32eb50d CK |
1486 | radeon_ring_write(ring, PACKET3(PACKET3_MODE_CONTROL, 0)); |
1487 | radeon_ring_write(ring, 1); | |
45df6803 CK |
1488 | |
1489 | if (ring->rptr_save_reg) { | |
89d35807 | 1490 | next_rptr = ring->wptr + 3 + 4; |
45df6803 CK |
1491 | radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); |
1492 | radeon_ring_write(ring, ((ring->rptr_save_reg - | |
1493 | PACKET3_SET_CONFIG_REG_START) >> 2)); | |
1494 | radeon_ring_write(ring, next_rptr); | |
89d35807 AD |
1495 | } else if (rdev->wb.enabled) { |
1496 | next_rptr = ring->wptr + 5 + 4; | |
1497 | radeon_ring_write(ring, PACKET3(PACKET3_MEM_WRITE, 3)); | |
1498 | radeon_ring_write(ring, ring->next_rptr_gpu_addr & 0xfffffffc); | |
1499 | radeon_ring_write(ring, (upper_32_bits(ring->next_rptr_gpu_addr) & 0xff) | (1 << 18)); | |
1500 | radeon_ring_write(ring, next_rptr); | |
1501 | radeon_ring_write(ring, 0); | |
45df6803 CK |
1502 | } |
1503 | ||
e32eb50d CK |
1504 | radeon_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2)); |
1505 | radeon_ring_write(ring, | |
0f234f5f AD |
1506 | #ifdef __BIG_ENDIAN |
1507 | (2 << 0) | | |
1508 | #endif | |
1509 | (ib->gpu_addr & 0xFFFFFFFC)); | |
e32eb50d CK |
1510 | radeon_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xFF); |
1511 | radeon_ring_write(ring, ib->length_dw); | |
12920591 AD |
1512 | } |
1513 | ||
bcc1c2a1 AD |
1514 | |
1515 | static int evergreen_cp_load_microcode(struct radeon_device *rdev) | |
1516 | { | |
fe251e2f AD |
1517 | const __be32 *fw_data; |
1518 | int i; | |
1519 | ||
1520 | if (!rdev->me_fw || !rdev->pfp_fw) | |
1521 | return -EINVAL; | |
bcc1c2a1 | 1522 | |
fe251e2f | 1523 | r700_cp_stop(rdev); |
0f234f5f AD |
1524 | WREG32(CP_RB_CNTL, |
1525 | #ifdef __BIG_ENDIAN | |
1526 | BUF_SWAP_32BIT | | |
1527 | #endif | |
1528 | RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3)); | |
fe251e2f AD |
1529 | |
1530 | fw_data = (const __be32 *)rdev->pfp_fw->data; | |
1531 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1532 | for (i = 0; i < EVERGREEN_PFP_UCODE_SIZE; i++) | |
1533 | WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++)); | |
1534 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1535 | ||
1536 | fw_data = (const __be32 *)rdev->me_fw->data; | |
1537 | WREG32(CP_ME_RAM_WADDR, 0); | |
1538 | for (i = 0; i < EVERGREEN_PM4_UCODE_SIZE; i++) | |
1539 | WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++)); | |
1540 | ||
1541 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1542 | WREG32(CP_ME_RAM_WADDR, 0); | |
1543 | WREG32(CP_ME_RAM_RADDR, 0); | |
bcc1c2a1 AD |
1544 | return 0; |
1545 | } | |
1546 | ||
7e7b41d2 AD |
1547 | static int evergreen_cp_start(struct radeon_device *rdev) |
1548 | { | |
e32eb50d | 1549 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
2281a378 | 1550 | int r, i; |
7e7b41d2 AD |
1551 | uint32_t cp_me; |
1552 | ||
e32eb50d | 1553 | r = radeon_ring_lock(rdev, ring, 7); |
7e7b41d2 AD |
1554 | if (r) { |
1555 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); | |
1556 | return r; | |
1557 | } | |
e32eb50d CK |
1558 | radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5)); |
1559 | radeon_ring_write(ring, 0x1); | |
1560 | radeon_ring_write(ring, 0x0); | |
1561 | radeon_ring_write(ring, rdev->config.evergreen.max_hw_contexts - 1); | |
1562 | radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1)); | |
1563 | radeon_ring_write(ring, 0); | |
1564 | radeon_ring_write(ring, 0); | |
1565 | radeon_ring_unlock_commit(rdev, ring); | |
7e7b41d2 AD |
1566 | |
1567 | cp_me = 0xff; | |
1568 | WREG32(CP_ME_CNTL, cp_me); | |
1569 | ||
e32eb50d | 1570 | r = radeon_ring_lock(rdev, ring, evergreen_default_size + 19); |
7e7b41d2 AD |
1571 | if (r) { |
1572 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); | |
1573 | return r; | |
1574 | } | |
2281a378 AD |
1575 | |
1576 | /* setup clear context state */ | |
e32eb50d CK |
1577 | radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0)); |
1578 | radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); | |
2281a378 AD |
1579 | |
1580 | for (i = 0; i < evergreen_default_size; i++) | |
e32eb50d | 1581 | radeon_ring_write(ring, evergreen_default_state[i]); |
2281a378 | 1582 | |
e32eb50d CK |
1583 | radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0)); |
1584 | radeon_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE); | |
2281a378 AD |
1585 | |
1586 | /* set clear context state */ | |
e32eb50d CK |
1587 | radeon_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0)); |
1588 | radeon_ring_write(ring, 0); | |
2281a378 AD |
1589 | |
1590 | /* SQ_VTX_BASE_VTX_LOC */ | |
e32eb50d CK |
1591 | radeon_ring_write(ring, 0xc0026f00); |
1592 | radeon_ring_write(ring, 0x00000000); | |
1593 | radeon_ring_write(ring, 0x00000000); | |
1594 | radeon_ring_write(ring, 0x00000000); | |
2281a378 AD |
1595 | |
1596 | /* Clear consts */ | |
e32eb50d CK |
1597 | radeon_ring_write(ring, 0xc0036f00); |
1598 | radeon_ring_write(ring, 0x00000bc4); | |
1599 | radeon_ring_write(ring, 0xffffffff); | |
1600 | radeon_ring_write(ring, 0xffffffff); | |
1601 | radeon_ring_write(ring, 0xffffffff); | |
2281a378 | 1602 | |
e32eb50d CK |
1603 | radeon_ring_write(ring, 0xc0026900); |
1604 | radeon_ring_write(ring, 0x00000316); | |
1605 | radeon_ring_write(ring, 0x0000000e); /* VGT_VERTEX_REUSE_BLOCK_CNTL */ | |
1606 | radeon_ring_write(ring, 0x00000010); /* */ | |
18ff84da | 1607 | |
e32eb50d | 1608 | radeon_ring_unlock_commit(rdev, ring); |
7e7b41d2 AD |
1609 | |
1610 | return 0; | |
1611 | } | |
1612 | ||
1109ca09 | 1613 | static int evergreen_cp_resume(struct radeon_device *rdev) |
fe251e2f | 1614 | { |
e32eb50d | 1615 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
fe251e2f AD |
1616 | u32 tmp; |
1617 | u32 rb_bufsz; | |
1618 | int r; | |
1619 | ||
1620 | /* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */ | |
1621 | WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP | | |
1622 | SOFT_RESET_PA | | |
1623 | SOFT_RESET_SH | | |
1624 | SOFT_RESET_VGT | | |
a49a50da | 1625 | SOFT_RESET_SPI | |
fe251e2f AD |
1626 | SOFT_RESET_SX)); |
1627 | RREG32(GRBM_SOFT_RESET); | |
1628 | mdelay(15); | |
1629 | WREG32(GRBM_SOFT_RESET, 0); | |
1630 | RREG32(GRBM_SOFT_RESET); | |
1631 | ||
1632 | /* Set ring buffer size */ | |
e32eb50d | 1633 | rb_bufsz = drm_order(ring->ring_size / 8); |
724c80e1 | 1634 | tmp = (drm_order(RADEON_GPU_PAGE_SIZE/8) << 8) | rb_bufsz; |
fe251e2f AD |
1635 | #ifdef __BIG_ENDIAN |
1636 | tmp |= BUF_SWAP_32BIT; | |
32fcdbf4 | 1637 | #endif |
fe251e2f | 1638 | WREG32(CP_RB_CNTL, tmp); |
15d3332f | 1639 | WREG32(CP_SEM_WAIT_TIMER, 0x0); |
11ef3f1f | 1640 | WREG32(CP_SEM_INCOMPLETE_TIMER_CNTL, 0x0); |
fe251e2f AD |
1641 | |
1642 | /* Set the write pointer delay */ | |
1643 | WREG32(CP_RB_WPTR_DELAY, 0); | |
1644 | ||
1645 | /* Initialize the ring buffer's read and write pointers */ | |
1646 | WREG32(CP_RB_CNTL, tmp | RB_RPTR_WR_ENA); | |
1647 | WREG32(CP_RB_RPTR_WR, 0); | |
e32eb50d CK |
1648 | ring->wptr = 0; |
1649 | WREG32(CP_RB_WPTR, ring->wptr); | |
724c80e1 AD |
1650 | |
1651 | /* set the wb address wether it's enabled or not */ | |
0f234f5f | 1652 | WREG32(CP_RB_RPTR_ADDR, |
0f234f5f | 1653 | ((rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFFFFFFFC)); |
724c80e1 AD |
1654 | WREG32(CP_RB_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); |
1655 | WREG32(SCRATCH_ADDR, ((rdev->wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) >> 8) & 0xFFFFFFFF); | |
1656 | ||
1657 | if (rdev->wb.enabled) | |
1658 | WREG32(SCRATCH_UMSK, 0xff); | |
1659 | else { | |
1660 | tmp |= RB_NO_UPDATE; | |
1661 | WREG32(SCRATCH_UMSK, 0); | |
1662 | } | |
1663 | ||
fe251e2f AD |
1664 | mdelay(1); |
1665 | WREG32(CP_RB_CNTL, tmp); | |
1666 | ||
e32eb50d | 1667 | WREG32(CP_RB_BASE, ring->gpu_addr >> 8); |
fe251e2f AD |
1668 | WREG32(CP_DEBUG, (1 << 27) | (1 << 28)); |
1669 | ||
e32eb50d | 1670 | ring->rptr = RREG32(CP_RB_RPTR); |
fe251e2f | 1671 | |
7e7b41d2 | 1672 | evergreen_cp_start(rdev); |
e32eb50d | 1673 | ring->ready = true; |
f712812e | 1674 | r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, ring); |
fe251e2f | 1675 | if (r) { |
e32eb50d | 1676 | ring->ready = false; |
fe251e2f AD |
1677 | return r; |
1678 | } | |
1679 | return 0; | |
1680 | } | |
bcc1c2a1 AD |
1681 | |
1682 | /* | |
1683 | * Core functions | |
1684 | */ | |
bcc1c2a1 AD |
1685 | static void evergreen_gpu_init(struct radeon_device *rdev) |
1686 | { | |
416a2bd2 | 1687 | u32 gb_addr_config; |
32fcdbf4 | 1688 | u32 mc_shared_chmap, mc_arb_ramcfg; |
32fcdbf4 AD |
1689 | u32 sx_debug_1; |
1690 | u32 smx_dc_ctl0; | |
1691 | u32 sq_config; | |
1692 | u32 sq_lds_resource_mgmt; | |
1693 | u32 sq_gpr_resource_mgmt_1; | |
1694 | u32 sq_gpr_resource_mgmt_2; | |
1695 | u32 sq_gpr_resource_mgmt_3; | |
1696 | u32 sq_thread_resource_mgmt; | |
1697 | u32 sq_thread_resource_mgmt_2; | |
1698 | u32 sq_stack_resource_mgmt_1; | |
1699 | u32 sq_stack_resource_mgmt_2; | |
1700 | u32 sq_stack_resource_mgmt_3; | |
1701 | u32 vgt_cache_invalidation; | |
f25a5c63 | 1702 | u32 hdp_host_path_cntl, tmp; |
416a2bd2 | 1703 | u32 disabled_rb_mask; |
32fcdbf4 AD |
1704 | int i, j, num_shader_engines, ps_thread_count; |
1705 | ||
1706 | switch (rdev->family) { | |
1707 | case CHIP_CYPRESS: | |
1708 | case CHIP_HEMLOCK: | |
1709 | rdev->config.evergreen.num_ses = 2; | |
1710 | rdev->config.evergreen.max_pipes = 4; | |
1711 | rdev->config.evergreen.max_tile_pipes = 8; | |
1712 | rdev->config.evergreen.max_simds = 10; | |
1713 | rdev->config.evergreen.max_backends = 4 * rdev->config.evergreen.num_ses; | |
1714 | rdev->config.evergreen.max_gprs = 256; | |
1715 | rdev->config.evergreen.max_threads = 248; | |
1716 | rdev->config.evergreen.max_gs_threads = 32; | |
1717 | rdev->config.evergreen.max_stack_entries = 512; | |
1718 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1719 | rdev->config.evergreen.sx_max_export_size = 256; | |
1720 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1721 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1722 | rdev->config.evergreen.max_hw_contexts = 8; | |
1723 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1724 | ||
1725 | rdev->config.evergreen.sc_prim_fifo_size = 0x100; | |
1726 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1727 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1728 | gb_addr_config = CYPRESS_GB_ADDR_CONFIG_GOLDEN; |
32fcdbf4 AD |
1729 | break; |
1730 | case CHIP_JUNIPER: | |
1731 | rdev->config.evergreen.num_ses = 1; | |
1732 | rdev->config.evergreen.max_pipes = 4; | |
1733 | rdev->config.evergreen.max_tile_pipes = 4; | |
1734 | rdev->config.evergreen.max_simds = 10; | |
1735 | rdev->config.evergreen.max_backends = 4 * rdev->config.evergreen.num_ses; | |
1736 | rdev->config.evergreen.max_gprs = 256; | |
1737 | rdev->config.evergreen.max_threads = 248; | |
1738 | rdev->config.evergreen.max_gs_threads = 32; | |
1739 | rdev->config.evergreen.max_stack_entries = 512; | |
1740 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1741 | rdev->config.evergreen.sx_max_export_size = 256; | |
1742 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1743 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1744 | rdev->config.evergreen.max_hw_contexts = 8; | |
1745 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1746 | ||
1747 | rdev->config.evergreen.sc_prim_fifo_size = 0x100; | |
1748 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1749 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1750 | gb_addr_config = JUNIPER_GB_ADDR_CONFIG_GOLDEN; |
32fcdbf4 AD |
1751 | break; |
1752 | case CHIP_REDWOOD: | |
1753 | rdev->config.evergreen.num_ses = 1; | |
1754 | rdev->config.evergreen.max_pipes = 4; | |
1755 | rdev->config.evergreen.max_tile_pipes = 4; | |
1756 | rdev->config.evergreen.max_simds = 5; | |
1757 | rdev->config.evergreen.max_backends = 2 * rdev->config.evergreen.num_ses; | |
1758 | rdev->config.evergreen.max_gprs = 256; | |
1759 | rdev->config.evergreen.max_threads = 248; | |
1760 | rdev->config.evergreen.max_gs_threads = 32; | |
1761 | rdev->config.evergreen.max_stack_entries = 256; | |
1762 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1763 | rdev->config.evergreen.sx_max_export_size = 256; | |
1764 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1765 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1766 | rdev->config.evergreen.max_hw_contexts = 8; | |
1767 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1768 | ||
1769 | rdev->config.evergreen.sc_prim_fifo_size = 0x100; | |
1770 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1771 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1772 | gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN; |
32fcdbf4 AD |
1773 | break; |
1774 | case CHIP_CEDAR: | |
1775 | default: | |
1776 | rdev->config.evergreen.num_ses = 1; | |
1777 | rdev->config.evergreen.max_pipes = 2; | |
1778 | rdev->config.evergreen.max_tile_pipes = 2; | |
1779 | rdev->config.evergreen.max_simds = 2; | |
1780 | rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses; | |
1781 | rdev->config.evergreen.max_gprs = 256; | |
1782 | rdev->config.evergreen.max_threads = 192; | |
1783 | rdev->config.evergreen.max_gs_threads = 16; | |
1784 | rdev->config.evergreen.max_stack_entries = 256; | |
1785 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1786 | rdev->config.evergreen.sx_max_export_size = 128; | |
1787 | rdev->config.evergreen.sx_max_export_pos_size = 32; | |
1788 | rdev->config.evergreen.sx_max_export_smx_size = 96; | |
1789 | rdev->config.evergreen.max_hw_contexts = 4; | |
1790 | rdev->config.evergreen.sq_num_cf_insts = 1; | |
1791 | ||
d5e455e4 AD |
1792 | rdev->config.evergreen.sc_prim_fifo_size = 0x40; |
1793 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1794 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1795 | gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN; |
d5e455e4 AD |
1796 | break; |
1797 | case CHIP_PALM: | |
1798 | rdev->config.evergreen.num_ses = 1; | |
1799 | rdev->config.evergreen.max_pipes = 2; | |
1800 | rdev->config.evergreen.max_tile_pipes = 2; | |
1801 | rdev->config.evergreen.max_simds = 2; | |
1802 | rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses; | |
1803 | rdev->config.evergreen.max_gprs = 256; | |
1804 | rdev->config.evergreen.max_threads = 192; | |
1805 | rdev->config.evergreen.max_gs_threads = 16; | |
1806 | rdev->config.evergreen.max_stack_entries = 256; | |
1807 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1808 | rdev->config.evergreen.sx_max_export_size = 128; | |
1809 | rdev->config.evergreen.sx_max_export_pos_size = 32; | |
1810 | rdev->config.evergreen.sx_max_export_smx_size = 96; | |
1811 | rdev->config.evergreen.max_hw_contexts = 4; | |
1812 | rdev->config.evergreen.sq_num_cf_insts = 1; | |
1813 | ||
d5c5a72f AD |
1814 | rdev->config.evergreen.sc_prim_fifo_size = 0x40; |
1815 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1816 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1817 | gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN; |
d5c5a72f AD |
1818 | break; |
1819 | case CHIP_SUMO: | |
1820 | rdev->config.evergreen.num_ses = 1; | |
1821 | rdev->config.evergreen.max_pipes = 4; | |
1822 | rdev->config.evergreen.max_tile_pipes = 2; | |
1823 | if (rdev->pdev->device == 0x9648) | |
1824 | rdev->config.evergreen.max_simds = 3; | |
1825 | else if ((rdev->pdev->device == 0x9647) || | |
1826 | (rdev->pdev->device == 0x964a)) | |
1827 | rdev->config.evergreen.max_simds = 4; | |
1828 | else | |
1829 | rdev->config.evergreen.max_simds = 5; | |
1830 | rdev->config.evergreen.max_backends = 2 * rdev->config.evergreen.num_ses; | |
1831 | rdev->config.evergreen.max_gprs = 256; | |
1832 | rdev->config.evergreen.max_threads = 248; | |
1833 | rdev->config.evergreen.max_gs_threads = 32; | |
1834 | rdev->config.evergreen.max_stack_entries = 256; | |
1835 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1836 | rdev->config.evergreen.sx_max_export_size = 256; | |
1837 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1838 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1839 | rdev->config.evergreen.max_hw_contexts = 8; | |
1840 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1841 | ||
1842 | rdev->config.evergreen.sc_prim_fifo_size = 0x40; | |
1843 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1844 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1845 | gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN; |
d5c5a72f AD |
1846 | break; |
1847 | case CHIP_SUMO2: | |
1848 | rdev->config.evergreen.num_ses = 1; | |
1849 | rdev->config.evergreen.max_pipes = 4; | |
1850 | rdev->config.evergreen.max_tile_pipes = 4; | |
1851 | rdev->config.evergreen.max_simds = 2; | |
1852 | rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses; | |
1853 | rdev->config.evergreen.max_gprs = 256; | |
1854 | rdev->config.evergreen.max_threads = 248; | |
1855 | rdev->config.evergreen.max_gs_threads = 32; | |
1856 | rdev->config.evergreen.max_stack_entries = 512; | |
1857 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1858 | rdev->config.evergreen.sx_max_export_size = 256; | |
1859 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1860 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1861 | rdev->config.evergreen.max_hw_contexts = 8; | |
1862 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1863 | ||
adb68fa2 AD |
1864 | rdev->config.evergreen.sc_prim_fifo_size = 0x40; |
1865 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1866 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1867 | gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN; |
adb68fa2 AD |
1868 | break; |
1869 | case CHIP_BARTS: | |
1870 | rdev->config.evergreen.num_ses = 2; | |
1871 | rdev->config.evergreen.max_pipes = 4; | |
1872 | rdev->config.evergreen.max_tile_pipes = 8; | |
1873 | rdev->config.evergreen.max_simds = 7; | |
1874 | rdev->config.evergreen.max_backends = 4 * rdev->config.evergreen.num_ses; | |
1875 | rdev->config.evergreen.max_gprs = 256; | |
1876 | rdev->config.evergreen.max_threads = 248; | |
1877 | rdev->config.evergreen.max_gs_threads = 32; | |
1878 | rdev->config.evergreen.max_stack_entries = 512; | |
1879 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1880 | rdev->config.evergreen.sx_max_export_size = 256; | |
1881 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1882 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1883 | rdev->config.evergreen.max_hw_contexts = 8; | |
1884 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1885 | ||
1886 | rdev->config.evergreen.sc_prim_fifo_size = 0x100; | |
1887 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1888 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1889 | gb_addr_config = BARTS_GB_ADDR_CONFIG_GOLDEN; |
adb68fa2 AD |
1890 | break; |
1891 | case CHIP_TURKS: | |
1892 | rdev->config.evergreen.num_ses = 1; | |
1893 | rdev->config.evergreen.max_pipes = 4; | |
1894 | rdev->config.evergreen.max_tile_pipes = 4; | |
1895 | rdev->config.evergreen.max_simds = 6; | |
1896 | rdev->config.evergreen.max_backends = 2 * rdev->config.evergreen.num_ses; | |
1897 | rdev->config.evergreen.max_gprs = 256; | |
1898 | rdev->config.evergreen.max_threads = 248; | |
1899 | rdev->config.evergreen.max_gs_threads = 32; | |
1900 | rdev->config.evergreen.max_stack_entries = 256; | |
1901 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1902 | rdev->config.evergreen.sx_max_export_size = 256; | |
1903 | rdev->config.evergreen.sx_max_export_pos_size = 64; | |
1904 | rdev->config.evergreen.sx_max_export_smx_size = 192; | |
1905 | rdev->config.evergreen.max_hw_contexts = 8; | |
1906 | rdev->config.evergreen.sq_num_cf_insts = 2; | |
1907 | ||
1908 | rdev->config.evergreen.sc_prim_fifo_size = 0x100; | |
1909 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1910 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1911 | gb_addr_config = TURKS_GB_ADDR_CONFIG_GOLDEN; |
adb68fa2 AD |
1912 | break; |
1913 | case CHIP_CAICOS: | |
1914 | rdev->config.evergreen.num_ses = 1; | |
1915 | rdev->config.evergreen.max_pipes = 4; | |
1916 | rdev->config.evergreen.max_tile_pipes = 2; | |
1917 | rdev->config.evergreen.max_simds = 2; | |
1918 | rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses; | |
1919 | rdev->config.evergreen.max_gprs = 256; | |
1920 | rdev->config.evergreen.max_threads = 192; | |
1921 | rdev->config.evergreen.max_gs_threads = 16; | |
1922 | rdev->config.evergreen.max_stack_entries = 256; | |
1923 | rdev->config.evergreen.sx_num_of_sets = 4; | |
1924 | rdev->config.evergreen.sx_max_export_size = 128; | |
1925 | rdev->config.evergreen.sx_max_export_pos_size = 32; | |
1926 | rdev->config.evergreen.sx_max_export_smx_size = 96; | |
1927 | rdev->config.evergreen.max_hw_contexts = 4; | |
1928 | rdev->config.evergreen.sq_num_cf_insts = 1; | |
1929 | ||
32fcdbf4 AD |
1930 | rdev->config.evergreen.sc_prim_fifo_size = 0x40; |
1931 | rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30; | |
1932 | rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 1933 | gb_addr_config = CAICOS_GB_ADDR_CONFIG_GOLDEN; |
32fcdbf4 AD |
1934 | break; |
1935 | } | |
1936 | ||
1937 | /* Initialize HDP */ | |
1938 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { | |
1939 | WREG32((0x2c14 + j), 0x00000000); | |
1940 | WREG32((0x2c18 + j), 0x00000000); | |
1941 | WREG32((0x2c1c + j), 0x00000000); | |
1942 | WREG32((0x2c20 + j), 0x00000000); | |
1943 | WREG32((0x2c24 + j), 0x00000000); | |
1944 | } | |
1945 | ||
1946 | WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff)); | |
1947 | ||
d054ac16 AD |
1948 | evergreen_fix_pci_max_read_req_size(rdev); |
1949 | ||
32fcdbf4 | 1950 | mc_shared_chmap = RREG32(MC_SHARED_CHMAP); |
05b3ef69 AD |
1951 | if ((rdev->family == CHIP_PALM) || |
1952 | (rdev->family == CHIP_SUMO) || | |
1953 | (rdev->family == CHIP_SUMO2)) | |
d9282fca AD |
1954 | mc_arb_ramcfg = RREG32(FUS_MC_ARB_RAMCFG); |
1955 | else | |
1956 | mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG); | |
32fcdbf4 | 1957 | |
1aa52bd3 AD |
1958 | /* setup tiling info dword. gb_addr_config is not adequate since it does |
1959 | * not have bank info, so create a custom tiling dword. | |
1960 | * bits 3:0 num_pipes | |
1961 | * bits 7:4 num_banks | |
1962 | * bits 11:8 group_size | |
1963 | * bits 15:12 row_size | |
1964 | */ | |
1965 | rdev->config.evergreen.tile_config = 0; | |
1966 | switch (rdev->config.evergreen.max_tile_pipes) { | |
1967 | case 1: | |
1968 | default: | |
1969 | rdev->config.evergreen.tile_config |= (0 << 0); | |
1970 | break; | |
1971 | case 2: | |
1972 | rdev->config.evergreen.tile_config |= (1 << 0); | |
1973 | break; | |
1974 | case 4: | |
1975 | rdev->config.evergreen.tile_config |= (2 << 0); | |
1976 | break; | |
1977 | case 8: | |
1978 | rdev->config.evergreen.tile_config |= (3 << 0); | |
1979 | break; | |
1980 | } | |
d698a34d | 1981 | /* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */ |
5bfa4879 | 1982 | if (rdev->flags & RADEON_IS_IGP) |
d698a34d | 1983 | rdev->config.evergreen.tile_config |= 1 << 4; |
29d65406 | 1984 | else { |
c8d15edc AD |
1985 | switch ((mc_arb_ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT) { |
1986 | case 0: /* four banks */ | |
29d65406 | 1987 | rdev->config.evergreen.tile_config |= 0 << 4; |
c8d15edc AD |
1988 | break; |
1989 | case 1: /* eight banks */ | |
1990 | rdev->config.evergreen.tile_config |= 1 << 4; | |
1991 | break; | |
1992 | case 2: /* sixteen banks */ | |
1993 | default: | |
1994 | rdev->config.evergreen.tile_config |= 2 << 4; | |
1995 | break; | |
1996 | } | |
29d65406 | 1997 | } |
416a2bd2 | 1998 | rdev->config.evergreen.tile_config |= 0 << 8; |
1aa52bd3 AD |
1999 | rdev->config.evergreen.tile_config |= |
2000 | ((gb_addr_config & 0x30000000) >> 28) << 12; | |
2001 | ||
416a2bd2 | 2002 | num_shader_engines = (gb_addr_config & NUM_SHADER_ENGINES(3) >> 12) + 1; |
32fcdbf4 | 2003 | |
416a2bd2 AD |
2004 | if ((rdev->family >= CHIP_CEDAR) && (rdev->family <= CHIP_HEMLOCK)) { |
2005 | u32 efuse_straps_4; | |
2006 | u32 efuse_straps_3; | |
32fcdbf4 | 2007 | |
416a2bd2 AD |
2008 | WREG32(RCU_IND_INDEX, 0x204); |
2009 | efuse_straps_4 = RREG32(RCU_IND_DATA); | |
2010 | WREG32(RCU_IND_INDEX, 0x203); | |
2011 | efuse_straps_3 = RREG32(RCU_IND_DATA); | |
2012 | tmp = (((efuse_straps_4 & 0xf) << 4) | | |
2013 | ((efuse_straps_3 & 0xf0000000) >> 28)); | |
2014 | } else { | |
2015 | tmp = 0; | |
2016 | for (i = (rdev->config.evergreen.num_ses - 1); i >= 0; i--) { | |
2017 | u32 rb_disable_bitmap; | |
2018 | ||
2019 | WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); | |
2020 | WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); | |
2021 | rb_disable_bitmap = (RREG32(CC_RB_BACKEND_DISABLE) & 0x00ff0000) >> 16; | |
2022 | tmp <<= 4; | |
2023 | tmp |= rb_disable_bitmap; | |
32fcdbf4 | 2024 | } |
416a2bd2 AD |
2025 | } |
2026 | /* enabled rb are just the one not disabled :) */ | |
2027 | disabled_rb_mask = tmp; | |
32fcdbf4 | 2028 | |
416a2bd2 AD |
2029 | WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); |
2030 | WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); | |
32fcdbf4 | 2031 | |
416a2bd2 AD |
2032 | WREG32(GB_ADDR_CONFIG, gb_addr_config); |
2033 | WREG32(DMIF_ADDR_CONFIG, gb_addr_config); | |
2034 | WREG32(HDP_ADDR_CONFIG, gb_addr_config); | |
32fcdbf4 | 2035 | |
416a2bd2 AD |
2036 | tmp = gb_addr_config & NUM_PIPES_MASK; |
2037 | tmp = r6xx_remap_render_backend(rdev, tmp, rdev->config.evergreen.max_backends, | |
2038 | EVERGREEN_MAX_BACKENDS, disabled_rb_mask); | |
2039 | WREG32(GB_BACKEND_MAP, tmp); | |
32fcdbf4 AD |
2040 | |
2041 | WREG32(CGTS_SYS_TCC_DISABLE, 0); | |
2042 | WREG32(CGTS_TCC_DISABLE, 0); | |
2043 | WREG32(CGTS_USER_SYS_TCC_DISABLE, 0); | |
2044 | WREG32(CGTS_USER_TCC_DISABLE, 0); | |
2045 | ||
2046 | /* set HW defaults for 3D engine */ | |
2047 | WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) | | |
2048 | ROQ_IB2_START(0x2b))); | |
2049 | ||
2050 | WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30)); | |
2051 | ||
2052 | WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO | | |
2053 | SYNC_GRADIENT | | |
2054 | SYNC_WALKER | | |
2055 | SYNC_ALIGNER)); | |
2056 | ||
2057 | sx_debug_1 = RREG32(SX_DEBUG_1); | |
2058 | sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS; | |
2059 | WREG32(SX_DEBUG_1, sx_debug_1); | |
2060 | ||
2061 | ||
2062 | smx_dc_ctl0 = RREG32(SMX_DC_CTL0); | |
2063 | smx_dc_ctl0 &= ~NUMBER_OF_SETS(0x1ff); | |
2064 | smx_dc_ctl0 |= NUMBER_OF_SETS(rdev->config.evergreen.sx_num_of_sets); | |
2065 | WREG32(SMX_DC_CTL0, smx_dc_ctl0); | |
2066 | ||
b866d133 AD |
2067 | if (rdev->family <= CHIP_SUMO2) |
2068 | WREG32(SMX_SAR_CTL0, 0x00010000); | |
2069 | ||
32fcdbf4 AD |
2070 | WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev->config.evergreen.sx_max_export_size / 4) - 1) | |
2071 | POSITION_BUFFER_SIZE((rdev->config.evergreen.sx_max_export_pos_size / 4) - 1) | | |
2072 | SMX_BUFFER_SIZE((rdev->config.evergreen.sx_max_export_smx_size / 4) - 1))); | |
2073 | ||
2074 | WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev->config.evergreen.sc_prim_fifo_size) | | |
2075 | SC_HIZ_TILE_FIFO_SIZE(rdev->config.evergreen.sc_hiz_tile_fifo_size) | | |
2076 | SC_EARLYZ_TILE_FIFO_SIZE(rdev->config.evergreen.sc_earlyz_tile_fifo_size))); | |
2077 | ||
2078 | WREG32(VGT_NUM_INSTANCES, 1); | |
2079 | WREG32(SPI_CONFIG_CNTL, 0); | |
2080 | WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4)); | |
2081 | WREG32(CP_PERFMON_CNTL, 0); | |
2082 | ||
2083 | WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev->config.evergreen.sq_num_cf_insts) | | |
2084 | FETCH_FIFO_HIWATER(0x4) | | |
2085 | DONE_FIFO_HIWATER(0xe0) | | |
2086 | ALU_UPDATE_FIFO_HIWATER(0x8))); | |
2087 | ||
2088 | sq_config = RREG32(SQ_CONFIG); | |
2089 | sq_config &= ~(PS_PRIO(3) | | |
2090 | VS_PRIO(3) | | |
2091 | GS_PRIO(3) | | |
2092 | ES_PRIO(3)); | |
2093 | sq_config |= (VC_ENABLE | | |
2094 | EXPORT_SRC_C | | |
2095 | PS_PRIO(0) | | |
2096 | VS_PRIO(1) | | |
2097 | GS_PRIO(2) | | |
2098 | ES_PRIO(3)); | |
2099 | ||
d5e455e4 AD |
2100 | switch (rdev->family) { |
2101 | case CHIP_CEDAR: | |
2102 | case CHIP_PALM: | |
d5c5a72f AD |
2103 | case CHIP_SUMO: |
2104 | case CHIP_SUMO2: | |
adb68fa2 | 2105 | case CHIP_CAICOS: |
32fcdbf4 AD |
2106 | /* no vertex cache */ |
2107 | sq_config &= ~VC_ENABLE; | |
d5e455e4 AD |
2108 | break; |
2109 | default: | |
2110 | break; | |
2111 | } | |
32fcdbf4 AD |
2112 | |
2113 | sq_lds_resource_mgmt = RREG32(SQ_LDS_RESOURCE_MGMT); | |
2114 | ||
2115 | sq_gpr_resource_mgmt_1 = NUM_PS_GPRS((rdev->config.evergreen.max_gprs - (4 * 2))* 12 / 32); | |
2116 | sq_gpr_resource_mgmt_1 |= NUM_VS_GPRS((rdev->config.evergreen.max_gprs - (4 * 2)) * 6 / 32); | |
2117 | sq_gpr_resource_mgmt_1 |= NUM_CLAUSE_TEMP_GPRS(4); | |
2118 | sq_gpr_resource_mgmt_2 = NUM_GS_GPRS((rdev->config.evergreen.max_gprs - (4 * 2)) * 4 / 32); | |
2119 | sq_gpr_resource_mgmt_2 |= NUM_ES_GPRS((rdev->config.evergreen.max_gprs - (4 * 2)) * 4 / 32); | |
2120 | sq_gpr_resource_mgmt_3 = NUM_HS_GPRS((rdev->config.evergreen.max_gprs - (4 * 2)) * 3 / 32); | |
2121 | sq_gpr_resource_mgmt_3 |= NUM_LS_GPRS((rdev->config.evergreen.max_gprs - (4 * 2)) * 3 / 32); | |
2122 | ||
d5e455e4 AD |
2123 | switch (rdev->family) { |
2124 | case CHIP_CEDAR: | |
2125 | case CHIP_PALM: | |
d5c5a72f AD |
2126 | case CHIP_SUMO: |
2127 | case CHIP_SUMO2: | |
32fcdbf4 | 2128 | ps_thread_count = 96; |
d5e455e4 AD |
2129 | break; |
2130 | default: | |
32fcdbf4 | 2131 | ps_thread_count = 128; |
d5e455e4 AD |
2132 | break; |
2133 | } | |
32fcdbf4 AD |
2134 | |
2135 | sq_thread_resource_mgmt = NUM_PS_THREADS(ps_thread_count); | |
f96b35cd AD |
2136 | sq_thread_resource_mgmt |= NUM_VS_THREADS((((rdev->config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8); |
2137 | sq_thread_resource_mgmt |= NUM_GS_THREADS((((rdev->config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8); | |
2138 | sq_thread_resource_mgmt |= NUM_ES_THREADS((((rdev->config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8); | |
2139 | sq_thread_resource_mgmt_2 = NUM_HS_THREADS((((rdev->config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8); | |
2140 | sq_thread_resource_mgmt_2 |= NUM_LS_THREADS((((rdev->config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8); | |
32fcdbf4 AD |
2141 | |
2142 | sq_stack_resource_mgmt_1 = NUM_PS_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2143 | sq_stack_resource_mgmt_1 |= NUM_VS_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2144 | sq_stack_resource_mgmt_2 = NUM_GS_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2145 | sq_stack_resource_mgmt_2 |= NUM_ES_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2146 | sq_stack_resource_mgmt_3 = NUM_HS_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2147 | sq_stack_resource_mgmt_3 |= NUM_LS_STACK_ENTRIES((rdev->config.evergreen.max_stack_entries * 1) / 6); | |
2148 | ||
2149 | WREG32(SQ_CONFIG, sq_config); | |
2150 | WREG32(SQ_GPR_RESOURCE_MGMT_1, sq_gpr_resource_mgmt_1); | |
2151 | WREG32(SQ_GPR_RESOURCE_MGMT_2, sq_gpr_resource_mgmt_2); | |
2152 | WREG32(SQ_GPR_RESOURCE_MGMT_3, sq_gpr_resource_mgmt_3); | |
2153 | WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt); | |
2154 | WREG32(SQ_THREAD_RESOURCE_MGMT_2, sq_thread_resource_mgmt_2); | |
2155 | WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1); | |
2156 | WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2); | |
2157 | WREG32(SQ_STACK_RESOURCE_MGMT_3, sq_stack_resource_mgmt_3); | |
2158 | WREG32(SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0); | |
2159 | WREG32(SQ_LDS_RESOURCE_MGMT, sq_lds_resource_mgmt); | |
2160 | ||
2161 | WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) | | |
2162 | FORCE_EOV_MAX_REZ_CNT(255))); | |
2163 | ||
d5e455e4 AD |
2164 | switch (rdev->family) { |
2165 | case CHIP_CEDAR: | |
2166 | case CHIP_PALM: | |
d5c5a72f AD |
2167 | case CHIP_SUMO: |
2168 | case CHIP_SUMO2: | |
adb68fa2 | 2169 | case CHIP_CAICOS: |
32fcdbf4 | 2170 | vgt_cache_invalidation = CACHE_INVALIDATION(TC_ONLY); |
d5e455e4 AD |
2171 | break; |
2172 | default: | |
32fcdbf4 | 2173 | vgt_cache_invalidation = CACHE_INVALIDATION(VC_AND_TC); |
d5e455e4 AD |
2174 | break; |
2175 | } | |
32fcdbf4 AD |
2176 | vgt_cache_invalidation |= AUTO_INVLD_EN(ES_AND_GS_AUTO); |
2177 | WREG32(VGT_CACHE_INVALIDATION, vgt_cache_invalidation); | |
2178 | ||
2179 | WREG32(VGT_GS_VERTEX_REUSE, 16); | |
12920591 | 2180 | WREG32(PA_SU_LINE_STIPPLE_VALUE, 0); |
32fcdbf4 AD |
2181 | WREG32(PA_SC_LINE_STIPPLE_STATE, 0); |
2182 | ||
60a4a3e0 AD |
2183 | WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, 14); |
2184 | WREG32(VGT_OUT_DEALLOC_CNTL, 16); | |
2185 | ||
32fcdbf4 AD |
2186 | WREG32(CB_PERF_CTR0_SEL_0, 0); |
2187 | WREG32(CB_PERF_CTR0_SEL_1, 0); | |
2188 | WREG32(CB_PERF_CTR1_SEL_0, 0); | |
2189 | WREG32(CB_PERF_CTR1_SEL_1, 0); | |
2190 | WREG32(CB_PERF_CTR2_SEL_0, 0); | |
2191 | WREG32(CB_PERF_CTR2_SEL_1, 0); | |
2192 | WREG32(CB_PERF_CTR3_SEL_0, 0); | |
2193 | WREG32(CB_PERF_CTR3_SEL_1, 0); | |
2194 | ||
60a4a3e0 AD |
2195 | /* clear render buffer base addresses */ |
2196 | WREG32(CB_COLOR0_BASE, 0); | |
2197 | WREG32(CB_COLOR1_BASE, 0); | |
2198 | WREG32(CB_COLOR2_BASE, 0); | |
2199 | WREG32(CB_COLOR3_BASE, 0); | |
2200 | WREG32(CB_COLOR4_BASE, 0); | |
2201 | WREG32(CB_COLOR5_BASE, 0); | |
2202 | WREG32(CB_COLOR6_BASE, 0); | |
2203 | WREG32(CB_COLOR7_BASE, 0); | |
2204 | WREG32(CB_COLOR8_BASE, 0); | |
2205 | WREG32(CB_COLOR9_BASE, 0); | |
2206 | WREG32(CB_COLOR10_BASE, 0); | |
2207 | WREG32(CB_COLOR11_BASE, 0); | |
2208 | ||
2209 | /* set the shader const cache sizes to 0 */ | |
2210 | for (i = SQ_ALU_CONST_BUFFER_SIZE_PS_0; i < 0x28200; i += 4) | |
2211 | WREG32(i, 0); | |
2212 | for (i = SQ_ALU_CONST_BUFFER_SIZE_HS_0; i < 0x29000; i += 4) | |
2213 | WREG32(i, 0); | |
2214 | ||
f25a5c63 AD |
2215 | tmp = RREG32(HDP_MISC_CNTL); |
2216 | tmp |= HDP_FLUSH_INVALIDATE_CACHE; | |
2217 | WREG32(HDP_MISC_CNTL, tmp); | |
2218 | ||
32fcdbf4 AD |
2219 | hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL); |
2220 | WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl); | |
2221 | ||
2222 | WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); | |
2223 | ||
2224 | udelay(50); | |
2225 | ||
bcc1c2a1 AD |
2226 | } |
2227 | ||
2228 | int evergreen_mc_init(struct radeon_device *rdev) | |
2229 | { | |
bcc1c2a1 AD |
2230 | u32 tmp; |
2231 | int chansize, numchan; | |
bcc1c2a1 AD |
2232 | |
2233 | /* Get VRAM informations */ | |
2234 | rdev->mc.vram_is_ddr = true; | |
05b3ef69 AD |
2235 | if ((rdev->family == CHIP_PALM) || |
2236 | (rdev->family == CHIP_SUMO) || | |
2237 | (rdev->family == CHIP_SUMO2)) | |
8208441b AD |
2238 | tmp = RREG32(FUS_MC_ARB_RAMCFG); |
2239 | else | |
2240 | tmp = RREG32(MC_ARB_RAMCFG); | |
bcc1c2a1 AD |
2241 | if (tmp & CHANSIZE_OVERRIDE) { |
2242 | chansize = 16; | |
2243 | } else if (tmp & CHANSIZE_MASK) { | |
2244 | chansize = 64; | |
2245 | } else { | |
2246 | chansize = 32; | |
2247 | } | |
2248 | tmp = RREG32(MC_SHARED_CHMAP); | |
2249 | switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) { | |
2250 | case 0: | |
2251 | default: | |
2252 | numchan = 1; | |
2253 | break; | |
2254 | case 1: | |
2255 | numchan = 2; | |
2256 | break; | |
2257 | case 2: | |
2258 | numchan = 4; | |
2259 | break; | |
2260 | case 3: | |
2261 | numchan = 8; | |
2262 | break; | |
2263 | } | |
2264 | rdev->mc.vram_width = numchan * chansize; | |
2265 | /* Could aper size report 0 ? */ | |
01d73a69 JC |
2266 | rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0); |
2267 | rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0); | |
bcc1c2a1 | 2268 | /* Setup GPU memory space */ |
05b3ef69 AD |
2269 | if ((rdev->family == CHIP_PALM) || |
2270 | (rdev->family == CHIP_SUMO) || | |
2271 | (rdev->family == CHIP_SUMO2)) { | |
6eb18f8b AD |
2272 | /* size in bytes on fusion */ |
2273 | rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE); | |
2274 | rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE); | |
2275 | } else { | |
05b3ef69 | 2276 | /* size in MB on evergreen/cayman/tn */ |
6eb18f8b AD |
2277 | rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE) * 1024 * 1024; |
2278 | rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE) * 1024 * 1024; | |
2279 | } | |
51e5fcd3 | 2280 | rdev->mc.visible_vram_size = rdev->mc.aper_size; |
0ef0c1f7 | 2281 | r700_vram_gtt_location(rdev, &rdev->mc); |
f47299c5 AD |
2282 | radeon_update_bandwidth_info(rdev); |
2283 | ||
bcc1c2a1 AD |
2284 | return 0; |
2285 | } | |
d594e46a | 2286 | |
e32eb50d | 2287 | bool evergreen_gpu_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring) |
225758d8 | 2288 | { |
17db7042 AD |
2289 | u32 srbm_status; |
2290 | u32 grbm_status; | |
2291 | u32 grbm_status_se0, grbm_status_se1; | |
17db7042 AD |
2292 | |
2293 | srbm_status = RREG32(SRBM_STATUS); | |
2294 | grbm_status = RREG32(GRBM_STATUS); | |
2295 | grbm_status_se0 = RREG32(GRBM_STATUS_SE0); | |
2296 | grbm_status_se1 = RREG32(GRBM_STATUS_SE1); | |
2297 | if (!(grbm_status & GUI_ACTIVE)) { | |
069211e5 | 2298 | radeon_ring_lockup_update(ring); |
17db7042 AD |
2299 | return false; |
2300 | } | |
2301 | /* force CP activities */ | |
7b9ef16b | 2302 | radeon_ring_force_activity(rdev, ring); |
069211e5 | 2303 | return radeon_ring_test_lockup(rdev, ring); |
225758d8 JG |
2304 | } |
2305 | ||
747943ea | 2306 | static int evergreen_gpu_soft_reset(struct radeon_device *rdev) |
bcc1c2a1 | 2307 | { |
747943ea | 2308 | struct evergreen_mc_save save; |
747943ea AD |
2309 | u32 grbm_reset = 0; |
2310 | ||
8d96fe93 AD |
2311 | if (!(RREG32(GRBM_STATUS) & GUI_ACTIVE)) |
2312 | return 0; | |
2313 | ||
747943ea AD |
2314 | dev_info(rdev->dev, "GPU softreset \n"); |
2315 | dev_info(rdev->dev, " GRBM_STATUS=0x%08X\n", | |
2316 | RREG32(GRBM_STATUS)); | |
2317 | dev_info(rdev->dev, " GRBM_STATUS_SE0=0x%08X\n", | |
2318 | RREG32(GRBM_STATUS_SE0)); | |
2319 | dev_info(rdev->dev, " GRBM_STATUS_SE1=0x%08X\n", | |
2320 | RREG32(GRBM_STATUS_SE1)); | |
2321 | dev_info(rdev->dev, " SRBM_STATUS=0x%08X\n", | |
2322 | RREG32(SRBM_STATUS)); | |
440a7cd8 JG |
2323 | dev_info(rdev->dev, " R_008674_CP_STALLED_STAT1 = 0x%08X\n", |
2324 | RREG32(CP_STALLED_STAT1)); | |
2325 | dev_info(rdev->dev, " R_008678_CP_STALLED_STAT2 = 0x%08X\n", | |
2326 | RREG32(CP_STALLED_STAT2)); | |
2327 | dev_info(rdev->dev, " R_00867C_CP_BUSY_STAT = 0x%08X\n", | |
2328 | RREG32(CP_BUSY_STAT)); | |
2329 | dev_info(rdev->dev, " R_008680_CP_STAT = 0x%08X\n", | |
2330 | RREG32(CP_STAT)); | |
747943ea AD |
2331 | evergreen_mc_stop(rdev, &save); |
2332 | if (evergreen_mc_wait_for_idle(rdev)) { | |
2333 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); | |
2334 | } | |
2335 | /* Disable CP parsing/prefetching */ | |
2336 | WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT); | |
2337 | ||
2338 | /* reset all the gfx blocks */ | |
2339 | grbm_reset = (SOFT_RESET_CP | | |
2340 | SOFT_RESET_CB | | |
2341 | SOFT_RESET_DB | | |
2342 | SOFT_RESET_PA | | |
2343 | SOFT_RESET_SC | | |
2344 | SOFT_RESET_SPI | | |
2345 | SOFT_RESET_SH | | |
2346 | SOFT_RESET_SX | | |
2347 | SOFT_RESET_TC | | |
2348 | SOFT_RESET_TA | | |
2349 | SOFT_RESET_VC | | |
2350 | SOFT_RESET_VGT); | |
2351 | ||
2352 | dev_info(rdev->dev, " GRBM_SOFT_RESET=0x%08X\n", grbm_reset); | |
2353 | WREG32(GRBM_SOFT_RESET, grbm_reset); | |
2354 | (void)RREG32(GRBM_SOFT_RESET); | |
2355 | udelay(50); | |
2356 | WREG32(GRBM_SOFT_RESET, 0); | |
2357 | (void)RREG32(GRBM_SOFT_RESET); | |
747943ea AD |
2358 | /* Wait a little for things to settle down */ |
2359 | udelay(50); | |
2360 | dev_info(rdev->dev, " GRBM_STATUS=0x%08X\n", | |
2361 | RREG32(GRBM_STATUS)); | |
2362 | dev_info(rdev->dev, " GRBM_STATUS_SE0=0x%08X\n", | |
2363 | RREG32(GRBM_STATUS_SE0)); | |
2364 | dev_info(rdev->dev, " GRBM_STATUS_SE1=0x%08X\n", | |
2365 | RREG32(GRBM_STATUS_SE1)); | |
2366 | dev_info(rdev->dev, " SRBM_STATUS=0x%08X\n", | |
2367 | RREG32(SRBM_STATUS)); | |
440a7cd8 JG |
2368 | dev_info(rdev->dev, " R_008674_CP_STALLED_STAT1 = 0x%08X\n", |
2369 | RREG32(CP_STALLED_STAT1)); | |
2370 | dev_info(rdev->dev, " R_008678_CP_STALLED_STAT2 = 0x%08X\n", | |
2371 | RREG32(CP_STALLED_STAT2)); | |
2372 | dev_info(rdev->dev, " R_00867C_CP_BUSY_STAT = 0x%08X\n", | |
2373 | RREG32(CP_BUSY_STAT)); | |
2374 | dev_info(rdev->dev, " R_008680_CP_STAT = 0x%08X\n", | |
2375 | RREG32(CP_STAT)); | |
747943ea | 2376 | evergreen_mc_resume(rdev, &save); |
bcc1c2a1 AD |
2377 | return 0; |
2378 | } | |
2379 | ||
a2d07b74 | 2380 | int evergreen_asic_reset(struct radeon_device *rdev) |
bcc1c2a1 | 2381 | { |
747943ea AD |
2382 | return evergreen_gpu_soft_reset(rdev); |
2383 | } | |
2384 | ||
45f9a39b AD |
2385 | /* Interrupts */ |
2386 | ||
2387 | u32 evergreen_get_vblank_counter(struct radeon_device *rdev, int crtc) | |
2388 | { | |
46437057 | 2389 | if (crtc >= rdev->num_crtc) |
45f9a39b | 2390 | return 0; |
46437057 AD |
2391 | else |
2392 | return RREG32(CRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]); | |
45f9a39b AD |
2393 | } |
2394 | ||
2395 | void evergreen_disable_interrupt_state(struct radeon_device *rdev) | |
2396 | { | |
2397 | u32 tmp; | |
2398 | ||
1b37078b AD |
2399 | if (rdev->family >= CHIP_CAYMAN) { |
2400 | cayman_cp_int_cntl_setup(rdev, 0, | |
2401 | CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); | |
2402 | cayman_cp_int_cntl_setup(rdev, 1, 0); | |
2403 | cayman_cp_int_cntl_setup(rdev, 2, 0); | |
2404 | } else | |
2405 | WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); | |
45f9a39b AD |
2406 | WREG32(GRBM_INT_CNTL, 0); |
2407 | WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, 0); | |
2408 | WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, 0); | |
b7eff394 | 2409 | if (rdev->num_crtc >= 4) { |
18007401 AD |
2410 | WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, 0); |
2411 | WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, 0); | |
b7eff394 AD |
2412 | } |
2413 | if (rdev->num_crtc >= 6) { | |
18007401 AD |
2414 | WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, 0); |
2415 | WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, 0); | |
2416 | } | |
45f9a39b AD |
2417 | |
2418 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, 0); | |
2419 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, 0); | |
b7eff394 | 2420 | if (rdev->num_crtc >= 4) { |
18007401 AD |
2421 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, 0); |
2422 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, 0); | |
b7eff394 AD |
2423 | } |
2424 | if (rdev->num_crtc >= 6) { | |
18007401 AD |
2425 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, 0); |
2426 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, 0); | |
2427 | } | |
45f9a39b | 2428 | |
05b3ef69 AD |
2429 | /* only one DAC on DCE6 */ |
2430 | if (!ASIC_IS_DCE6(rdev)) | |
2431 | WREG32(DACA_AUTODETECT_INT_CONTROL, 0); | |
45f9a39b AD |
2432 | WREG32(DACB_AUTODETECT_INT_CONTROL, 0); |
2433 | ||
2434 | tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2435 | WREG32(DC_HPD1_INT_CONTROL, tmp); | |
2436 | tmp = RREG32(DC_HPD2_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2437 | WREG32(DC_HPD2_INT_CONTROL, tmp); | |
2438 | tmp = RREG32(DC_HPD3_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2439 | WREG32(DC_HPD3_INT_CONTROL, tmp); | |
2440 | tmp = RREG32(DC_HPD4_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2441 | WREG32(DC_HPD4_INT_CONTROL, tmp); | |
2442 | tmp = RREG32(DC_HPD5_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2443 | WREG32(DC_HPD5_INT_CONTROL, tmp); | |
2444 | tmp = RREG32(DC_HPD6_INT_CONTROL) & DC_HPDx_INT_POLARITY; | |
2445 | WREG32(DC_HPD6_INT_CONTROL, tmp); | |
2446 | ||
2447 | } | |
2448 | ||
2449 | int evergreen_irq_set(struct radeon_device *rdev) | |
2450 | { | |
2451 | u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE; | |
1b37078b | 2452 | u32 cp_int_cntl1 = 0, cp_int_cntl2 = 0; |
45f9a39b AD |
2453 | u32 crtc1 = 0, crtc2 = 0, crtc3 = 0, crtc4 = 0, crtc5 = 0, crtc6 = 0; |
2454 | u32 hpd1, hpd2, hpd3, hpd4, hpd5, hpd6; | |
2031f77c | 2455 | u32 grbm_int_cntl = 0; |
6f34be50 | 2456 | u32 grph1 = 0, grph2 = 0, grph3 = 0, grph4 = 0, grph5 = 0, grph6 = 0; |
f122c610 | 2457 | u32 afmt1 = 0, afmt2 = 0, afmt3 = 0, afmt4 = 0, afmt5 = 0, afmt6 = 0; |
45f9a39b AD |
2458 | |
2459 | if (!rdev->irq.installed) { | |
fce7d61b | 2460 | WARN(1, "Can't enable IRQ/MSI because no handler is installed\n"); |
45f9a39b AD |
2461 | return -EINVAL; |
2462 | } | |
2463 | /* don't enable anything if the ih is disabled */ | |
2464 | if (!rdev->ih.enabled) { | |
2465 | r600_disable_interrupts(rdev); | |
2466 | /* force the active interrupt state to all disabled */ | |
2467 | evergreen_disable_interrupt_state(rdev); | |
2468 | return 0; | |
2469 | } | |
2470 | ||
2471 | hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2472 | hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2473 | hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2474 | hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2475 | hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2476 | hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~DC_HPDx_INT_EN; | |
2477 | ||
f122c610 AD |
2478 | afmt1 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; |
2479 | afmt2 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; | |
2480 | afmt3 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; | |
2481 | afmt4 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; | |
2482 | afmt5 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; | |
2483 | afmt6 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET) & ~AFMT_AZ_FORMAT_WTRIG_MASK; | |
2484 | ||
1b37078b AD |
2485 | if (rdev->family >= CHIP_CAYMAN) { |
2486 | /* enable CP interrupts on all rings */ | |
736fc37f | 2487 | if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) { |
1b37078b AD |
2488 | DRM_DEBUG("evergreen_irq_set: sw int gfx\n"); |
2489 | cp_int_cntl |= TIME_STAMP_INT_ENABLE; | |
2490 | } | |
736fc37f | 2491 | if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP1_INDEX])) { |
1b37078b AD |
2492 | DRM_DEBUG("evergreen_irq_set: sw int cp1\n"); |
2493 | cp_int_cntl1 |= TIME_STAMP_INT_ENABLE; | |
2494 | } | |
736fc37f | 2495 | if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP2_INDEX])) { |
1b37078b AD |
2496 | DRM_DEBUG("evergreen_irq_set: sw int cp2\n"); |
2497 | cp_int_cntl2 |= TIME_STAMP_INT_ENABLE; | |
2498 | } | |
2499 | } else { | |
736fc37f | 2500 | if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) { |
1b37078b AD |
2501 | DRM_DEBUG("evergreen_irq_set: sw int gfx\n"); |
2502 | cp_int_cntl |= RB_INT_ENABLE; | |
2503 | cp_int_cntl |= TIME_STAMP_INT_ENABLE; | |
2504 | } | |
45f9a39b | 2505 | } |
1b37078b | 2506 | |
6f34be50 | 2507 | if (rdev->irq.crtc_vblank_int[0] || |
736fc37f | 2508 | atomic_read(&rdev->irq.pflip[0])) { |
45f9a39b AD |
2509 | DRM_DEBUG("evergreen_irq_set: vblank 0\n"); |
2510 | crtc1 |= VBLANK_INT_MASK; | |
2511 | } | |
6f34be50 | 2512 | if (rdev->irq.crtc_vblank_int[1] || |
736fc37f | 2513 | atomic_read(&rdev->irq.pflip[1])) { |
45f9a39b AD |
2514 | DRM_DEBUG("evergreen_irq_set: vblank 1\n"); |
2515 | crtc2 |= VBLANK_INT_MASK; | |
2516 | } | |
6f34be50 | 2517 | if (rdev->irq.crtc_vblank_int[2] || |
736fc37f | 2518 | atomic_read(&rdev->irq.pflip[2])) { |
45f9a39b AD |
2519 | DRM_DEBUG("evergreen_irq_set: vblank 2\n"); |
2520 | crtc3 |= VBLANK_INT_MASK; | |
2521 | } | |
6f34be50 | 2522 | if (rdev->irq.crtc_vblank_int[3] || |
736fc37f | 2523 | atomic_read(&rdev->irq.pflip[3])) { |
45f9a39b AD |
2524 | DRM_DEBUG("evergreen_irq_set: vblank 3\n"); |
2525 | crtc4 |= VBLANK_INT_MASK; | |
2526 | } | |
6f34be50 | 2527 | if (rdev->irq.crtc_vblank_int[4] || |
736fc37f | 2528 | atomic_read(&rdev->irq.pflip[4])) { |
45f9a39b AD |
2529 | DRM_DEBUG("evergreen_irq_set: vblank 4\n"); |
2530 | crtc5 |= VBLANK_INT_MASK; | |
2531 | } | |
6f34be50 | 2532 | if (rdev->irq.crtc_vblank_int[5] || |
736fc37f | 2533 | atomic_read(&rdev->irq.pflip[5])) { |
45f9a39b AD |
2534 | DRM_DEBUG("evergreen_irq_set: vblank 5\n"); |
2535 | crtc6 |= VBLANK_INT_MASK; | |
2536 | } | |
2537 | if (rdev->irq.hpd[0]) { | |
2538 | DRM_DEBUG("evergreen_irq_set: hpd 1\n"); | |
2539 | hpd1 |= DC_HPDx_INT_EN; | |
2540 | } | |
2541 | if (rdev->irq.hpd[1]) { | |
2542 | DRM_DEBUG("evergreen_irq_set: hpd 2\n"); | |
2543 | hpd2 |= DC_HPDx_INT_EN; | |
2544 | } | |
2545 | if (rdev->irq.hpd[2]) { | |
2546 | DRM_DEBUG("evergreen_irq_set: hpd 3\n"); | |
2547 | hpd3 |= DC_HPDx_INT_EN; | |
2548 | } | |
2549 | if (rdev->irq.hpd[3]) { | |
2550 | DRM_DEBUG("evergreen_irq_set: hpd 4\n"); | |
2551 | hpd4 |= DC_HPDx_INT_EN; | |
2552 | } | |
2553 | if (rdev->irq.hpd[4]) { | |
2554 | DRM_DEBUG("evergreen_irq_set: hpd 5\n"); | |
2555 | hpd5 |= DC_HPDx_INT_EN; | |
2556 | } | |
2557 | if (rdev->irq.hpd[5]) { | |
2558 | DRM_DEBUG("evergreen_irq_set: hpd 6\n"); | |
2559 | hpd6 |= DC_HPDx_INT_EN; | |
2560 | } | |
f122c610 AD |
2561 | if (rdev->irq.afmt[0]) { |
2562 | DRM_DEBUG("evergreen_irq_set: hdmi 0\n"); | |
2563 | afmt1 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2564 | } | |
2565 | if (rdev->irq.afmt[1]) { | |
2566 | DRM_DEBUG("evergreen_irq_set: hdmi 1\n"); | |
2567 | afmt2 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2568 | } | |
2569 | if (rdev->irq.afmt[2]) { | |
2570 | DRM_DEBUG("evergreen_irq_set: hdmi 2\n"); | |
2571 | afmt3 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2572 | } | |
2573 | if (rdev->irq.afmt[3]) { | |
2574 | DRM_DEBUG("evergreen_irq_set: hdmi 3\n"); | |
2575 | afmt4 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2576 | } | |
2577 | if (rdev->irq.afmt[4]) { | |
2578 | DRM_DEBUG("evergreen_irq_set: hdmi 4\n"); | |
2579 | afmt5 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2580 | } | |
2581 | if (rdev->irq.afmt[5]) { | |
2582 | DRM_DEBUG("evergreen_irq_set: hdmi 5\n"); | |
2583 | afmt6 |= AFMT_AZ_FORMAT_WTRIG_MASK; | |
2584 | } | |
45f9a39b | 2585 | |
1b37078b AD |
2586 | if (rdev->family >= CHIP_CAYMAN) { |
2587 | cayman_cp_int_cntl_setup(rdev, 0, cp_int_cntl); | |
2588 | cayman_cp_int_cntl_setup(rdev, 1, cp_int_cntl1); | |
2589 | cayman_cp_int_cntl_setup(rdev, 2, cp_int_cntl2); | |
2590 | } else | |
2591 | WREG32(CP_INT_CNTL, cp_int_cntl); | |
2031f77c | 2592 | WREG32(GRBM_INT_CNTL, grbm_int_cntl); |
45f9a39b AD |
2593 | |
2594 | WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, crtc1); | |
2595 | WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, crtc2); | |
b7eff394 | 2596 | if (rdev->num_crtc >= 4) { |
18007401 AD |
2597 | WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, crtc3); |
2598 | WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, crtc4); | |
b7eff394 AD |
2599 | } |
2600 | if (rdev->num_crtc >= 6) { | |
18007401 AD |
2601 | WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, crtc5); |
2602 | WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, crtc6); | |
2603 | } | |
45f9a39b | 2604 | |
6f34be50 AD |
2605 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, grph1); |
2606 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, grph2); | |
b7eff394 AD |
2607 | if (rdev->num_crtc >= 4) { |
2608 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, grph3); | |
2609 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, grph4); | |
2610 | } | |
2611 | if (rdev->num_crtc >= 6) { | |
2612 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, grph5); | |
2613 | WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, grph6); | |
2614 | } | |
6f34be50 | 2615 | |
45f9a39b AD |
2616 | WREG32(DC_HPD1_INT_CONTROL, hpd1); |
2617 | WREG32(DC_HPD2_INT_CONTROL, hpd2); | |
2618 | WREG32(DC_HPD3_INT_CONTROL, hpd3); | |
2619 | WREG32(DC_HPD4_INT_CONTROL, hpd4); | |
2620 | WREG32(DC_HPD5_INT_CONTROL, hpd5); | |
2621 | WREG32(DC_HPD6_INT_CONTROL, hpd6); | |
2622 | ||
f122c610 AD |
2623 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, afmt1); |
2624 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, afmt2); | |
2625 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, afmt3); | |
2626 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, afmt4); | |
2627 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, afmt5); | |
2628 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, afmt6); | |
2629 | ||
bcc1c2a1 AD |
2630 | return 0; |
2631 | } | |
2632 | ||
cbdd4501 | 2633 | static void evergreen_irq_ack(struct radeon_device *rdev) |
45f9a39b AD |
2634 | { |
2635 | u32 tmp; | |
2636 | ||
6f34be50 AD |
2637 | rdev->irq.stat_regs.evergreen.disp_int = RREG32(DISP_INTERRUPT_STATUS); |
2638 | rdev->irq.stat_regs.evergreen.disp_int_cont = RREG32(DISP_INTERRUPT_STATUS_CONTINUE); | |
2639 | rdev->irq.stat_regs.evergreen.disp_int_cont2 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE2); | |
2640 | rdev->irq.stat_regs.evergreen.disp_int_cont3 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE3); | |
2641 | rdev->irq.stat_regs.evergreen.disp_int_cont4 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE4); | |
2642 | rdev->irq.stat_regs.evergreen.disp_int_cont5 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE5); | |
2643 | rdev->irq.stat_regs.evergreen.d1grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET); | |
2644 | rdev->irq.stat_regs.evergreen.d2grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET); | |
b7eff394 AD |
2645 | if (rdev->num_crtc >= 4) { |
2646 | rdev->irq.stat_regs.evergreen.d3grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET); | |
2647 | rdev->irq.stat_regs.evergreen.d4grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET); | |
2648 | } | |
2649 | if (rdev->num_crtc >= 6) { | |
2650 | rdev->irq.stat_regs.evergreen.d5grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET); | |
2651 | rdev->irq.stat_regs.evergreen.d6grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET); | |
2652 | } | |
6f34be50 | 2653 | |
f122c610 AD |
2654 | rdev->irq.stat_regs.evergreen.afmt_status1 = RREG32(AFMT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET); |
2655 | rdev->irq.stat_regs.evergreen.afmt_status2 = RREG32(AFMT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET); | |
2656 | rdev->irq.stat_regs.evergreen.afmt_status3 = RREG32(AFMT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET); | |
2657 | rdev->irq.stat_regs.evergreen.afmt_status4 = RREG32(AFMT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET); | |
2658 | rdev->irq.stat_regs.evergreen.afmt_status5 = RREG32(AFMT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET); | |
2659 | rdev->irq.stat_regs.evergreen.afmt_status6 = RREG32(AFMT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET); | |
2660 | ||
6f34be50 AD |
2661 | if (rdev->irq.stat_regs.evergreen.d1grph_int & GRPH_PFLIP_INT_OCCURRED) |
2662 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
2663 | if (rdev->irq.stat_regs.evergreen.d2grph_int & GRPH_PFLIP_INT_OCCURRED) | |
2664 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
6f34be50 | 2665 | if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VBLANK_INTERRUPT) |
45f9a39b | 2666 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VBLANK_ACK); |
6f34be50 | 2667 | if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VLINE_INTERRUPT) |
45f9a39b | 2668 | WREG32(VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VLINE_ACK); |
6f34be50 | 2669 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VBLANK_INTERRUPT) |
45f9a39b | 2670 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VBLANK_ACK); |
6f34be50 | 2671 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VLINE_INTERRUPT) |
45f9a39b AD |
2672 | WREG32(VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VLINE_ACK); |
2673 | ||
b7eff394 AD |
2674 | if (rdev->num_crtc >= 4) { |
2675 | if (rdev->irq.stat_regs.evergreen.d3grph_int & GRPH_PFLIP_INT_OCCURRED) | |
2676 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
2677 | if (rdev->irq.stat_regs.evergreen.d4grph_int & GRPH_PFLIP_INT_OCCURRED) | |
2678 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
2679 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VBLANK_INTERRUPT) | |
2680 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VBLANK_ACK); | |
2681 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VLINE_INTERRUPT) | |
2682 | WREG32(VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VLINE_ACK); | |
2683 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VBLANK_INTERRUPT) | |
2684 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VBLANK_ACK); | |
2685 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VLINE_INTERRUPT) | |
2686 | WREG32(VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VLINE_ACK); | |
2687 | } | |
2688 | ||
2689 | if (rdev->num_crtc >= 6) { | |
2690 | if (rdev->irq.stat_regs.evergreen.d5grph_int & GRPH_PFLIP_INT_OCCURRED) | |
2691 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
2692 | if (rdev->irq.stat_regs.evergreen.d6grph_int & GRPH_PFLIP_INT_OCCURRED) | |
2693 | WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR); | |
2694 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VBLANK_INTERRUPT) | |
2695 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VBLANK_ACK); | |
2696 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VLINE_INTERRUPT) | |
2697 | WREG32(VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VLINE_ACK); | |
2698 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VBLANK_INTERRUPT) | |
2699 | WREG32(VBLANK_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VBLANK_ACK); | |
2700 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VLINE_INTERRUPT) | |
2701 | WREG32(VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VLINE_ACK); | |
2702 | } | |
45f9a39b | 2703 | |
6f34be50 | 2704 | if (rdev->irq.stat_regs.evergreen.disp_int & DC_HPD1_INTERRUPT) { |
45f9a39b AD |
2705 | tmp = RREG32(DC_HPD1_INT_CONTROL); |
2706 | tmp |= DC_HPDx_INT_ACK; | |
2707 | WREG32(DC_HPD1_INT_CONTROL, tmp); | |
2708 | } | |
6f34be50 | 2709 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & DC_HPD2_INTERRUPT) { |
45f9a39b AD |
2710 | tmp = RREG32(DC_HPD2_INT_CONTROL); |
2711 | tmp |= DC_HPDx_INT_ACK; | |
2712 | WREG32(DC_HPD2_INT_CONTROL, tmp); | |
2713 | } | |
6f34be50 | 2714 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & DC_HPD3_INTERRUPT) { |
45f9a39b AD |
2715 | tmp = RREG32(DC_HPD3_INT_CONTROL); |
2716 | tmp |= DC_HPDx_INT_ACK; | |
2717 | WREG32(DC_HPD3_INT_CONTROL, tmp); | |
2718 | } | |
6f34be50 | 2719 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & DC_HPD4_INTERRUPT) { |
45f9a39b AD |
2720 | tmp = RREG32(DC_HPD4_INT_CONTROL); |
2721 | tmp |= DC_HPDx_INT_ACK; | |
2722 | WREG32(DC_HPD4_INT_CONTROL, tmp); | |
2723 | } | |
6f34be50 | 2724 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & DC_HPD5_INTERRUPT) { |
45f9a39b AD |
2725 | tmp = RREG32(DC_HPD5_INT_CONTROL); |
2726 | tmp |= DC_HPDx_INT_ACK; | |
2727 | WREG32(DC_HPD5_INT_CONTROL, tmp); | |
2728 | } | |
6f34be50 | 2729 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & DC_HPD6_INTERRUPT) { |
45f9a39b AD |
2730 | tmp = RREG32(DC_HPD5_INT_CONTROL); |
2731 | tmp |= DC_HPDx_INT_ACK; | |
2732 | WREG32(DC_HPD6_INT_CONTROL, tmp); | |
2733 | } | |
f122c610 AD |
2734 | if (rdev->irq.stat_regs.evergreen.afmt_status1 & AFMT_AZ_FORMAT_WTRIG) { |
2735 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET); | |
2736 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2737 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, tmp); | |
2738 | } | |
2739 | if (rdev->irq.stat_regs.evergreen.afmt_status2 & AFMT_AZ_FORMAT_WTRIG) { | |
2740 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET); | |
2741 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2742 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, tmp); | |
2743 | } | |
2744 | if (rdev->irq.stat_regs.evergreen.afmt_status3 & AFMT_AZ_FORMAT_WTRIG) { | |
2745 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET); | |
2746 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2747 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, tmp); | |
2748 | } | |
2749 | if (rdev->irq.stat_regs.evergreen.afmt_status4 & AFMT_AZ_FORMAT_WTRIG) { | |
2750 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET); | |
2751 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2752 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, tmp); | |
2753 | } | |
2754 | if (rdev->irq.stat_regs.evergreen.afmt_status5 & AFMT_AZ_FORMAT_WTRIG) { | |
2755 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET); | |
2756 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2757 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, tmp); | |
2758 | } | |
2759 | if (rdev->irq.stat_regs.evergreen.afmt_status6 & AFMT_AZ_FORMAT_WTRIG) { | |
2760 | tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET); | |
2761 | tmp |= AFMT_AZ_FORMAT_WTRIG_ACK; | |
2762 | WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, tmp); | |
2763 | } | |
45f9a39b AD |
2764 | } |
2765 | ||
1109ca09 | 2766 | static void evergreen_irq_disable(struct radeon_device *rdev) |
45f9a39b | 2767 | { |
45f9a39b AD |
2768 | r600_disable_interrupts(rdev); |
2769 | /* Wait and acknowledge irq */ | |
2770 | mdelay(1); | |
6f34be50 | 2771 | evergreen_irq_ack(rdev); |
45f9a39b AD |
2772 | evergreen_disable_interrupt_state(rdev); |
2773 | } | |
2774 | ||
755d819e | 2775 | void evergreen_irq_suspend(struct radeon_device *rdev) |
45f9a39b AD |
2776 | { |
2777 | evergreen_irq_disable(rdev); | |
2778 | r600_rlc_stop(rdev); | |
2779 | } | |
2780 | ||
cbdd4501 | 2781 | static u32 evergreen_get_ih_wptr(struct radeon_device *rdev) |
45f9a39b AD |
2782 | { |
2783 | u32 wptr, tmp; | |
2784 | ||
724c80e1 | 2785 | if (rdev->wb.enabled) |
204ae24d | 2786 | wptr = le32_to_cpu(rdev->wb.wb[R600_WB_IH_WPTR_OFFSET/4]); |
724c80e1 AD |
2787 | else |
2788 | wptr = RREG32(IH_RB_WPTR); | |
45f9a39b AD |
2789 | |
2790 | if (wptr & RB_OVERFLOW) { | |
2791 | /* When a ring buffer overflow happen start parsing interrupt | |
2792 | * from the last not overwritten vector (wptr + 16). Hopefully | |
2793 | * this should allow us to catchup. | |
2794 | */ | |
2795 | dev_warn(rdev->dev, "IH ring buffer overflow (0x%08X, %d, %d)\n", | |
2796 | wptr, rdev->ih.rptr, (wptr + 16) + rdev->ih.ptr_mask); | |
2797 | rdev->ih.rptr = (wptr + 16) & rdev->ih.ptr_mask; | |
2798 | tmp = RREG32(IH_RB_CNTL); | |
2799 | tmp |= IH_WPTR_OVERFLOW_CLEAR; | |
2800 | WREG32(IH_RB_CNTL, tmp); | |
2801 | } | |
2802 | return (wptr & rdev->ih.ptr_mask); | |
2803 | } | |
2804 | ||
2805 | int evergreen_irq_process(struct radeon_device *rdev) | |
2806 | { | |
682f1a54 DA |
2807 | u32 wptr; |
2808 | u32 rptr; | |
45f9a39b AD |
2809 | u32 src_id, src_data; |
2810 | u32 ring_index; | |
45f9a39b | 2811 | bool queue_hotplug = false; |
f122c610 | 2812 | bool queue_hdmi = false; |
45f9a39b | 2813 | |
682f1a54 | 2814 | if (!rdev->ih.enabled || rdev->shutdown) |
45f9a39b AD |
2815 | return IRQ_NONE; |
2816 | ||
682f1a54 | 2817 | wptr = evergreen_get_ih_wptr(rdev); |
c20dc369 CK |
2818 | |
2819 | restart_ih: | |
2820 | /* is somebody else already processing irqs? */ | |
2821 | if (atomic_xchg(&rdev->ih.lock, 1)) | |
2822 | return IRQ_NONE; | |
2823 | ||
682f1a54 DA |
2824 | rptr = rdev->ih.rptr; |
2825 | DRM_DEBUG("r600_irq_process start: rptr %d, wptr %d\n", rptr, wptr); | |
45f9a39b | 2826 | |
964f6645 BH |
2827 | /* Order reading of wptr vs. reading of IH ring data */ |
2828 | rmb(); | |
2829 | ||
45f9a39b | 2830 | /* display interrupts */ |
6f34be50 | 2831 | evergreen_irq_ack(rdev); |
45f9a39b | 2832 | |
45f9a39b AD |
2833 | while (rptr != wptr) { |
2834 | /* wptr/rptr are in bytes! */ | |
2835 | ring_index = rptr / 4; | |
0f234f5f AD |
2836 | src_id = le32_to_cpu(rdev->ih.ring[ring_index]) & 0xff; |
2837 | src_data = le32_to_cpu(rdev->ih.ring[ring_index + 1]) & 0xfffffff; | |
45f9a39b AD |
2838 | |
2839 | switch (src_id) { | |
2840 | case 1: /* D1 vblank/vline */ | |
2841 | switch (src_data) { | |
2842 | case 0: /* D1 vblank */ | |
6f34be50 | 2843 | if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VBLANK_INTERRUPT) { |
6f34be50 AD |
2844 | if (rdev->irq.crtc_vblank_int[0]) { |
2845 | drm_handle_vblank(rdev->ddev, 0); | |
2846 | rdev->pm.vblank_sync = true; | |
2847 | wake_up(&rdev->irq.vblank_queue); | |
2848 | } | |
736fc37f | 2849 | if (atomic_read(&rdev->irq.pflip[0])) |
3e4ea742 | 2850 | radeon_crtc_handle_flip(rdev, 0); |
6f34be50 | 2851 | rdev->irq.stat_regs.evergreen.disp_int &= ~LB_D1_VBLANK_INTERRUPT; |
45f9a39b AD |
2852 | DRM_DEBUG("IH: D1 vblank\n"); |
2853 | } | |
2854 | break; | |
2855 | case 1: /* D1 vline */ | |
6f34be50 AD |
2856 | if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VLINE_INTERRUPT) { |
2857 | rdev->irq.stat_regs.evergreen.disp_int &= ~LB_D1_VLINE_INTERRUPT; | |
45f9a39b AD |
2858 | DRM_DEBUG("IH: D1 vline\n"); |
2859 | } | |
2860 | break; | |
2861 | default: | |
2862 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2863 | break; | |
2864 | } | |
2865 | break; | |
2866 | case 2: /* D2 vblank/vline */ | |
2867 | switch (src_data) { | |
2868 | case 0: /* D2 vblank */ | |
6f34be50 | 2869 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VBLANK_INTERRUPT) { |
6f34be50 AD |
2870 | if (rdev->irq.crtc_vblank_int[1]) { |
2871 | drm_handle_vblank(rdev->ddev, 1); | |
2872 | rdev->pm.vblank_sync = true; | |
2873 | wake_up(&rdev->irq.vblank_queue); | |
2874 | } | |
736fc37f | 2875 | if (atomic_read(&rdev->irq.pflip[1])) |
3e4ea742 | 2876 | radeon_crtc_handle_flip(rdev, 1); |
6f34be50 | 2877 | rdev->irq.stat_regs.evergreen.disp_int_cont &= ~LB_D2_VBLANK_INTERRUPT; |
45f9a39b AD |
2878 | DRM_DEBUG("IH: D2 vblank\n"); |
2879 | } | |
2880 | break; | |
2881 | case 1: /* D2 vline */ | |
6f34be50 AD |
2882 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VLINE_INTERRUPT) { |
2883 | rdev->irq.stat_regs.evergreen.disp_int_cont &= ~LB_D2_VLINE_INTERRUPT; | |
45f9a39b AD |
2884 | DRM_DEBUG("IH: D2 vline\n"); |
2885 | } | |
2886 | break; | |
2887 | default: | |
2888 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2889 | break; | |
2890 | } | |
2891 | break; | |
2892 | case 3: /* D3 vblank/vline */ | |
2893 | switch (src_data) { | |
2894 | case 0: /* D3 vblank */ | |
6f34be50 AD |
2895 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VBLANK_INTERRUPT) { |
2896 | if (rdev->irq.crtc_vblank_int[2]) { | |
2897 | drm_handle_vblank(rdev->ddev, 2); | |
2898 | rdev->pm.vblank_sync = true; | |
2899 | wake_up(&rdev->irq.vblank_queue); | |
2900 | } | |
736fc37f | 2901 | if (atomic_read(&rdev->irq.pflip[2])) |
6f34be50 AD |
2902 | radeon_crtc_handle_flip(rdev, 2); |
2903 | rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~LB_D3_VBLANK_INTERRUPT; | |
45f9a39b AD |
2904 | DRM_DEBUG("IH: D3 vblank\n"); |
2905 | } | |
2906 | break; | |
2907 | case 1: /* D3 vline */ | |
6f34be50 AD |
2908 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VLINE_INTERRUPT) { |
2909 | rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~LB_D3_VLINE_INTERRUPT; | |
45f9a39b AD |
2910 | DRM_DEBUG("IH: D3 vline\n"); |
2911 | } | |
2912 | break; | |
2913 | default: | |
2914 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2915 | break; | |
2916 | } | |
2917 | break; | |
2918 | case 4: /* D4 vblank/vline */ | |
2919 | switch (src_data) { | |
2920 | case 0: /* D4 vblank */ | |
6f34be50 AD |
2921 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VBLANK_INTERRUPT) { |
2922 | if (rdev->irq.crtc_vblank_int[3]) { | |
2923 | drm_handle_vblank(rdev->ddev, 3); | |
2924 | rdev->pm.vblank_sync = true; | |
2925 | wake_up(&rdev->irq.vblank_queue); | |
2926 | } | |
736fc37f | 2927 | if (atomic_read(&rdev->irq.pflip[3])) |
6f34be50 AD |
2928 | radeon_crtc_handle_flip(rdev, 3); |
2929 | rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~LB_D4_VBLANK_INTERRUPT; | |
45f9a39b AD |
2930 | DRM_DEBUG("IH: D4 vblank\n"); |
2931 | } | |
2932 | break; | |
2933 | case 1: /* D4 vline */ | |
6f34be50 AD |
2934 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VLINE_INTERRUPT) { |
2935 | rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~LB_D4_VLINE_INTERRUPT; | |
45f9a39b AD |
2936 | DRM_DEBUG("IH: D4 vline\n"); |
2937 | } | |
2938 | break; | |
2939 | default: | |
2940 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2941 | break; | |
2942 | } | |
2943 | break; | |
2944 | case 5: /* D5 vblank/vline */ | |
2945 | switch (src_data) { | |
2946 | case 0: /* D5 vblank */ | |
6f34be50 AD |
2947 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VBLANK_INTERRUPT) { |
2948 | if (rdev->irq.crtc_vblank_int[4]) { | |
2949 | drm_handle_vblank(rdev->ddev, 4); | |
2950 | rdev->pm.vblank_sync = true; | |
2951 | wake_up(&rdev->irq.vblank_queue); | |
2952 | } | |
736fc37f | 2953 | if (atomic_read(&rdev->irq.pflip[4])) |
6f34be50 AD |
2954 | radeon_crtc_handle_flip(rdev, 4); |
2955 | rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~LB_D5_VBLANK_INTERRUPT; | |
45f9a39b AD |
2956 | DRM_DEBUG("IH: D5 vblank\n"); |
2957 | } | |
2958 | break; | |
2959 | case 1: /* D5 vline */ | |
6f34be50 AD |
2960 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VLINE_INTERRUPT) { |
2961 | rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~LB_D5_VLINE_INTERRUPT; | |
45f9a39b AD |
2962 | DRM_DEBUG("IH: D5 vline\n"); |
2963 | } | |
2964 | break; | |
2965 | default: | |
2966 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2967 | break; | |
2968 | } | |
2969 | break; | |
2970 | case 6: /* D6 vblank/vline */ | |
2971 | switch (src_data) { | |
2972 | case 0: /* D6 vblank */ | |
6f34be50 AD |
2973 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VBLANK_INTERRUPT) { |
2974 | if (rdev->irq.crtc_vblank_int[5]) { | |
2975 | drm_handle_vblank(rdev->ddev, 5); | |
2976 | rdev->pm.vblank_sync = true; | |
2977 | wake_up(&rdev->irq.vblank_queue); | |
2978 | } | |
736fc37f | 2979 | if (atomic_read(&rdev->irq.pflip[5])) |
6f34be50 AD |
2980 | radeon_crtc_handle_flip(rdev, 5); |
2981 | rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~LB_D6_VBLANK_INTERRUPT; | |
45f9a39b AD |
2982 | DRM_DEBUG("IH: D6 vblank\n"); |
2983 | } | |
2984 | break; | |
2985 | case 1: /* D6 vline */ | |
6f34be50 AD |
2986 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VLINE_INTERRUPT) { |
2987 | rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~LB_D6_VLINE_INTERRUPT; | |
45f9a39b AD |
2988 | DRM_DEBUG("IH: D6 vline\n"); |
2989 | } | |
2990 | break; | |
2991 | default: | |
2992 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
2993 | break; | |
2994 | } | |
2995 | break; | |
2996 | case 42: /* HPD hotplug */ | |
2997 | switch (src_data) { | |
2998 | case 0: | |
6f34be50 AD |
2999 | if (rdev->irq.stat_regs.evergreen.disp_int & DC_HPD1_INTERRUPT) { |
3000 | rdev->irq.stat_regs.evergreen.disp_int &= ~DC_HPD1_INTERRUPT; | |
45f9a39b AD |
3001 | queue_hotplug = true; |
3002 | DRM_DEBUG("IH: HPD1\n"); | |
3003 | } | |
3004 | break; | |
3005 | case 1: | |
6f34be50 AD |
3006 | if (rdev->irq.stat_regs.evergreen.disp_int_cont & DC_HPD2_INTERRUPT) { |
3007 | rdev->irq.stat_regs.evergreen.disp_int_cont &= ~DC_HPD2_INTERRUPT; | |
45f9a39b AD |
3008 | queue_hotplug = true; |
3009 | DRM_DEBUG("IH: HPD2\n"); | |
3010 | } | |
3011 | break; | |
3012 | case 2: | |
6f34be50 AD |
3013 | if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & DC_HPD3_INTERRUPT) { |
3014 | rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~DC_HPD3_INTERRUPT; | |
45f9a39b AD |
3015 | queue_hotplug = true; |
3016 | DRM_DEBUG("IH: HPD3\n"); | |
3017 | } | |
3018 | break; | |
3019 | case 3: | |
6f34be50 AD |
3020 | if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & DC_HPD4_INTERRUPT) { |
3021 | rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~DC_HPD4_INTERRUPT; | |
45f9a39b AD |
3022 | queue_hotplug = true; |
3023 | DRM_DEBUG("IH: HPD4\n"); | |
3024 | } | |
3025 | break; | |
3026 | case 4: | |
6f34be50 AD |
3027 | if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & DC_HPD5_INTERRUPT) { |
3028 | rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~DC_HPD5_INTERRUPT; | |
45f9a39b AD |
3029 | queue_hotplug = true; |
3030 | DRM_DEBUG("IH: HPD5\n"); | |
3031 | } | |
3032 | break; | |
3033 | case 5: | |
6f34be50 AD |
3034 | if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & DC_HPD6_INTERRUPT) { |
3035 | rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~DC_HPD6_INTERRUPT; | |
45f9a39b AD |
3036 | queue_hotplug = true; |
3037 | DRM_DEBUG("IH: HPD6\n"); | |
3038 | } | |
3039 | break; | |
3040 | default: | |
3041 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
3042 | break; | |
3043 | } | |
3044 | break; | |
f122c610 AD |
3045 | case 44: /* hdmi */ |
3046 | switch (src_data) { | |
3047 | case 0: | |
3048 | if (rdev->irq.stat_regs.evergreen.afmt_status1 & AFMT_AZ_FORMAT_WTRIG) { | |
3049 | rdev->irq.stat_regs.evergreen.afmt_status1 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3050 | queue_hdmi = true; | |
3051 | DRM_DEBUG("IH: HDMI0\n"); | |
3052 | } | |
3053 | break; | |
3054 | case 1: | |
3055 | if (rdev->irq.stat_regs.evergreen.afmt_status2 & AFMT_AZ_FORMAT_WTRIG) { | |
3056 | rdev->irq.stat_regs.evergreen.afmt_status2 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3057 | queue_hdmi = true; | |
3058 | DRM_DEBUG("IH: HDMI1\n"); | |
3059 | } | |
3060 | break; | |
3061 | case 2: | |
3062 | if (rdev->irq.stat_regs.evergreen.afmt_status3 & AFMT_AZ_FORMAT_WTRIG) { | |
3063 | rdev->irq.stat_regs.evergreen.afmt_status3 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3064 | queue_hdmi = true; | |
3065 | DRM_DEBUG("IH: HDMI2\n"); | |
3066 | } | |
3067 | break; | |
3068 | case 3: | |
3069 | if (rdev->irq.stat_regs.evergreen.afmt_status4 & AFMT_AZ_FORMAT_WTRIG) { | |
3070 | rdev->irq.stat_regs.evergreen.afmt_status4 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3071 | queue_hdmi = true; | |
3072 | DRM_DEBUG("IH: HDMI3\n"); | |
3073 | } | |
3074 | break; | |
3075 | case 4: | |
3076 | if (rdev->irq.stat_regs.evergreen.afmt_status5 & AFMT_AZ_FORMAT_WTRIG) { | |
3077 | rdev->irq.stat_regs.evergreen.afmt_status5 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3078 | queue_hdmi = true; | |
3079 | DRM_DEBUG("IH: HDMI4\n"); | |
3080 | } | |
3081 | break; | |
3082 | case 5: | |
3083 | if (rdev->irq.stat_regs.evergreen.afmt_status6 & AFMT_AZ_FORMAT_WTRIG) { | |
3084 | rdev->irq.stat_regs.evergreen.afmt_status6 &= ~AFMT_AZ_FORMAT_WTRIG; | |
3085 | queue_hdmi = true; | |
3086 | DRM_DEBUG("IH: HDMI5\n"); | |
3087 | } | |
3088 | break; | |
3089 | default: | |
3090 | DRM_ERROR("Unhandled interrupt: %d %d\n", src_id, src_data); | |
3091 | break; | |
3092 | } | |
3093 | break; | |
45f9a39b AD |
3094 | case 176: /* CP_INT in ring buffer */ |
3095 | case 177: /* CP_INT in IB1 */ | |
3096 | case 178: /* CP_INT in IB2 */ | |
3097 | DRM_DEBUG("IH: CP int: 0x%08x\n", src_data); | |
7465280c | 3098 | radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX); |
45f9a39b AD |
3099 | break; |
3100 | case 181: /* CP EOP event */ | |
3101 | DRM_DEBUG("IH: CP EOP\n"); | |
1b37078b AD |
3102 | if (rdev->family >= CHIP_CAYMAN) { |
3103 | switch (src_data) { | |
3104 | case 0: | |
3105 | radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX); | |
3106 | break; | |
3107 | case 1: | |
3108 | radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP1_INDEX); | |
3109 | break; | |
3110 | case 2: | |
3111 | radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP2_INDEX); | |
3112 | break; | |
3113 | } | |
3114 | } else | |
3115 | radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX); | |
45f9a39b | 3116 | break; |
2031f77c | 3117 | case 233: /* GUI IDLE */ |
303c805c | 3118 | DRM_DEBUG("IH: GUI idle\n"); |
2031f77c | 3119 | break; |
45f9a39b AD |
3120 | default: |
3121 | DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data); | |
3122 | break; | |
3123 | } | |
3124 | ||
3125 | /* wptr/rptr are in bytes! */ | |
3126 | rptr += 16; | |
3127 | rptr &= rdev->ih.ptr_mask; | |
3128 | } | |
45f9a39b | 3129 | if (queue_hotplug) |
32c87fca | 3130 | schedule_work(&rdev->hotplug_work); |
f122c610 AD |
3131 | if (queue_hdmi) |
3132 | schedule_work(&rdev->audio_work); | |
45f9a39b AD |
3133 | rdev->ih.rptr = rptr; |
3134 | WREG32(IH_RB_RPTR, rdev->ih.rptr); | |
c20dc369 CK |
3135 | atomic_set(&rdev->ih.lock, 0); |
3136 | ||
3137 | /* make sure wptr hasn't changed while processing */ | |
3138 | wptr = evergreen_get_ih_wptr(rdev); | |
3139 | if (wptr != rptr) | |
3140 | goto restart_ih; | |
3141 | ||
45f9a39b AD |
3142 | return IRQ_HANDLED; |
3143 | } | |
3144 | ||
bcc1c2a1 AD |
3145 | static int evergreen_startup(struct radeon_device *rdev) |
3146 | { | |
e32eb50d | 3147 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
bcc1c2a1 AD |
3148 | int r; |
3149 | ||
9e46a48d | 3150 | /* enable pcie gen2 link */ |
cd54033a | 3151 | evergreen_pcie_gen2_enable(rdev); |
9e46a48d | 3152 | |
0af62b01 AD |
3153 | if (ASIC_IS_DCE5(rdev)) { |
3154 | if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw || !rdev->mc_fw) { | |
3155 | r = ni_init_microcode(rdev); | |
3156 | if (r) { | |
3157 | DRM_ERROR("Failed to load firmware!\n"); | |
3158 | return r; | |
3159 | } | |
3160 | } | |
755d819e | 3161 | r = ni_mc_load_microcode(rdev); |
bcc1c2a1 | 3162 | if (r) { |
0af62b01 | 3163 | DRM_ERROR("Failed to load MC firmware!\n"); |
bcc1c2a1 AD |
3164 | return r; |
3165 | } | |
0af62b01 AD |
3166 | } else { |
3167 | if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw) { | |
3168 | r = r600_init_microcode(rdev); | |
3169 | if (r) { | |
3170 | DRM_ERROR("Failed to load firmware!\n"); | |
3171 | return r; | |
3172 | } | |
3173 | } | |
bcc1c2a1 | 3174 | } |
fe251e2f | 3175 | |
16cdf04d AD |
3176 | r = r600_vram_scratch_init(rdev); |
3177 | if (r) | |
3178 | return r; | |
3179 | ||
bcc1c2a1 | 3180 | evergreen_mc_program(rdev); |
bcc1c2a1 | 3181 | if (rdev->flags & RADEON_IS_AGP) { |
0fcdb61e | 3182 | evergreen_agp_enable(rdev); |
bcc1c2a1 AD |
3183 | } else { |
3184 | r = evergreen_pcie_gart_enable(rdev); | |
3185 | if (r) | |
3186 | return r; | |
3187 | } | |
bcc1c2a1 | 3188 | evergreen_gpu_init(rdev); |
bcc1c2a1 | 3189 | |
d7ccd8fc | 3190 | r = evergreen_blit_init(rdev); |
bcc1c2a1 | 3191 | if (r) { |
fb3d9e97 | 3192 | r600_blit_fini(rdev); |
27cd7769 | 3193 | rdev->asic->copy.copy = NULL; |
d7ccd8fc | 3194 | dev_warn(rdev->dev, "failed blitter (%d) falling back to memcpy\n", r); |
bcc1c2a1 AD |
3195 | } |
3196 | ||
724c80e1 AD |
3197 | /* allocate wb buffer */ |
3198 | r = radeon_wb_init(rdev); | |
3199 | if (r) | |
3200 | return r; | |
3201 | ||
30eb77f4 JG |
3202 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
3203 | if (r) { | |
3204 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); | |
3205 | return r; | |
3206 | } | |
3207 | ||
bcc1c2a1 AD |
3208 | /* Enable IRQ */ |
3209 | r = r600_irq_init(rdev); | |
3210 | if (r) { | |
3211 | DRM_ERROR("radeon: IH init failed (%d).\n", r); | |
3212 | radeon_irq_kms_fini(rdev); | |
3213 | return r; | |
3214 | } | |
45f9a39b | 3215 | evergreen_irq_set(rdev); |
bcc1c2a1 | 3216 | |
e32eb50d | 3217 | r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP_RPTR_OFFSET, |
78c5560a AD |
3218 | R600_CP_RB_RPTR, R600_CP_RB_WPTR, |
3219 | 0, 0xfffff, RADEON_CP_PACKET2); | |
bcc1c2a1 AD |
3220 | if (r) |
3221 | return r; | |
3222 | r = evergreen_cp_load_microcode(rdev); | |
3223 | if (r) | |
3224 | return r; | |
fe251e2f | 3225 | r = evergreen_cp_resume(rdev); |
bcc1c2a1 AD |
3226 | if (r) |
3227 | return r; | |
fe251e2f | 3228 | |
2898c348 CK |
3229 | r = radeon_ib_pool_init(rdev); |
3230 | if (r) { | |
3231 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); | |
b15ba512 | 3232 | return r; |
2898c348 | 3233 | } |
b15ba512 | 3234 | |
69d2ae57 RM |
3235 | r = r600_audio_init(rdev); |
3236 | if (r) { | |
3237 | DRM_ERROR("radeon: audio init failed\n"); | |
b15ba512 JG |
3238 | return r; |
3239 | } | |
3240 | ||
bcc1c2a1 AD |
3241 | return 0; |
3242 | } | |
3243 | ||
3244 | int evergreen_resume(struct radeon_device *rdev) | |
3245 | { | |
3246 | int r; | |
3247 | ||
86f5c9ed AD |
3248 | /* reset the asic, the gfx blocks are often in a bad state |
3249 | * after the driver is unloaded or after a resume | |
3250 | */ | |
3251 | if (radeon_asic_reset(rdev)) | |
3252 | dev_warn(rdev->dev, "GPU reset failed !\n"); | |
bcc1c2a1 AD |
3253 | /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw, |
3254 | * posting will perform necessary task to bring back GPU into good | |
3255 | * shape. | |
3256 | */ | |
3257 | /* post card */ | |
3258 | atom_asic_init(rdev->mode_info.atom_context); | |
bcc1c2a1 | 3259 | |
b15ba512 | 3260 | rdev->accel_working = true; |
bcc1c2a1 AD |
3261 | r = evergreen_startup(rdev); |
3262 | if (r) { | |
755d819e | 3263 | DRM_ERROR("evergreen startup failed on resume\n"); |
6b7746e8 | 3264 | rdev->accel_working = false; |
bcc1c2a1 AD |
3265 | return r; |
3266 | } | |
fe251e2f | 3267 | |
bcc1c2a1 AD |
3268 | return r; |
3269 | ||
3270 | } | |
3271 | ||
3272 | int evergreen_suspend(struct radeon_device *rdev) | |
3273 | { | |
e32eb50d | 3274 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
7b1f2485 | 3275 | |
69d2ae57 | 3276 | r600_audio_fini(rdev); |
bcc1c2a1 | 3277 | r700_cp_stop(rdev); |
e32eb50d | 3278 | ring->ready = false; |
45f9a39b | 3279 | evergreen_irq_suspend(rdev); |
724c80e1 | 3280 | radeon_wb_disable(rdev); |
bcc1c2a1 | 3281 | evergreen_pcie_gart_disable(rdev); |
d7ccd8fc AD |
3282 | |
3283 | return 0; | |
3284 | } | |
3285 | ||
bcc1c2a1 AD |
3286 | /* Plan is to move initialization in that function and use |
3287 | * helper function so that radeon_device_init pretty much | |
3288 | * do nothing more than calling asic specific function. This | |
3289 | * should also allow to remove a bunch of callback function | |
3290 | * like vram_info. | |
3291 | */ | |
3292 | int evergreen_init(struct radeon_device *rdev) | |
3293 | { | |
3294 | int r; | |
3295 | ||
bcc1c2a1 AD |
3296 | /* Read BIOS */ |
3297 | if (!radeon_get_bios(rdev)) { | |
3298 | if (ASIC_IS_AVIVO(rdev)) | |
3299 | return -EINVAL; | |
3300 | } | |
3301 | /* Must be an ATOMBIOS */ | |
3302 | if (!rdev->is_atom_bios) { | |
755d819e | 3303 | dev_err(rdev->dev, "Expecting atombios for evergreen GPU\n"); |
bcc1c2a1 AD |
3304 | return -EINVAL; |
3305 | } | |
3306 | r = radeon_atombios_init(rdev); | |
3307 | if (r) | |
3308 | return r; | |
86f5c9ed AD |
3309 | /* reset the asic, the gfx blocks are often in a bad state |
3310 | * after the driver is unloaded or after a resume | |
3311 | */ | |
3312 | if (radeon_asic_reset(rdev)) | |
3313 | dev_warn(rdev->dev, "GPU reset failed !\n"); | |
bcc1c2a1 | 3314 | /* Post card if necessary */ |
fd909c37 | 3315 | if (!radeon_card_posted(rdev)) { |
bcc1c2a1 AD |
3316 | if (!rdev->bios) { |
3317 | dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n"); | |
3318 | return -EINVAL; | |
3319 | } | |
3320 | DRM_INFO("GPU not posted. posting now...\n"); | |
3321 | atom_asic_init(rdev->mode_info.atom_context); | |
3322 | } | |
3323 | /* Initialize scratch registers */ | |
3324 | r600_scratch_init(rdev); | |
3325 | /* Initialize surface registers */ | |
3326 | radeon_surface_init(rdev); | |
3327 | /* Initialize clocks */ | |
3328 | radeon_get_clock_info(rdev->ddev); | |
bcc1c2a1 AD |
3329 | /* Fence driver */ |
3330 | r = radeon_fence_driver_init(rdev); | |
3331 | if (r) | |
3332 | return r; | |
d594e46a JG |
3333 | /* initialize AGP */ |
3334 | if (rdev->flags & RADEON_IS_AGP) { | |
3335 | r = radeon_agp_init(rdev); | |
3336 | if (r) | |
3337 | radeon_agp_disable(rdev); | |
3338 | } | |
3339 | /* initialize memory controller */ | |
bcc1c2a1 AD |
3340 | r = evergreen_mc_init(rdev); |
3341 | if (r) | |
3342 | return r; | |
3343 | /* Memory manager */ | |
3344 | r = radeon_bo_init(rdev); | |
3345 | if (r) | |
3346 | return r; | |
45f9a39b | 3347 | |
bcc1c2a1 AD |
3348 | r = radeon_irq_kms_init(rdev); |
3349 | if (r) | |
3350 | return r; | |
3351 | ||
e32eb50d CK |
3352 | rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL; |
3353 | r600_ring_init(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024); | |
bcc1c2a1 AD |
3354 | |
3355 | rdev->ih.ring_obj = NULL; | |
3356 | r600_ih_ring_init(rdev, 64 * 1024); | |
3357 | ||
3358 | r = r600_pcie_gart_init(rdev); | |
3359 | if (r) | |
3360 | return r; | |
0fcdb61e | 3361 | |
148a03bc | 3362 | rdev->accel_working = true; |
bcc1c2a1 AD |
3363 | r = evergreen_startup(rdev); |
3364 | if (r) { | |
fe251e2f AD |
3365 | dev_err(rdev->dev, "disabling GPU acceleration\n"); |
3366 | r700_cp_fini(rdev); | |
fe251e2f | 3367 | r600_irq_fini(rdev); |
724c80e1 | 3368 | radeon_wb_fini(rdev); |
2898c348 | 3369 | radeon_ib_pool_fini(rdev); |
fe251e2f | 3370 | radeon_irq_kms_fini(rdev); |
0fcdb61e | 3371 | evergreen_pcie_gart_fini(rdev); |
bcc1c2a1 AD |
3372 | rdev->accel_working = false; |
3373 | } | |
77e00f2e AD |
3374 | |
3375 | /* Don't start up if the MC ucode is missing on BTC parts. | |
3376 | * The default clocks and voltages before the MC ucode | |
3377 | * is loaded are not suffient for advanced operations. | |
3378 | */ | |
3379 | if (ASIC_IS_DCE5(rdev)) { | |
3380 | if (!rdev->mc_fw && !(rdev->flags & RADEON_IS_IGP)) { | |
3381 | DRM_ERROR("radeon: MC ucode required for NI+.\n"); | |
3382 | return -EINVAL; | |
3383 | } | |
3384 | } | |
3385 | ||
bcc1c2a1 AD |
3386 | return 0; |
3387 | } | |
3388 | ||
3389 | void evergreen_fini(struct radeon_device *rdev) | |
3390 | { | |
69d2ae57 | 3391 | r600_audio_fini(rdev); |
fb3d9e97 | 3392 | r600_blit_fini(rdev); |
45f9a39b | 3393 | r700_cp_fini(rdev); |
bcc1c2a1 | 3394 | r600_irq_fini(rdev); |
724c80e1 | 3395 | radeon_wb_fini(rdev); |
2898c348 | 3396 | radeon_ib_pool_fini(rdev); |
bcc1c2a1 | 3397 | radeon_irq_kms_fini(rdev); |
bcc1c2a1 | 3398 | evergreen_pcie_gart_fini(rdev); |
16cdf04d | 3399 | r600_vram_scratch_fini(rdev); |
bcc1c2a1 AD |
3400 | radeon_gem_fini(rdev); |
3401 | radeon_fence_driver_fini(rdev); | |
bcc1c2a1 AD |
3402 | radeon_agp_fini(rdev); |
3403 | radeon_bo_fini(rdev); | |
3404 | radeon_atombios_fini(rdev); | |
3405 | kfree(rdev->bios); | |
3406 | rdev->bios = NULL; | |
bcc1c2a1 | 3407 | } |
9e46a48d | 3408 | |
b07759bf | 3409 | void evergreen_pcie_gen2_enable(struct radeon_device *rdev) |
9e46a48d | 3410 | { |
197bbb3d DA |
3411 | u32 link_width_cntl, speed_cntl, mask; |
3412 | int ret; | |
9e46a48d | 3413 | |
d42dd579 AD |
3414 | if (radeon_pcie_gen2 == 0) |
3415 | return; | |
3416 | ||
9e46a48d AD |
3417 | if (rdev->flags & RADEON_IS_IGP) |
3418 | return; | |
3419 | ||
3420 | if (!(rdev->flags & RADEON_IS_PCIE)) | |
3421 | return; | |
3422 | ||
3423 | /* x2 cards have a special sequence */ | |
3424 | if (ASIC_IS_X2(rdev)) | |
3425 | return; | |
3426 | ||
197bbb3d DA |
3427 | ret = drm_pcie_get_speed_cap_mask(rdev->ddev, &mask); |
3428 | if (ret != 0) | |
3429 | return; | |
3430 | ||
3431 | if (!(mask & DRM_PCIE_SPEED_50)) | |
3432 | return; | |
3433 | ||
3434 | DRM_INFO("enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"); | |
3435 | ||
9e46a48d AD |
3436 | speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL); |
3437 | if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) || | |
3438 | (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { | |
3439 | ||
3440 | link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL); | |
3441 | link_width_cntl &= ~LC_UPCONFIGURE_DIS; | |
3442 | WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl); | |
3443 | ||
3444 | speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL); | |
3445 | speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; | |
3446 | WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl); | |
3447 | ||
3448 | speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL); | |
3449 | speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT; | |
3450 | WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl); | |
3451 | ||
3452 | speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL); | |
3453 | speed_cntl &= ~LC_CLR_FAILED_SPD_CHANGE_CNT; | |
3454 | WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl); | |
3455 | ||
3456 | speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL); | |
3457 | speed_cntl |= LC_GEN2_EN_STRAP; | |
3458 | WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl); | |
3459 | ||
3460 | } else { | |
3461 | link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL); | |
3462 | /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */ | |
3463 | if (1) | |
3464 | link_width_cntl |= LC_UPCONFIGURE_DIS; | |
3465 | else | |
3466 | link_width_cntl &= ~LC_UPCONFIGURE_DIS; | |
3467 | WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl); | |
3468 | } | |
3469 | } |