Commit | Line | Data |
---|---|---|
d7ccd8fc AD |
1 | /* |
2 | * Copyright 2010 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Alex Deucher <alexander.deucher@amd.com> | |
25 | */ | |
26 | ||
27 | #include "drmP.h" | |
28 | #include "drm.h" | |
29 | #include "radeon_drm.h" | |
30 | #include "radeon.h" | |
31 | ||
32 | #include "evergreend.h" | |
33 | #include "evergreen_blit_shaders.h" | |
34 | ||
35 | #define DI_PT_RECTLIST 0x11 | |
36 | #define DI_INDEX_SIZE_16_BIT 0x0 | |
37 | #define DI_SRC_SEL_AUTO_INDEX 0x2 | |
38 | ||
39 | #define FMT_8 0x1 | |
40 | #define FMT_5_6_5 0x8 | |
41 | #define FMT_8_8_8_8 0x1a | |
42 | #define COLOR_8 0x1 | |
43 | #define COLOR_5_6_5 0x8 | |
44 | #define COLOR_8_8_8_8 0x1a | |
45 | ||
46 | /* emits 17 */ | |
47 | static void | |
48 | set_render_target(struct radeon_device *rdev, int format, | |
49 | int w, int h, u64 gpu_addr) | |
50 | { | |
51 | u32 cb_color_info; | |
52 | int pitch, slice; | |
53 | ||
54 | h = ALIGN(h, 8); | |
55 | if (h < 8) | |
56 | h = 8; | |
57 | ||
58 | cb_color_info = ((format << 2) | (1 << 24)); | |
59 | pitch = (w / 8) - 1; | |
60 | slice = ((w * h) / 64) - 1; | |
61 | ||
62 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 15)); | |
63 | radeon_ring_write(rdev, (CB_COLOR0_BASE - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
64 | radeon_ring_write(rdev, gpu_addr >> 8); | |
65 | radeon_ring_write(rdev, pitch); | |
66 | radeon_ring_write(rdev, slice); | |
67 | radeon_ring_write(rdev, 0); | |
68 | radeon_ring_write(rdev, cb_color_info); | |
69 | radeon_ring_write(rdev, (1 << 4)); | |
70 | radeon_ring_write(rdev, (w - 1) | ((h - 1) << 16)); | |
71 | radeon_ring_write(rdev, 0); | |
72 | radeon_ring_write(rdev, 0); | |
73 | radeon_ring_write(rdev, 0); | |
74 | radeon_ring_write(rdev, 0); | |
75 | radeon_ring_write(rdev, 0); | |
76 | radeon_ring_write(rdev, 0); | |
77 | radeon_ring_write(rdev, 0); | |
78 | radeon_ring_write(rdev, 0); | |
79 | } | |
80 | ||
81 | /* emits 5dw */ | |
82 | static void | |
83 | cp_set_surface_sync(struct radeon_device *rdev, | |
84 | u32 sync_type, u32 size, | |
85 | u64 mc_addr) | |
86 | { | |
87 | u32 cp_coher_size; | |
88 | ||
89 | if (size == 0xffffffff) | |
90 | cp_coher_size = 0xffffffff; | |
91 | else | |
92 | cp_coher_size = ((size + 255) >> 8); | |
93 | ||
94 | radeon_ring_write(rdev, PACKET3(PACKET3_SURFACE_SYNC, 3)); | |
95 | radeon_ring_write(rdev, sync_type); | |
96 | radeon_ring_write(rdev, cp_coher_size); | |
97 | radeon_ring_write(rdev, mc_addr >> 8); | |
98 | radeon_ring_write(rdev, 10); /* poll interval */ | |
99 | } | |
100 | ||
101 | /* emits 11dw + 1 surface sync = 16dw */ | |
102 | static void | |
103 | set_shaders(struct radeon_device *rdev) | |
104 | { | |
105 | u64 gpu_addr; | |
106 | ||
107 | /* VS */ | |
108 | gpu_addr = rdev->r600_blit.shader_gpu_addr + rdev->r600_blit.vs_offset; | |
109 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 3)); | |
110 | radeon_ring_write(rdev, (SQ_PGM_START_VS - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
111 | radeon_ring_write(rdev, gpu_addr >> 8); | |
112 | radeon_ring_write(rdev, 2); | |
113 | radeon_ring_write(rdev, 0); | |
114 | ||
115 | /* PS */ | |
116 | gpu_addr = rdev->r600_blit.shader_gpu_addr + rdev->r600_blit.ps_offset; | |
117 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 4)); | |
118 | radeon_ring_write(rdev, (SQ_PGM_START_PS - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
119 | radeon_ring_write(rdev, gpu_addr >> 8); | |
120 | radeon_ring_write(rdev, 1); | |
121 | radeon_ring_write(rdev, 0); | |
122 | radeon_ring_write(rdev, 2); | |
123 | ||
124 | gpu_addr = rdev->r600_blit.shader_gpu_addr + rdev->r600_blit.vs_offset; | |
125 | cp_set_surface_sync(rdev, PACKET3_SH_ACTION_ENA, 512, gpu_addr); | |
126 | } | |
127 | ||
128 | /* emits 10 + 1 sync (5) = 15 */ | |
129 | static void | |
130 | set_vtx_resource(struct radeon_device *rdev, u64 gpu_addr) | |
131 | { | |
132 | u32 sq_vtx_constant_word2, sq_vtx_constant_word3; | |
133 | ||
134 | /* high addr, stride */ | |
135 | sq_vtx_constant_word2 = ((upper_32_bits(gpu_addr) & 0xff) | (16 << 8)); | |
136 | /* xyzw swizzles */ | |
137 | sq_vtx_constant_word3 = (0 << 3) | (1 << 6) | (2 << 9) | (3 << 12); | |
138 | ||
139 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_RESOURCE, 8)); | |
140 | radeon_ring_write(rdev, 0x580); | |
141 | radeon_ring_write(rdev, gpu_addr & 0xffffffff); | |
142 | radeon_ring_write(rdev, 48 - 1); /* size */ | |
143 | radeon_ring_write(rdev, sq_vtx_constant_word2); | |
144 | radeon_ring_write(rdev, sq_vtx_constant_word3); | |
145 | radeon_ring_write(rdev, 0); | |
146 | radeon_ring_write(rdev, 0); | |
147 | radeon_ring_write(rdev, 0); | |
148 | radeon_ring_write(rdev, SQ_TEX_VTX_VALID_BUFFER << 30); | |
149 | ||
e719ebd9 | 150 | if ((rdev->family == CHIP_CEDAR) || |
ff5b8562 AD |
151 | (rdev->family == CHIP_PALM) || |
152 | (rdev->family == CHIP_CAICOS)) | |
d7ccd8fc AD |
153 | cp_set_surface_sync(rdev, |
154 | PACKET3_TC_ACTION_ENA, 48, gpu_addr); | |
155 | else | |
156 | cp_set_surface_sync(rdev, | |
157 | PACKET3_VC_ACTION_ENA, 48, gpu_addr); | |
158 | ||
159 | } | |
160 | ||
161 | /* emits 10 */ | |
162 | static void | |
163 | set_tex_resource(struct radeon_device *rdev, | |
164 | int format, int w, int h, int pitch, | |
165 | u64 gpu_addr) | |
166 | { | |
167 | u32 sq_tex_resource_word0, sq_tex_resource_word1; | |
168 | u32 sq_tex_resource_word4, sq_tex_resource_word7; | |
169 | ||
170 | if (h < 1) | |
171 | h = 1; | |
172 | ||
173 | sq_tex_resource_word0 = (1 << 0); /* 2D */ | |
174 | sq_tex_resource_word0 |= ((((pitch >> 3) - 1) << 6) | | |
175 | ((w - 1) << 18)); | |
176 | sq_tex_resource_word1 = ((h - 1) << 0); | |
177 | /* xyzw swizzles */ | |
178 | sq_tex_resource_word4 = (0 << 16) | (1 << 19) | (2 << 22) | (3 << 25); | |
179 | ||
180 | sq_tex_resource_word7 = format | (SQ_TEX_VTX_VALID_TEXTURE << 30); | |
181 | ||
182 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_RESOURCE, 8)); | |
183 | radeon_ring_write(rdev, 0); | |
184 | radeon_ring_write(rdev, sq_tex_resource_word0); | |
185 | radeon_ring_write(rdev, sq_tex_resource_word1); | |
186 | radeon_ring_write(rdev, gpu_addr >> 8); | |
187 | radeon_ring_write(rdev, gpu_addr >> 8); | |
188 | radeon_ring_write(rdev, sq_tex_resource_word4); | |
189 | radeon_ring_write(rdev, 0); | |
190 | radeon_ring_write(rdev, 0); | |
191 | radeon_ring_write(rdev, sq_tex_resource_word7); | |
192 | } | |
193 | ||
194 | /* emits 12 */ | |
195 | static void | |
196 | set_scissors(struct radeon_device *rdev, int x1, int y1, | |
197 | int x2, int y2) | |
198 | { | |
199 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); | |
200 | radeon_ring_write(rdev, (PA_SC_SCREEN_SCISSOR_TL - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
201 | radeon_ring_write(rdev, (x1 << 0) | (y1 << 16)); | |
202 | radeon_ring_write(rdev, (x2 << 0) | (y2 << 16)); | |
203 | ||
204 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); | |
205 | radeon_ring_write(rdev, (PA_SC_GENERIC_SCISSOR_TL - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
206 | radeon_ring_write(rdev, (x1 << 0) | (y1 << 16) | (1 << 31)); | |
207 | radeon_ring_write(rdev, (x2 << 0) | (y2 << 16)); | |
208 | ||
209 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); | |
210 | radeon_ring_write(rdev, (PA_SC_WINDOW_SCISSOR_TL - PACKET3_SET_CONTEXT_REG_START) >> 2); | |
211 | radeon_ring_write(rdev, (x1 << 0) | (y1 << 16) | (1 << 31)); | |
212 | radeon_ring_write(rdev, (x2 << 0) | (y2 << 16)); | |
213 | } | |
214 | ||
215 | /* emits 10 */ | |
216 | static void | |
217 | draw_auto(struct radeon_device *rdev) | |
218 | { | |
219 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONFIG_REG, 1)); | |
220 | radeon_ring_write(rdev, (VGT_PRIMITIVE_TYPE - PACKET3_SET_CONFIG_REG_START) >> 2); | |
221 | radeon_ring_write(rdev, DI_PT_RECTLIST); | |
222 | ||
223 | radeon_ring_write(rdev, PACKET3(PACKET3_INDEX_TYPE, 0)); | |
224 | radeon_ring_write(rdev, DI_INDEX_SIZE_16_BIT); | |
225 | ||
226 | radeon_ring_write(rdev, PACKET3(PACKET3_NUM_INSTANCES, 0)); | |
227 | radeon_ring_write(rdev, 1); | |
228 | ||
229 | radeon_ring_write(rdev, PACKET3(PACKET3_DRAW_INDEX_AUTO, 1)); | |
230 | radeon_ring_write(rdev, 3); | |
231 | radeon_ring_write(rdev, DI_SRC_SEL_AUTO_INDEX); | |
232 | ||
233 | } | |
234 | ||
1e644d6d | 235 | /* emits 34 */ |
d7ccd8fc AD |
236 | static void |
237 | set_default_state(struct radeon_device *rdev) | |
238 | { | |
239 | u32 sq_config, sq_gpr_resource_mgmt_1, sq_gpr_resource_mgmt_2, sq_gpr_resource_mgmt_3; | |
240 | u32 sq_thread_resource_mgmt, sq_thread_resource_mgmt_2; | |
241 | u32 sq_stack_resource_mgmt_1, sq_stack_resource_mgmt_2, sq_stack_resource_mgmt_3; | |
242 | int num_ps_gprs, num_vs_gprs, num_temp_gprs; | |
243 | int num_gs_gprs, num_es_gprs, num_hs_gprs, num_ls_gprs; | |
244 | int num_ps_threads, num_vs_threads, num_gs_threads, num_es_threads; | |
245 | int num_hs_threads, num_ls_threads; | |
246 | int num_ps_stack_entries, num_vs_stack_entries, num_gs_stack_entries, num_es_stack_entries; | |
247 | int num_hs_stack_entries, num_ls_stack_entries; | |
1e644d6d AD |
248 | u64 gpu_addr; |
249 | int dwords; | |
d7ccd8fc AD |
250 | |
251 | switch (rdev->family) { | |
252 | case CHIP_CEDAR: | |
253 | default: | |
254 | num_ps_gprs = 93; | |
255 | num_vs_gprs = 46; | |
256 | num_temp_gprs = 4; | |
257 | num_gs_gprs = 31; | |
258 | num_es_gprs = 31; | |
259 | num_hs_gprs = 23; | |
260 | num_ls_gprs = 23; | |
261 | num_ps_threads = 96; | |
262 | num_vs_threads = 16; | |
263 | num_gs_threads = 16; | |
264 | num_es_threads = 16; | |
265 | num_hs_threads = 16; | |
266 | num_ls_threads = 16; | |
267 | num_ps_stack_entries = 42; | |
268 | num_vs_stack_entries = 42; | |
269 | num_gs_stack_entries = 42; | |
270 | num_es_stack_entries = 42; | |
271 | num_hs_stack_entries = 42; | |
272 | num_ls_stack_entries = 42; | |
273 | break; | |
274 | case CHIP_REDWOOD: | |
275 | num_ps_gprs = 93; | |
276 | num_vs_gprs = 46; | |
277 | num_temp_gprs = 4; | |
278 | num_gs_gprs = 31; | |
279 | num_es_gprs = 31; | |
280 | num_hs_gprs = 23; | |
281 | num_ls_gprs = 23; | |
282 | num_ps_threads = 128; | |
283 | num_vs_threads = 20; | |
284 | num_gs_threads = 20; | |
285 | num_es_threads = 20; | |
286 | num_hs_threads = 20; | |
287 | num_ls_threads = 20; | |
288 | num_ps_stack_entries = 42; | |
289 | num_vs_stack_entries = 42; | |
290 | num_gs_stack_entries = 42; | |
291 | num_es_stack_entries = 42; | |
292 | num_hs_stack_entries = 42; | |
293 | num_ls_stack_entries = 42; | |
294 | break; | |
295 | case CHIP_JUNIPER: | |
296 | num_ps_gprs = 93; | |
297 | num_vs_gprs = 46; | |
298 | num_temp_gprs = 4; | |
299 | num_gs_gprs = 31; | |
300 | num_es_gprs = 31; | |
301 | num_hs_gprs = 23; | |
302 | num_ls_gprs = 23; | |
303 | num_ps_threads = 128; | |
304 | num_vs_threads = 20; | |
305 | num_gs_threads = 20; | |
306 | num_es_threads = 20; | |
307 | num_hs_threads = 20; | |
308 | num_ls_threads = 20; | |
309 | num_ps_stack_entries = 85; | |
310 | num_vs_stack_entries = 85; | |
311 | num_gs_stack_entries = 85; | |
312 | num_es_stack_entries = 85; | |
313 | num_hs_stack_entries = 85; | |
314 | num_ls_stack_entries = 85; | |
315 | break; | |
316 | case CHIP_CYPRESS: | |
317 | case CHIP_HEMLOCK: | |
318 | num_ps_gprs = 93; | |
319 | num_vs_gprs = 46; | |
320 | num_temp_gprs = 4; | |
321 | num_gs_gprs = 31; | |
322 | num_es_gprs = 31; | |
323 | num_hs_gprs = 23; | |
324 | num_ls_gprs = 23; | |
325 | num_ps_threads = 128; | |
326 | num_vs_threads = 20; | |
327 | num_gs_threads = 20; | |
328 | num_es_threads = 20; | |
329 | num_hs_threads = 20; | |
330 | num_ls_threads = 20; | |
331 | num_ps_stack_entries = 85; | |
332 | num_vs_stack_entries = 85; | |
333 | num_gs_stack_entries = 85; | |
334 | num_es_stack_entries = 85; | |
335 | num_hs_stack_entries = 85; | |
336 | num_ls_stack_entries = 85; | |
337 | break; | |
e719ebd9 AD |
338 | case CHIP_PALM: |
339 | num_ps_gprs = 93; | |
340 | num_vs_gprs = 46; | |
341 | num_temp_gprs = 4; | |
342 | num_gs_gprs = 31; | |
343 | num_es_gprs = 31; | |
344 | num_hs_gprs = 23; | |
345 | num_ls_gprs = 23; | |
346 | num_ps_threads = 96; | |
347 | num_vs_threads = 16; | |
348 | num_gs_threads = 16; | |
349 | num_es_threads = 16; | |
350 | num_hs_threads = 16; | |
351 | num_ls_threads = 16; | |
352 | num_ps_stack_entries = 42; | |
353 | num_vs_stack_entries = 42; | |
354 | num_gs_stack_entries = 42; | |
355 | num_es_stack_entries = 42; | |
356 | num_hs_stack_entries = 42; | |
357 | num_ls_stack_entries = 42; | |
358 | break; | |
ff5b8562 AD |
359 | case CHIP_BARTS: |
360 | num_ps_gprs = 93; | |
361 | num_vs_gprs = 46; | |
362 | num_temp_gprs = 4; | |
363 | num_gs_gprs = 31; | |
364 | num_es_gprs = 31; | |
365 | num_hs_gprs = 23; | |
366 | num_ls_gprs = 23; | |
367 | num_ps_threads = 128; | |
368 | num_vs_threads = 20; | |
369 | num_gs_threads = 20; | |
370 | num_es_threads = 20; | |
371 | num_hs_threads = 20; | |
372 | num_ls_threads = 20; | |
373 | num_ps_stack_entries = 85; | |
374 | num_vs_stack_entries = 85; | |
375 | num_gs_stack_entries = 85; | |
376 | num_es_stack_entries = 85; | |
377 | num_hs_stack_entries = 85; | |
378 | num_ls_stack_entries = 85; | |
379 | break; | |
380 | case CHIP_TURKS: | |
381 | num_ps_gprs = 93; | |
382 | num_vs_gprs = 46; | |
383 | num_temp_gprs = 4; | |
384 | num_gs_gprs = 31; | |
385 | num_es_gprs = 31; | |
386 | num_hs_gprs = 23; | |
387 | num_ls_gprs = 23; | |
388 | num_ps_threads = 128; | |
389 | num_vs_threads = 20; | |
390 | num_gs_threads = 20; | |
391 | num_es_threads = 20; | |
392 | num_hs_threads = 20; | |
393 | num_ls_threads = 20; | |
394 | num_ps_stack_entries = 42; | |
395 | num_vs_stack_entries = 42; | |
396 | num_gs_stack_entries = 42; | |
397 | num_es_stack_entries = 42; | |
398 | num_hs_stack_entries = 42; | |
399 | num_ls_stack_entries = 42; | |
400 | break; | |
401 | case CHIP_CAICOS: | |
402 | num_ps_gprs = 93; | |
403 | num_vs_gprs = 46; | |
404 | num_temp_gprs = 4; | |
405 | num_gs_gprs = 31; | |
406 | num_es_gprs = 31; | |
407 | num_hs_gprs = 23; | |
408 | num_ls_gprs = 23; | |
409 | num_ps_threads = 128; | |
410 | num_vs_threads = 10; | |
411 | num_gs_threads = 10; | |
412 | num_es_threads = 10; | |
413 | num_hs_threads = 10; | |
414 | num_ls_threads = 10; | |
415 | num_ps_stack_entries = 42; | |
416 | num_vs_stack_entries = 42; | |
417 | num_gs_stack_entries = 42; | |
418 | num_es_stack_entries = 42; | |
419 | num_hs_stack_entries = 42; | |
420 | num_ls_stack_entries = 42; | |
421 | break; | |
d7ccd8fc AD |
422 | } |
423 | ||
e719ebd9 | 424 | if ((rdev->family == CHIP_CEDAR) || |
ff5b8562 AD |
425 | (rdev->family == CHIP_PALM) || |
426 | (rdev->family == CHIP_CAICOS)) | |
d7ccd8fc AD |
427 | sq_config = 0; |
428 | else | |
429 | sq_config = VC_ENABLE; | |
430 | ||
431 | sq_config |= (EXPORT_SRC_C | | |
432 | CS_PRIO(0) | | |
433 | LS_PRIO(0) | | |
434 | HS_PRIO(0) | | |
435 | PS_PRIO(0) | | |
436 | VS_PRIO(1) | | |
437 | GS_PRIO(2) | | |
438 | ES_PRIO(3)); | |
439 | ||
440 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(num_ps_gprs) | | |
441 | NUM_VS_GPRS(num_vs_gprs) | | |
442 | NUM_CLAUSE_TEMP_GPRS(num_temp_gprs)); | |
443 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(num_gs_gprs) | | |
444 | NUM_ES_GPRS(num_es_gprs)); | |
445 | sq_gpr_resource_mgmt_3 = (NUM_HS_GPRS(num_hs_gprs) | | |
446 | NUM_LS_GPRS(num_ls_gprs)); | |
447 | sq_thread_resource_mgmt = (NUM_PS_THREADS(num_ps_threads) | | |
448 | NUM_VS_THREADS(num_vs_threads) | | |
449 | NUM_GS_THREADS(num_gs_threads) | | |
450 | NUM_ES_THREADS(num_es_threads)); | |
451 | sq_thread_resource_mgmt_2 = (NUM_HS_THREADS(num_hs_threads) | | |
452 | NUM_LS_THREADS(num_ls_threads)); | |
453 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(num_ps_stack_entries) | | |
454 | NUM_VS_STACK_ENTRIES(num_vs_stack_entries)); | |
455 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(num_gs_stack_entries) | | |
456 | NUM_ES_STACK_ENTRIES(num_es_stack_entries)); | |
457 | sq_stack_resource_mgmt_3 = (NUM_HS_STACK_ENTRIES(num_hs_stack_entries) | | |
458 | NUM_LS_STACK_ENTRIES(num_ls_stack_entries)); | |
459 | ||
2281a378 AD |
460 | /* set clear context state */ |
461 | radeon_ring_write(rdev, PACKET3(PACKET3_CLEAR_STATE, 0)); | |
462 | radeon_ring_write(rdev, 0); | |
d7ccd8fc AD |
463 | |
464 | /* disable dyn gprs */ | |
465 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONFIG_REG, 1)); | |
466 | radeon_ring_write(rdev, (SQ_DYN_GPR_CNTL_PS_FLUSH_REQ - PACKET3_SET_CONFIG_REG_START) >> 2); | |
467 | radeon_ring_write(rdev, 0); | |
468 | ||
469 | /* SQ config */ | |
470 | radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONFIG_REG, 11)); | |
471 | radeon_ring_write(rdev, (SQ_CONFIG - PACKET3_SET_CONFIG_REG_START) >> 2); | |
472 | radeon_ring_write(rdev, sq_config); | |
473 | radeon_ring_write(rdev, sq_gpr_resource_mgmt_1); | |
474 | radeon_ring_write(rdev, sq_gpr_resource_mgmt_2); | |
475 | radeon_ring_write(rdev, sq_gpr_resource_mgmt_3); | |
476 | radeon_ring_write(rdev, 0); | |
477 | radeon_ring_write(rdev, 0); | |
478 | radeon_ring_write(rdev, sq_thread_resource_mgmt); | |
479 | radeon_ring_write(rdev, sq_thread_resource_mgmt_2); | |
480 | radeon_ring_write(rdev, sq_stack_resource_mgmt_1); | |
481 | radeon_ring_write(rdev, sq_stack_resource_mgmt_2); | |
482 | radeon_ring_write(rdev, sq_stack_resource_mgmt_3); | |
2281a378 AD |
483 | |
484 | /* CONTEXT_CONTROL */ | |
485 | radeon_ring_write(rdev, 0xc0012800); | |
486 | radeon_ring_write(rdev, 0x80000000); | |
487 | radeon_ring_write(rdev, 0x80000000); | |
488 | ||
489 | /* SQ_VTX_BASE_VTX_LOC */ | |
490 | radeon_ring_write(rdev, 0xc0026f00); | |
491 | radeon_ring_write(rdev, 0x00000000); | |
492 | radeon_ring_write(rdev, 0x00000000); | |
493 | radeon_ring_write(rdev, 0x00000000); | |
494 | ||
495 | /* SET_SAMPLER */ | |
496 | radeon_ring_write(rdev, 0xc0036e00); | |
497 | radeon_ring_write(rdev, 0x00000000); | |
498 | radeon_ring_write(rdev, 0x00000012); | |
499 | radeon_ring_write(rdev, 0x00000000); | |
500 | radeon_ring_write(rdev, 0x00000000); | |
501 | ||
1e644d6d AD |
502 | /* emit an IB pointing at default state */ |
503 | dwords = ALIGN(rdev->r600_blit.state_len, 0x10); | |
504 | gpu_addr = rdev->r600_blit.shader_gpu_addr + rdev->r600_blit.state_offset; | |
505 | radeon_ring_write(rdev, PACKET3(PACKET3_INDIRECT_BUFFER, 2)); | |
506 | radeon_ring_write(rdev, gpu_addr & 0xFFFFFFFC); | |
507 | radeon_ring_write(rdev, upper_32_bits(gpu_addr) & 0xFF); | |
508 | radeon_ring_write(rdev, dwords); | |
509 | ||
d7ccd8fc AD |
510 | } |
511 | ||
512 | static inline uint32_t i2f(uint32_t input) | |
513 | { | |
514 | u32 result, i, exponent, fraction; | |
515 | ||
516 | if ((input & 0x3fff) == 0) | |
517 | result = 0; /* 0 is a special case */ | |
518 | else { | |
519 | exponent = 140; /* exponent biased by 127; */ | |
520 | fraction = (input & 0x3fff) << 10; /* cheat and only | |
521 | handle numbers below 2^^15 */ | |
522 | for (i = 0; i < 14; i++) { | |
523 | if (fraction & 0x800000) | |
524 | break; | |
525 | else { | |
526 | fraction = fraction << 1; /* keep | |
527 | shifting left until top bit = 1 */ | |
528 | exponent = exponent - 1; | |
529 | } | |
530 | } | |
531 | result = exponent << 23 | (fraction & 0x7fffff); /* mask | |
532 | off top bit; assumed 1 */ | |
533 | } | |
534 | return result; | |
535 | } | |
536 | ||
537 | int evergreen_blit_init(struct radeon_device *rdev) | |
538 | { | |
539 | u32 obj_size; | |
1e644d6d | 540 | int r, dwords; |
d7ccd8fc | 541 | void *ptr; |
1e644d6d AD |
542 | u32 packet2s[16]; |
543 | int num_packet2s = 0; | |
d7ccd8fc AD |
544 | |
545 | /* pin copy shader into vram if already initialized */ | |
546 | if (rdev->r600_blit.shader_obj) | |
547 | goto done; | |
548 | ||
549 | mutex_init(&rdev->r600_blit.mutex); | |
550 | rdev->r600_blit.state_offset = 0; | |
1e644d6d AD |
551 | |
552 | rdev->r600_blit.state_len = evergreen_default_size; | |
553 | ||
554 | dwords = rdev->r600_blit.state_len; | |
555 | while (dwords & 0xf) { | |
556 | packet2s[num_packet2s++] = PACKET2(0); | |
557 | dwords++; | |
558 | } | |
559 | ||
560 | obj_size = dwords * 4; | |
561 | obj_size = ALIGN(obj_size, 256); | |
d7ccd8fc AD |
562 | |
563 | rdev->r600_blit.vs_offset = obj_size; | |
564 | obj_size += evergreen_vs_size * 4; | |
565 | obj_size = ALIGN(obj_size, 256); | |
566 | ||
567 | rdev->r600_blit.ps_offset = obj_size; | |
568 | obj_size += evergreen_ps_size * 4; | |
569 | obj_size = ALIGN(obj_size, 256); | |
570 | ||
268b2510 | 571 | r = radeon_bo_create(rdev, NULL, obj_size, PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM, |
d7ccd8fc AD |
572 | &rdev->r600_blit.shader_obj); |
573 | if (r) { | |
574 | DRM_ERROR("evergreen failed to allocate shader\n"); | |
575 | return r; | |
576 | } | |
577 | ||
578 | DRM_DEBUG("evergreen blit allocated bo %08x vs %08x ps %08x\n", | |
579 | obj_size, | |
580 | rdev->r600_blit.vs_offset, rdev->r600_blit.ps_offset); | |
581 | ||
582 | r = radeon_bo_reserve(rdev->r600_blit.shader_obj, false); | |
583 | if (unlikely(r != 0)) | |
584 | return r; | |
585 | r = radeon_bo_kmap(rdev->r600_blit.shader_obj, &ptr); | |
586 | if (r) { | |
587 | DRM_ERROR("failed to map blit object %d\n", r); | |
588 | return r; | |
589 | } | |
590 | ||
1e644d6d AD |
591 | memcpy_toio(ptr + rdev->r600_blit.state_offset, |
592 | evergreen_default_state, rdev->r600_blit.state_len * 4); | |
593 | ||
594 | if (num_packet2s) | |
595 | memcpy_toio(ptr + rdev->r600_blit.state_offset + (rdev->r600_blit.state_len * 4), | |
596 | packet2s, num_packet2s * 4); | |
d7ccd8fc AD |
597 | memcpy(ptr + rdev->r600_blit.vs_offset, evergreen_vs, evergreen_vs_size * 4); |
598 | memcpy(ptr + rdev->r600_blit.ps_offset, evergreen_ps, evergreen_ps_size * 4); | |
599 | radeon_bo_kunmap(rdev->r600_blit.shader_obj); | |
600 | radeon_bo_unreserve(rdev->r600_blit.shader_obj); | |
601 | ||
602 | done: | |
603 | r = radeon_bo_reserve(rdev->r600_blit.shader_obj, false); | |
604 | if (unlikely(r != 0)) | |
605 | return r; | |
606 | r = radeon_bo_pin(rdev->r600_blit.shader_obj, RADEON_GEM_DOMAIN_VRAM, | |
607 | &rdev->r600_blit.shader_gpu_addr); | |
608 | radeon_bo_unreserve(rdev->r600_blit.shader_obj); | |
609 | if (r) { | |
610 | dev_err(rdev->dev, "(%d) pin blit object failed\n", r); | |
611 | return r; | |
612 | } | |
7e942503 | 613 | rdev->mc.active_vram_size = rdev->mc.real_vram_size; |
d7ccd8fc AD |
614 | return 0; |
615 | } | |
616 | ||
617 | void evergreen_blit_fini(struct radeon_device *rdev) | |
618 | { | |
619 | int r; | |
620 | ||
7e942503 | 621 | rdev->mc.active_vram_size = rdev->mc.visible_vram_size; |
d7ccd8fc AD |
622 | if (rdev->r600_blit.shader_obj == NULL) |
623 | return; | |
624 | /* If we can't reserve the bo, unref should be enough to destroy | |
625 | * it when it becomes idle. | |
626 | */ | |
627 | r = radeon_bo_reserve(rdev->r600_blit.shader_obj, false); | |
628 | if (!r) { | |
629 | radeon_bo_unpin(rdev->r600_blit.shader_obj); | |
630 | radeon_bo_unreserve(rdev->r600_blit.shader_obj); | |
631 | } | |
632 | radeon_bo_unref(&rdev->r600_blit.shader_obj); | |
633 | } | |
634 | ||
635 | static int evergreen_vb_ib_get(struct radeon_device *rdev) | |
636 | { | |
637 | int r; | |
638 | r = radeon_ib_get(rdev, &rdev->r600_blit.vb_ib); | |
639 | if (r) { | |
640 | DRM_ERROR("failed to get IB for vertex buffer\n"); | |
641 | return r; | |
642 | } | |
643 | ||
644 | rdev->r600_blit.vb_total = 64*1024; | |
645 | rdev->r600_blit.vb_used = 0; | |
646 | return 0; | |
647 | } | |
648 | ||
649 | static void evergreen_vb_ib_put(struct radeon_device *rdev) | |
650 | { | |
651 | radeon_fence_emit(rdev, rdev->r600_blit.vb_ib->fence); | |
652 | radeon_ib_free(rdev, &rdev->r600_blit.vb_ib); | |
653 | } | |
654 | ||
655 | int evergreen_blit_prepare_copy(struct radeon_device *rdev, int size_bytes) | |
656 | { | |
657 | int r; | |
658 | int ring_size, line_size; | |
659 | int max_size; | |
660 | /* loops of emits + fence emit possible */ | |
661 | int dwords_per_loop = 74, num_loops; | |
662 | ||
663 | r = evergreen_vb_ib_get(rdev); | |
664 | if (r) | |
665 | return r; | |
666 | ||
667 | /* 8 bpp vs 32 bpp for xfer unit */ | |
668 | if (size_bytes & 3) | |
669 | line_size = 8192; | |
670 | else | |
671 | line_size = 8192 * 4; | |
672 | ||
673 | max_size = 8192 * line_size; | |
674 | ||
675 | /* major loops cover the max size transfer */ | |
676 | num_loops = ((size_bytes + max_size) / max_size); | |
677 | /* minor loops cover the extra non aligned bits */ | |
678 | num_loops += ((size_bytes % line_size) ? 1 : 0); | |
679 | /* calculate number of loops correctly */ | |
680 | ring_size = num_loops * dwords_per_loop; | |
681 | /* set default + shaders */ | |
1e644d6d | 682 | ring_size += 50; /* shaders + def state */ |
d7ccd8fc AD |
683 | ring_size += 10; /* fence emit for VB IB */ |
684 | ring_size += 5; /* done copy */ | |
685 | ring_size += 10; /* fence emit for done copy */ | |
686 | r = radeon_ring_lock(rdev, ring_size); | |
687 | if (r) | |
688 | return r; | |
689 | ||
1e644d6d | 690 | set_default_state(rdev); /* 34 */ |
d7ccd8fc AD |
691 | set_shaders(rdev); /* 16 */ |
692 | return 0; | |
693 | } | |
694 | ||
695 | void evergreen_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence) | |
696 | { | |
697 | int r; | |
698 | ||
699 | if (rdev->r600_blit.vb_ib) | |
700 | evergreen_vb_ib_put(rdev); | |
701 | ||
702 | if (fence) | |
703 | r = radeon_fence_emit(rdev, fence); | |
704 | ||
705 | radeon_ring_unlock_commit(rdev); | |
706 | } | |
707 | ||
708 | void evergreen_kms_blit_copy(struct radeon_device *rdev, | |
709 | u64 src_gpu_addr, u64 dst_gpu_addr, | |
710 | int size_bytes) | |
711 | { | |
712 | int max_bytes; | |
713 | u64 vb_gpu_addr; | |
714 | u32 *vb; | |
715 | ||
716 | DRM_DEBUG("emitting copy %16llx %16llx %d %d\n", src_gpu_addr, dst_gpu_addr, | |
717 | size_bytes, rdev->r600_blit.vb_used); | |
718 | vb = (u32 *)(rdev->r600_blit.vb_ib->ptr + rdev->r600_blit.vb_used); | |
719 | if ((size_bytes & 3) || (src_gpu_addr & 3) || (dst_gpu_addr & 3)) { | |
720 | max_bytes = 8192; | |
721 | ||
722 | while (size_bytes) { | |
723 | int cur_size = size_bytes; | |
724 | int src_x = src_gpu_addr & 255; | |
725 | int dst_x = dst_gpu_addr & 255; | |
726 | int h = 1; | |
2126d0a4 AD |
727 | src_gpu_addr = src_gpu_addr & ~255ULL; |
728 | dst_gpu_addr = dst_gpu_addr & ~255ULL; | |
d7ccd8fc AD |
729 | |
730 | if (!src_x && !dst_x) { | |
731 | h = (cur_size / max_bytes); | |
732 | if (h > 8192) | |
733 | h = 8192; | |
734 | if (h == 0) | |
735 | h = 1; | |
736 | else | |
737 | cur_size = max_bytes; | |
738 | } else { | |
739 | if (cur_size > max_bytes) | |
740 | cur_size = max_bytes; | |
741 | if (cur_size > (max_bytes - dst_x)) | |
742 | cur_size = (max_bytes - dst_x); | |
743 | if (cur_size > (max_bytes - src_x)) | |
744 | cur_size = (max_bytes - src_x); | |
745 | } | |
746 | ||
747 | if ((rdev->r600_blit.vb_used + 48) > rdev->r600_blit.vb_total) { | |
748 | WARN_ON(1); | |
749 | } | |
750 | ||
751 | vb[0] = i2f(dst_x); | |
752 | vb[1] = 0; | |
753 | vb[2] = i2f(src_x); | |
754 | vb[3] = 0; | |
755 | ||
756 | vb[4] = i2f(dst_x); | |
757 | vb[5] = i2f(h); | |
758 | vb[6] = i2f(src_x); | |
759 | vb[7] = i2f(h); | |
760 | ||
761 | vb[8] = i2f(dst_x + cur_size); | |
762 | vb[9] = i2f(h); | |
763 | vb[10] = i2f(src_x + cur_size); | |
764 | vb[11] = i2f(h); | |
765 | ||
766 | /* src 10 */ | |
767 | set_tex_resource(rdev, FMT_8, | |
768 | src_x + cur_size, h, src_x + cur_size, | |
769 | src_gpu_addr); | |
770 | ||
771 | /* 5 */ | |
772 | cp_set_surface_sync(rdev, | |
773 | PACKET3_TC_ACTION_ENA, (src_x + cur_size * h), src_gpu_addr); | |
774 | ||
775 | ||
776 | /* dst 17 */ | |
777 | set_render_target(rdev, COLOR_8, | |
778 | dst_x + cur_size, h, | |
779 | dst_gpu_addr); | |
780 | ||
781 | /* scissors 12 */ | |
782 | set_scissors(rdev, dst_x, 0, dst_x + cur_size, h); | |
783 | ||
784 | /* 15 */ | |
785 | vb_gpu_addr = rdev->r600_blit.vb_ib->gpu_addr + rdev->r600_blit.vb_used; | |
786 | set_vtx_resource(rdev, vb_gpu_addr); | |
787 | ||
788 | /* draw 10 */ | |
789 | draw_auto(rdev); | |
790 | ||
791 | /* 5 */ | |
792 | cp_set_surface_sync(rdev, | |
793 | PACKET3_CB_ACTION_ENA | PACKET3_CB0_DEST_BASE_ENA, | |
794 | cur_size * h, dst_gpu_addr); | |
795 | ||
796 | vb += 12; | |
797 | rdev->r600_blit.vb_used += 12 * 4; | |
798 | ||
799 | src_gpu_addr += cur_size * h; | |
800 | dst_gpu_addr += cur_size * h; | |
801 | size_bytes -= cur_size * h; | |
802 | } | |
803 | } else { | |
804 | max_bytes = 8192 * 4; | |
805 | ||
806 | while (size_bytes) { | |
807 | int cur_size = size_bytes; | |
808 | int src_x = (src_gpu_addr & 255); | |
809 | int dst_x = (dst_gpu_addr & 255); | |
810 | int h = 1; | |
2126d0a4 AD |
811 | src_gpu_addr = src_gpu_addr & ~255ULL; |
812 | dst_gpu_addr = dst_gpu_addr & ~255ULL; | |
d7ccd8fc AD |
813 | |
814 | if (!src_x && !dst_x) { | |
815 | h = (cur_size / max_bytes); | |
816 | if (h > 8192) | |
817 | h = 8192; | |
818 | if (h == 0) | |
819 | h = 1; | |
820 | else | |
821 | cur_size = max_bytes; | |
822 | } else { | |
823 | if (cur_size > max_bytes) | |
824 | cur_size = max_bytes; | |
825 | if (cur_size > (max_bytes - dst_x)) | |
826 | cur_size = (max_bytes - dst_x); | |
827 | if (cur_size > (max_bytes - src_x)) | |
828 | cur_size = (max_bytes - src_x); | |
829 | } | |
830 | ||
831 | if ((rdev->r600_blit.vb_used + 48) > rdev->r600_blit.vb_total) { | |
832 | WARN_ON(1); | |
833 | } | |
834 | ||
835 | vb[0] = i2f(dst_x / 4); | |
836 | vb[1] = 0; | |
837 | vb[2] = i2f(src_x / 4); | |
838 | vb[3] = 0; | |
839 | ||
840 | vb[4] = i2f(dst_x / 4); | |
841 | vb[5] = i2f(h); | |
842 | vb[6] = i2f(src_x / 4); | |
843 | vb[7] = i2f(h); | |
844 | ||
845 | vb[8] = i2f((dst_x + cur_size) / 4); | |
846 | vb[9] = i2f(h); | |
847 | vb[10] = i2f((src_x + cur_size) / 4); | |
848 | vb[11] = i2f(h); | |
849 | ||
850 | /* src 10 */ | |
851 | set_tex_resource(rdev, FMT_8_8_8_8, | |
852 | (src_x + cur_size) / 4, | |
853 | h, (src_x + cur_size) / 4, | |
854 | src_gpu_addr); | |
855 | /* 5 */ | |
856 | cp_set_surface_sync(rdev, | |
857 | PACKET3_TC_ACTION_ENA, (src_x + cur_size * h), src_gpu_addr); | |
858 | ||
859 | /* dst 17 */ | |
860 | set_render_target(rdev, COLOR_8_8_8_8, | |
861 | (dst_x + cur_size) / 4, h, | |
862 | dst_gpu_addr); | |
863 | ||
864 | /* scissors 12 */ | |
865 | set_scissors(rdev, (dst_x / 4), 0, (dst_x + cur_size / 4), h); | |
866 | ||
867 | /* Vertex buffer setup 15 */ | |
868 | vb_gpu_addr = rdev->r600_blit.vb_ib->gpu_addr + rdev->r600_blit.vb_used; | |
869 | set_vtx_resource(rdev, vb_gpu_addr); | |
870 | ||
871 | /* draw 10 */ | |
872 | draw_auto(rdev); | |
873 | ||
874 | /* 5 */ | |
875 | cp_set_surface_sync(rdev, | |
876 | PACKET3_CB_ACTION_ENA | PACKET3_CB0_DEST_BASE_ENA, | |
877 | cur_size * h, dst_gpu_addr); | |
878 | ||
879 | /* 74 ring dwords per loop */ | |
880 | vb += 12; | |
881 | rdev->r600_blit.vb_used += 12 * 4; | |
882 | ||
883 | src_gpu_addr += cur_size * h; | |
884 | dst_gpu_addr += cur_size * h; | |
885 | size_bytes -= cur_size * h; | |
886 | } | |
887 | } | |
888 | } | |
889 |