projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: move ring debugfs into radeon_ring.c
[deliverable/linux.git] / drivers / gpu / drm / radeon / r100.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include <linux/seq_file.h>
5a0e3ad6 29#include <linux/slab.h>
771fe6b9
JG		 30#include "drmP.h"
31#include "drm.h"
32#include "radeon_drm.h"
771fe6b9
JG		 33#include "radeon_reg.h"
34#include "radeon.h"
e6990375 35#include "radeon_asic.h"
3ce0a23d 36#include "r100d.h"
d4550907
JG		 37#include "rs100d.h"
38#include "rv200d.h"
39#include "rv250d.h"
49e02b73 40#include "atom.h"
3ce0a23d 41
70967ab9
BH		 42#include <linux/firmware.h>
43#include <linux/platform_device.h>
e0cd3608 44#include <linux/module.h>
70967ab9 45
551ebd83
DA		 46#include "r100_reg_safe.h"
47#include "rn50_reg_safe.h"
48
70967ab9
BH		 49/* Firmware Names */
50#define FIRMWARE_R100 "radeon/R100_cp.bin"
51#define FIRMWARE_R200 "radeon/R200_cp.bin"
52#define FIRMWARE_R300 "radeon/R300_cp.bin"
53#define FIRMWARE_R420 "radeon/R420_cp.bin"
54#define FIRMWARE_RS690 "radeon/RS690_cp.bin"
55#define FIRMWARE_RS600 "radeon/RS600_cp.bin"
56#define FIRMWARE_R520 "radeon/R520_cp.bin"
57
58MODULE_FIRMWARE(FIRMWARE_R100);
59MODULE_FIRMWARE(FIRMWARE_R200);
60MODULE_FIRMWARE(FIRMWARE_R300);
61MODULE_FIRMWARE(FIRMWARE_R420);
62MODULE_FIRMWARE(FIRMWARE_RS690);
63MODULE_FIRMWARE(FIRMWARE_RS600);
64MODULE_FIRMWARE(FIRMWARE_R520);
771fe6b9 65
551ebd83
DA		 66#include "r100_track.h"
67
771fe6b9
JG		 68/* This files gather functions specifics to:
69 * r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280
771fe6b9 70 */
771fe6b9 71
cbdd4501
AK		 72int r100_reloc_pitch_offset(struct radeon_cs_parser *p,
73 struct radeon_cs_packet *pkt,
74 unsigned idx,
75 unsigned reg)
76{
77 int r;
78 u32 tile_flags = 0;
79 u32 tmp;
80 struct radeon_cs_reloc *reloc;
81 u32 value;
82
83 r = r100_cs_packet_next_reloc(p, &reloc);
84 if (r) {
85 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
86 idx, reg);
87 r100_cs_dump_packet(p, pkt);
88 return r;
89 }
90 value = radeon_get_ib_value(p, idx);
91 tmp = value & 0x003fffff;
92 tmp += (((u32)reloc->lobj.gpu_offset) >> 10);
93
94 if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO)
95 tile_flags |= RADEON_DST_TILE_MACRO;
96 if (reloc->lobj.tiling_flags & RADEON_TILING_MICRO) {
97 if (reg == RADEON_SRC_PITCH_OFFSET) {
98 DRM_ERROR("Cannot src blit from microtiled surface\n");
99 r100_cs_dump_packet(p, pkt);
100 return -EINVAL;
101 }
102 tile_flags |= RADEON_DST_TILE_MICRO;
103 }
104
105 tmp |= tile_flags;
106 p->ib->ptr[idx] = (value & 0x3fc00000) | tmp;
107 return 0;
108}
109
110int r100_packet3_load_vbpntr(struct radeon_cs_parser *p,
111 struct radeon_cs_packet *pkt,
112 int idx)
113{
114 unsigned c, i;
115 struct radeon_cs_reloc *reloc;
116 struct r100_cs_track *track;
117 int r = 0;
118 volatile uint32_t *ib;
119 u32 idx_value;
120
121 ib = p->ib->ptr;
122 track = (struct r100_cs_track *)p->track;
123 c = radeon_get_ib_value(p, idx++) & 0x1F;
124 if (c > 16) {
125 DRM_ERROR("Only 16 vertex buffers are allowed %d\n",
126 pkt->opcode);
127 r100_cs_dump_packet(p, pkt);
128 return -EINVAL;
129 }
130 track->num_arrays = c;
131 for (i = 0; i < (c - 1); i+=2, idx+=3) {
132 r = r100_cs_packet_next_reloc(p, &reloc);
133 if (r) {
134 DRM_ERROR("No reloc for packet3 %d\n",
135 pkt->opcode);
136 r100_cs_dump_packet(p, pkt);
137 return r;
138 }
139 idx_value = radeon_get_ib_value(p, idx);
140 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->lobj.gpu_offset);
141
142 track->arrays[i + 0].esize = idx_value >> 8;
143 track->arrays[i + 0].robj = reloc->robj;
144 track->arrays[i + 0].esize &= 0x7F;
145 r = r100_cs_packet_next_reloc(p, &reloc);
146 if (r) {
147 DRM_ERROR("No reloc for packet3 %d\n",
148 pkt->opcode);
149 r100_cs_dump_packet(p, pkt);
150 return r;
151 }
152 ib[idx+2] = radeon_get_ib_value(p, idx + 2) + ((u32)reloc->lobj.gpu_offset);
153 track->arrays[i + 1].robj = reloc->robj;
154 track->arrays[i + 1].esize = idx_value >> 24;
155 track->arrays[i + 1].esize &= 0x7F;
156 }
157 if (c & 1) {
158 r = r100_cs_packet_next_reloc(p, &reloc);
159 if (r) {
160 DRM_ERROR("No reloc for packet3 %d\n",
161 pkt->opcode);
162 r100_cs_dump_packet(p, pkt);
163 return r;
164 }
165 idx_value = radeon_get_ib_value(p, idx);
166 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->lobj.gpu_offset);
167 track->arrays[i + 0].robj = reloc->robj;
168 track->arrays[i + 0].esize = idx_value >> 8;
169 track->arrays[i + 0].esize &= 0x7F;
170 }
171 return r;
172}
173
6f34be50
AD		 174void r100_pre_page_flip(struct radeon_device *rdev, int crtc)
175{
6f34be50
AD		 176 /* enable the pflip int */
177 radeon_irq_kms_pflip_irq_get(rdev, crtc);
178}
179
180void r100_post_page_flip(struct radeon_device *rdev, int crtc)
181{
182 /* disable the pflip int */
183 radeon_irq_kms_pflip_irq_put(rdev, crtc);
184}
185
186u32 r100_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)
187{
188 struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id];
189 u32 tmp = ((u32)crtc_base) | RADEON_CRTC_OFFSET__OFFSET_LOCK;
f6496479 190 int i;
6f34be50
AD		 191
192 /* Lock the graphics update lock */
193 /* update the scanout addresses */
194 WREG32(RADEON_CRTC_OFFSET + radeon_crtc->crtc_offset, tmp);
195
acb32506 196 /* Wait for update_pending to go high. */
f6496479
AD		 197 for (i = 0; i < rdev->usec_timeout; i++) {
198 if (RREG32(RADEON_CRTC_OFFSET + radeon_crtc->crtc_offset) & RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET)
199 break;
200 udelay(1);
201 }
acb32506 202 DRM_DEBUG("Update pending now high. Unlocking vupdate_lock.\n");
6f34be50
AD		 203
204 /* Unlock the lock, so double-buffering can take place inside vblank */
205 tmp &= ~RADEON_CRTC_OFFSET__OFFSET_LOCK;
206 WREG32(RADEON_CRTC_OFFSET + radeon_crtc->crtc_offset, tmp);
207
208 /* Return current update_pending status: */
209 return RREG32(RADEON_CRTC_OFFSET + radeon_crtc->crtc_offset) & RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET;
210}
211
ce8f5370 212void r100_pm_get_dynpm_state(struct radeon_device *rdev)
a48b9b4e
AD		 213{
214 int i;
ce8f5370
AD		 215 rdev->pm.dynpm_can_upclock = true;
216 rdev->pm.dynpm_can_downclock = true;
a48b9b4e 217
ce8f5370
AD		 218 switch (rdev->pm.dynpm_planned_action) {
219 case DYNPM_ACTION_MINIMUM:
a48b9b4e 220 rdev->pm.requested_power_state_index = 0;
ce8f5370 221 rdev->pm.dynpm_can_downclock = false;
a48b9b4e 222 break;
ce8f5370 223 case DYNPM_ACTION_DOWNCLOCK:
a48b9b4e
AD		 224 if (rdev->pm.current_power_state_index == 0) {
225 rdev->pm.requested_power_state_index = rdev->pm.current_power_state_index;
ce8f5370 226 rdev->pm.dynpm_can_downclock = false;
a48b9b4e
AD		 227 } else {
228 if (rdev->pm.active_crtc_count > 1) {
229 for (i = 0; i < rdev->pm.num_power_states; i++) {
d7311171 230 if (rdev->pm.power_state[i].flags & RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)
a48b9b4e
AD		 231 continue;
232 else if (i >= rdev->pm.current_power_state_index) {
233 rdev->pm.requested_power_state_index = rdev->pm.current_power_state_index;
234 break;
235 } else {
236 rdev->pm.requested_power_state_index = i;
237 break;
238 }
239 }
240 } else
241 rdev->pm.requested_power_state_index =
242 rdev->pm.current_power_state_index - 1;
243 }
d7311171
AD		 244 /* don't use the power state if crtcs are active and no display flag is set */
245 if ((rdev->pm.active_crtc_count > 0) &&
246 (rdev->pm.power_state[rdev->pm.requested_power_state_index].clock_info[0].flags &
247 RADEON_PM_MODE_NO_DISPLAY)) {
248 rdev->pm.requested_power_state_index++;
249 }
a48b9b4e 250 break;
ce8f5370 251 case DYNPM_ACTION_UPCLOCK:
a48b9b4e
AD		 252 if (rdev->pm.current_power_state_index == (rdev->pm.num_power_states - 1)) {
253 rdev->pm.requested_power_state_index = rdev->pm.current_power_state_index;
ce8f5370 254 rdev->pm.dynpm_can_upclock = false;
a48b9b4e
AD		 255 } else {
256 if (rdev->pm.active_crtc_count > 1) {
257 for (i = (rdev->pm.num_power_states - 1); i >= 0; i--) {
d7311171 258 if (rdev->pm.power_state[i].flags & RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)
a48b9b4e
AD		 259 continue;
260 else if (i <= rdev->pm.current_power_state_index) {
261 rdev->pm.requested_power_state_index = rdev->pm.current_power_state_index;
262 break;
263 } else {
264 rdev->pm.requested_power_state_index = i;
265 break;
266 }
267 }
268 } else
269 rdev->pm.requested_power_state_index =
270 rdev->pm.current_power_state_index + 1;
271 }
272 break;
ce8f5370 273 case DYNPM_ACTION_DEFAULT:
58e21dff 274 rdev->pm.requested_power_state_index = rdev->pm.default_power_state_index;
ce8f5370 275 rdev->pm.dynpm_can_upclock = false;
58e21dff 276 break;
ce8f5370 277 case DYNPM_ACTION_NONE:
a48b9b4e
AD		 278 default:
279 DRM_ERROR("Requested mode for not defined action\n");
280 return;
281 }
282 /* only one clock mode per power state */
283 rdev->pm.requested_clock_mode_index = 0;
284
d9fdaafb 285 DRM_DEBUG_DRIVER("Requested: e: %d m: %d p: %d\n",
ce8a3eb2
AD		 286 rdev->pm.power_state[rdev->pm.requested_power_state_index].
287 clock_info[rdev->pm.requested_clock_mode_index].sclk,
288 rdev->pm.power_state[rdev->pm.requested_power_state_index].
289 clock_info[rdev->pm.requested_clock_mode_index].mclk,
290 rdev->pm.power_state[rdev->pm.requested_power_state_index].
291 pcie_lanes);
a48b9b4e
AD		 292}
293
ce8f5370
AD		 294void r100_pm_init_profile(struct radeon_device *rdev)
295{
296 /* default */
297 rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev->pm.default_power_state_index;
298 rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index;
299 rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;
300 rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;
301 /* low sh */
302 rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 0;
303 rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 0;
304 rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;
305 rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;
c9e75b21
AD		 306 /* mid sh */
307 rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 0;
308 rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 0;
309 rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;
310 rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;
ce8f5370
AD		 311 /* high sh */
312 rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 0;
313 rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index;
314 rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;
315 rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;
316 /* low mh */
317 rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 0;
318 rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index;
319 rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;
320 rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;
c9e75b21
AD		 321 /* mid mh */
322 rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 0;
323 rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index;
324 rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;
325 rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;
ce8f5370
AD		 326 /* high mh */
327 rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 0;
328 rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index;
329 rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;
330 rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;
bae6b562
AD		 331}
332
49e02b73
AD		 333void r100_pm_misc(struct radeon_device *rdev)
334{
49e02b73
AD		 335 int requested_index = rdev->pm.requested_power_state_index;
336 struct radeon_power_state *ps = &rdev->pm.power_state[requested_index];
337 struct radeon_voltage *voltage = &ps->clock_info[0].voltage;
338 u32 tmp, sclk_cntl, sclk_cntl2, sclk_more_cntl;
339
340 if ((voltage->type == VOLTAGE_GPIO) && (voltage->gpio.valid)) {
341 if (ps->misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {
342 tmp = RREG32(voltage->gpio.reg);
343 if (voltage->active_high)
344 tmp |= voltage->gpio.mask;
345 else
346 tmp &= ~(voltage->gpio.mask);
347 WREG32(voltage->gpio.reg, tmp);
348 if (voltage->delay)
349 udelay(voltage->delay);
350 } else {
351 tmp = RREG32(voltage->gpio.reg);
352 if (voltage->active_high)
353 tmp &= ~voltage->gpio.mask;
354 else
355 tmp |= voltage->gpio.mask;
356 WREG32(voltage->gpio.reg, tmp);
357 if (voltage->delay)
358 udelay(voltage->delay);
359 }
360 }
361
362 sclk_cntl = RREG32_PLL(SCLK_CNTL);
363 sclk_cntl2 = RREG32_PLL(SCLK_CNTL2);
364 sclk_cntl2 &= ~REDUCED_SPEED_SCLK_SEL(3);
365 sclk_more_cntl = RREG32_PLL(SCLK_MORE_CNTL);
366 sclk_more_cntl &= ~VOLTAGE_DELAY_SEL(3);
367 if (ps->misc & ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) {
368 sclk_more_cntl |= REDUCED_SPEED_SCLK_EN;
369 if (ps->misc & ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE)
370 sclk_cntl2 |= REDUCED_SPEED_SCLK_MODE;
371 else
372 sclk_cntl2 &= ~REDUCED_SPEED_SCLK_MODE;
373 if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2)
374 sclk_cntl2 |= REDUCED_SPEED_SCLK_SEL(0);
375 else if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4)
376 sclk_cntl2 |= REDUCED_SPEED_SCLK_SEL(2);
377 } else
378 sclk_more_cntl &= ~REDUCED_SPEED_SCLK_EN;
379
380 if (ps->misc & ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) {
381 sclk_more_cntl |= IO_CG_VOLTAGE_DROP;
382 if (voltage->delay) {
383 sclk_more_cntl |= VOLTAGE_DROP_SYNC;
384 switch (voltage->delay) {
385 case 33:
386 sclk_more_cntl |= VOLTAGE_DELAY_SEL(0);
387 break;
388 case 66:
389 sclk_more_cntl |= VOLTAGE_DELAY_SEL(1);
390 break;
391 case 99:
392 sclk_more_cntl |= VOLTAGE_DELAY_SEL(2);
393 break;
394 case 132:
395 sclk_more_cntl |= VOLTAGE_DELAY_SEL(3);
396 break;
397 }
398 } else
399 sclk_more_cntl &= ~VOLTAGE_DROP_SYNC;
400 } else
401 sclk_more_cntl &= ~IO_CG_VOLTAGE_DROP;
402
403 if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN)
404 sclk_cntl &= ~FORCE_HDP;
405 else
406 sclk_cntl |= FORCE_HDP;
407
408 WREG32_PLL(SCLK_CNTL, sclk_cntl);
409 WREG32_PLL(SCLK_CNTL2, sclk_cntl2);
410 WREG32_PLL(SCLK_MORE_CNTL, sclk_more_cntl);
411
412 /* set pcie lanes */
413 if ((rdev->flags & RADEON_IS_PCIE) &&
414 !(rdev->flags & RADEON_IS_IGP) &&
415 rdev->asic->set_pcie_lanes &&
416 (ps->pcie_lanes !=
417 rdev->pm.power_state[rdev->pm.current_power_state_index].pcie_lanes)) {
418 radeon_set_pcie_lanes(rdev,
419 ps->pcie_lanes);
d9fdaafb 420 DRM_DEBUG_DRIVER("Setting: p: %d\n", ps->pcie_lanes);
49e02b73 421 }
49e02b73
AD		 422}
423
424void r100_pm_prepare(struct radeon_device *rdev)
425{
426 struct drm_device *ddev = rdev->ddev;
427 struct drm_crtc *crtc;
428 struct radeon_crtc *radeon_crtc;
429 u32 tmp;
430
431 /* disable any active CRTCs */
432 list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) {
433 radeon_crtc = to_radeon_crtc(crtc);
434 if (radeon_crtc->enabled) {
435 if (radeon_crtc->crtc_id) {
436 tmp = RREG32(RADEON_CRTC2_GEN_CNTL);
437 tmp |= RADEON_CRTC2_DISP_REQ_EN_B;
438 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);
439 } else {
440 tmp = RREG32(RADEON_CRTC_GEN_CNTL);
441 tmp |= RADEON_CRTC_DISP_REQ_EN_B;
442 WREG32(RADEON_CRTC_GEN_CNTL, tmp);
443 }
444 }
445 }
446}
447
448void r100_pm_finish(struct radeon_device *rdev)
449{
450 struct drm_device *ddev = rdev->ddev;
451 struct drm_crtc *crtc;
452 struct radeon_crtc *radeon_crtc;
453 u32 tmp;
454
455 /* enable any active CRTCs */
456 list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) {
457 radeon_crtc = to_radeon_crtc(crtc);
458 if (radeon_crtc->enabled) {
459 if (radeon_crtc->crtc_id) {
460 tmp = RREG32(RADEON_CRTC2_GEN_CNTL);
461 tmp &= ~RADEON_CRTC2_DISP_REQ_EN_B;
462 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);
463 } else {
464 tmp = RREG32(RADEON_CRTC_GEN_CNTL);
465 tmp &= ~RADEON_CRTC_DISP_REQ_EN_B;
466 WREG32(RADEON_CRTC_GEN_CNTL, tmp);
467 }
468 }
469 }
470}
471
def9ba9c
AD		 472bool r100_gui_idle(struct radeon_device *rdev)
473{
474 if (RREG32(RADEON_RBBM_STATUS) & RADEON_RBBM_ACTIVE)
475 return false;
476 else
477 return true;
478}
479
05a05c50
AD		 480/* hpd for digital panel detect/disconnect */
481bool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)
482{
483 bool connected = false;
484
485 switch (hpd) {
486 case RADEON_HPD_1:
487 if (RREG32(RADEON_FP_GEN_CNTL) & RADEON_FP_DETECT_SENSE)
488 connected = true;
489 break;
490 case RADEON_HPD_2:
491 if (RREG32(RADEON_FP2_GEN_CNTL) & RADEON_FP2_DETECT_SENSE)
492 connected = true;
493 break;
494 default:
495 break;
496 }
497 return connected;
498}
499
500void r100_hpd_set_polarity(struct radeon_device *rdev,
501 enum radeon_hpd_id hpd)
502{
503 u32 tmp;
504 bool connected = r100_hpd_sense(rdev, hpd);
505
506 switch (hpd) {
507 case RADEON_HPD_1:
508 tmp = RREG32(RADEON_FP_GEN_CNTL);
509 if (connected)
510 tmp &= ~RADEON_FP_DETECT_INT_POL;
511 else
512 tmp |= RADEON_FP_DETECT_INT_POL;
513 WREG32(RADEON_FP_GEN_CNTL, tmp);
514 break;
515 case RADEON_HPD_2:
516 tmp = RREG32(RADEON_FP2_GEN_CNTL);
517 if (connected)
518 tmp &= ~RADEON_FP2_DETECT_INT_POL;
519 else
520 tmp |= RADEON_FP2_DETECT_INT_POL;
521 WREG32(RADEON_FP2_GEN_CNTL, tmp);
522 break;
523 default:
524 break;
525 }
526}
527
528void r100_hpd_init(struct radeon_device *rdev)
529{
530 struct drm_device *dev = rdev->ddev;
531 struct drm_connector *connector;
532
533 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
534 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
535 switch (radeon_connector->hpd.hpd) {
536 case RADEON_HPD_1:
537 rdev->irq.hpd[0] = true;
538 break;
539 case RADEON_HPD_2:
540 rdev->irq.hpd[1] = true;
541 break;
542 default:
543 break;
544 }
64912e99 545 radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd);
05a05c50 546 }
003e69f9
JG		 547 if (rdev->irq.installed)
548 r100_irq_set(rdev);
05a05c50
AD		 549}
550
551void r100_hpd_fini(struct radeon_device *rdev)
552{
553 struct drm_device *dev = rdev->ddev;
554 struct drm_connector *connector;
555
556 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
557 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
558 switch (radeon_connector->hpd.hpd) {
559 case RADEON_HPD_1:
560 rdev->irq.hpd[0] = false;
561 break;
562 case RADEON_HPD_2:
563 rdev->irq.hpd[1] = false;
564 break;
565 default:
566 break;
567 }
568 }
569}
570
771fe6b9
JG		 571/*
572 * PCI GART
573 */
574void r100_pci_gart_tlb_flush(struct radeon_device *rdev)
575{
576 /* TODO: can we do somethings here ? */
577 /* It seems hw only cache one entry so we should discard this
578 * entry otherwise if first GPU GART read hit this entry it
579 * could end up in wrong address. */
580}
581
4aac0473 582int r100_pci_gart_init(struct radeon_device *rdev)
771fe6b9 583{
771fe6b9
JG		 584 int r;
585
c9a1be96 586 if (rdev->gart.ptr) {
fce7d61b 587 WARN(1, "R100 PCI GART already initialized\n");
4aac0473
JG		 588 return 0;
589 }
771fe6b9
JG		 590 /* Initialize common gart structure */
591 r = radeon_gart_init(rdev);
4aac0473 592 if (r)
771fe6b9 593 return r;
4aac0473
JG		 594 rdev->gart.table_size = rdev->gart.num_gpu_pages * 4;
595 rdev->asic->gart_tlb_flush = &r100_pci_gart_tlb_flush;
596 rdev->asic->gart_set_page = &r100_pci_gart_set_page;
597 return radeon_gart_table_ram_alloc(rdev);
598}
599
17e15b0c
DA		 600/* required on r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */
601void r100_enable_bm(struct radeon_device *rdev)
602{
603 uint32_t tmp;
604 /* Enable bus mastering */
605 tmp = RREG32(RADEON_BUS_CNTL) & ~RADEON_BUS_MASTER_DIS;
606 WREG32(RADEON_BUS_CNTL, tmp);
607}
608
4aac0473
JG		 609int r100_pci_gart_enable(struct radeon_device *rdev)
610{
611 uint32_t tmp;
612
82568565 613 radeon_gart_restore(rdev);
771fe6b9
JG		 614 /* discard memory request outside of configured range */
615 tmp = RREG32(RADEON_AIC_CNTL) | RADEON_DIS_OUT_OF_PCI_GART_ACCESS;
616 WREG32(RADEON_AIC_CNTL, tmp);
617 /* set address range for PCI address translate */
d594e46a
JG		 618 WREG32(RADEON_AIC_LO_ADDR, rdev->mc.gtt_start);
619 WREG32(RADEON_AIC_HI_ADDR, rdev->mc.gtt_end);
771fe6b9
JG		 620 /* set PCI GART page-table base address */
621 WREG32(RADEON_AIC_PT_BASE, rdev->gart.table_addr);
622 tmp = RREG32(RADEON_AIC_CNTL) | RADEON_PCIGART_TRANSLATE_EN;
623 WREG32(RADEON_AIC_CNTL, tmp);
624 r100_pci_gart_tlb_flush(rdev);
fcf4de5a
TV		 625 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
626 (unsigned)(rdev->mc.gtt_size >> 20),
627 (unsigned long long)rdev->gart.table_addr);
771fe6b9
JG		 628 rdev->gart.ready = true;
629 return 0;
630}
631
632void r100_pci_gart_disable(struct radeon_device *rdev)
633{
634 uint32_t tmp;
635
636 /* discard memory request outside of configured range */
637 tmp = RREG32(RADEON_AIC_CNTL) | RADEON_DIS_OUT_OF_PCI_GART_ACCESS;
638 WREG32(RADEON_AIC_CNTL, tmp & ~RADEON_PCIGART_TRANSLATE_EN);
639 WREG32(RADEON_AIC_LO_ADDR, 0);
640 WREG32(RADEON_AIC_HI_ADDR, 0);
641}
642
643int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr)
644{
c9a1be96
JG		 645 u32 *gtt = rdev->gart.ptr;
646
771fe6b9
JG		 647 if (i < 0 || i > rdev->gart.num_gpu_pages) {
648 return -EINVAL;
649 }
c9a1be96 650 gtt[i] = cpu_to_le32(lower_32_bits(addr));
771fe6b9
JG		 651 return 0;
652}
653
4aac0473 654void r100_pci_gart_fini(struct radeon_device *rdev)
771fe6b9 655{
f9274562 656 radeon_gart_fini(rdev);
4aac0473
JG		 657 r100_pci_gart_disable(rdev);
658 radeon_gart_table_ram_free(rdev);
771fe6b9
JG		 659}
660
7ed220d7
MD		 661int r100_irq_set(struct radeon_device *rdev)
662{
663 uint32_t tmp = 0;
664
003e69f9 665 if (!rdev->irq.installed) {
fce7d61b 666 WARN(1, "Can't enable IRQ/MSI because no handler is installed\n");
003e69f9
JG		 667 WREG32(R_000040_GEN_INT_CNTL, 0);
668 return -EINVAL;
669 }
7ed220d7
MD		 670 if (rdev->irq.sw_int) {
671 tmp |= RADEON_SW_INT_ENABLE;
672 }
2031f77c
AD		 673 if (rdev->irq.gui_idle) {
674 tmp |= RADEON_GUI_IDLE_MASK;
675 }
6f34be50
AD		 676 if (rdev->irq.crtc_vblank_int[0] ||
677 rdev->irq.pflip[0]) {
7ed220d7
MD		 678 tmp |= RADEON_CRTC_VBLANK_MASK;
679 }
6f34be50
AD		 680 if (rdev->irq.crtc_vblank_int[1] ||
681 rdev->irq.pflip[1]) {
7ed220d7
MD		 682 tmp |= RADEON_CRTC2_VBLANK_MASK;
683 }
05a05c50
AD		 684 if (rdev->irq.hpd[0]) {
685 tmp |= RADEON_FP_DETECT_MASK;
686 }
687 if (rdev->irq.hpd[1]) {
688 tmp |= RADEON_FP2_DETECT_MASK;
689 }
7ed220d7
MD		 690 WREG32(RADEON_GEN_INT_CNTL, tmp);
691 return 0;
692}
693
9f022ddf
JG		 694void r100_irq_disable(struct radeon_device *rdev)
695{
696 u32 tmp;
697
698 WREG32(R_000040_GEN_INT_CNTL, 0);
699 /* Wait and acknowledge irq */
700 mdelay(1);
701 tmp = RREG32(R_000044_GEN_INT_STATUS);
702 WREG32(R_000044_GEN_INT_STATUS, tmp);
703}
704
cbdd4501 705static uint32_t r100_irq_ack(struct radeon_device *rdev)
7ed220d7
MD		 706{
707 uint32_t irqs = RREG32(RADEON_GEN_INT_STATUS);
05a05c50
AD		 708 uint32_t irq_mask = RADEON_SW_INT_TEST |
709 RADEON_CRTC_VBLANK_STAT | RADEON_CRTC2_VBLANK_STAT |
710 RADEON_FP_DETECT_STAT | RADEON_FP2_DETECT_STAT;
7ed220d7 711
2031f77c
AD		 712 /* the interrupt works, but the status bit is permanently asserted */
713 if (rdev->irq.gui_idle && radeon_gui_idle(rdev)) {
714 if (!rdev->irq.gui_idle_acked)
715 irq_mask |= RADEON_GUI_IDLE_STAT;
716 }
717
7ed220d7
MD		 718 if (irqs) {
719 WREG32(RADEON_GEN_INT_STATUS, irqs);
720 }
721 return irqs & irq_mask;
722}
723
724int r100_irq_process(struct radeon_device *rdev)
725{
3e5cb98d 726 uint32_t status, msi_rearm;
d4877cf2 727 bool queue_hotplug = false;
7ed220d7 728
2031f77c
AD		 729 /* reset gui idle ack. the status bit is broken */
730 rdev->irq.gui_idle_acked = false;
731
7ed220d7
MD		 732 status = r100_irq_ack(rdev);
733 if (!status) {
734 return IRQ_NONE;
735 }
a513c184
JG		 736 if (rdev->shutdown) {
737 return IRQ_NONE;
738 }
7ed220d7
MD		 739 while (status) {
740 /* SW interrupt */
741 if (status & RADEON_SW_INT_TEST) {
7465280c 742 radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);
7ed220d7 743 }
2031f77c
AD		 744 /* gui idle interrupt */
745 if (status & RADEON_GUI_IDLE_STAT) {
746 rdev->irq.gui_idle_acked = true;
747 rdev->pm.gui_idle = true;
748 wake_up(&rdev->irq.idle_queue);
749 }
7ed220d7
MD		 750 /* Vertical blank interrupts */
751 if (status & RADEON_CRTC_VBLANK_STAT) {
6f34be50
AD		 752 if (rdev->irq.crtc_vblank_int[0]) {
753 drm_handle_vblank(rdev->ddev, 0);
754 rdev->pm.vblank_sync = true;
755 wake_up(&rdev->irq.vblank_queue);
756 }
3e4ea742
MK		 757 if (rdev->irq.pflip[0])
758 radeon_crtc_handle_flip(rdev, 0);
7ed220d7
MD		 759 }
760 if (status & RADEON_CRTC2_VBLANK_STAT) {
6f34be50
AD		 761 if (rdev->irq.crtc_vblank_int[1]) {
762 drm_handle_vblank(rdev->ddev, 1);
763 rdev->pm.vblank_sync = true;
764 wake_up(&rdev->irq.vblank_queue);
765 }
3e4ea742
MK		 766 if (rdev->irq.pflip[1])
767 radeon_crtc_handle_flip(rdev, 1);
7ed220d7 768 }
05a05c50 769 if (status & RADEON_FP_DETECT_STAT) {
d4877cf2
AD		 770 queue_hotplug = true;
771 DRM_DEBUG("HPD1\n");
05a05c50
AD		 772 }
773 if (status & RADEON_FP2_DETECT_STAT) {
d4877cf2
AD		 774 queue_hotplug = true;
775 DRM_DEBUG("HPD2\n");
05a05c50 776 }
7ed220d7
MD		 777 status = r100_irq_ack(rdev);
778 }
2031f77c
AD		 779 /* reset gui idle ack. the status bit is broken */
780 rdev->irq.gui_idle_acked = false;
d4877cf2 781 if (queue_hotplug)
32c87fca 782 schedule_work(&rdev->hotplug_work);
3e5cb98d
AD		 783 if (rdev->msi_enabled) {
784 switch (rdev->family) {
785 case CHIP_RS400:
786 case CHIP_RS480:
787 msi_rearm = RREG32(RADEON_AIC_CNTL) & ~RS400_MSI_REARM;
788 WREG32(RADEON_AIC_CNTL, msi_rearm);
789 WREG32(RADEON_AIC_CNTL, msi_rearm | RS400_MSI_REARM);
790 break;
791 default:
792 msi_rearm = RREG32(RADEON_MSI_REARM_EN) & ~RV370_MSI_REARM_EN;
793 WREG32(RADEON_MSI_REARM_EN, msi_rearm);
794 WREG32(RADEON_MSI_REARM_EN, msi_rearm | RV370_MSI_REARM_EN);
795 break;
796 }
797 }
7ed220d7
MD		 798 return IRQ_HANDLED;
799}
800
801u32 r100_get_vblank_counter(struct radeon_device *rdev, int crtc)
802{
803 if (crtc == 0)
804 return RREG32(RADEON_CRTC_CRNT_FRAME);
805 else
806 return RREG32(RADEON_CRTC2_CRNT_FRAME);
807}
808
9e5b2af7
PN		 809/* Who ever call radeon_fence_emit should call ring_lock and ask
810 * for enough space (today caller are ib schedule and buffer move) */
771fe6b9
JG		 811void r100_fence_ring_emit(struct radeon_device *rdev,
812 struct radeon_fence *fence)
813{
e32eb50d 814 struct radeon_ring *ring = &rdev->ring[fence->ring];
7b1f2485 815
9e5b2af7
PN		 816 /* We have to make sure that caches are flushed before
817 * CPU might read something from VRAM. */
e32eb50d
CK		 818 radeon_ring_write(ring, PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0));
819 radeon_ring_write(ring, RADEON_RB3D_DC_FLUSH_ALL);
820 radeon_ring_write(ring, PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0));
821 radeon_ring_write(ring, RADEON_RB3D_ZC_FLUSH_ALL);
771fe6b9 822 /* Wait until IDLE & CLEAN */
e32eb50d
CK		 823 radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));
824 radeon_ring_write(ring, RADEON_WAIT_2D_IDLECLEAN | RADEON_WAIT_3D_IDLECLEAN);
825 radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));
826 radeon_ring_write(ring, rdev->config.r100.hdp_cntl |
cafe6609 827 RADEON_HDP_READ_BUFFER_INVALIDATE);
e32eb50d
CK		 828 radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));
829 radeon_ring_write(ring, rdev->config.r100.hdp_cntl);
771fe6b9 830 /* Emit fence sequence & fire IRQ */
e32eb50d
CK		 831 radeon_ring_write(ring, PACKET0(rdev->fence_drv[fence->ring].scratch_reg, 0));
832 radeon_ring_write(ring, fence->seq);
833 radeon_ring_write(ring, PACKET0(RADEON_GEN_INT_STATUS, 0));
834 radeon_ring_write(ring, RADEON_SW_INT_FIRE);
771fe6b9
JG		 835}
836
15d3332f 837void r100_semaphore_ring_emit(struct radeon_device *rdev,
e32eb50d 838 struct radeon_ring *ring,
15d3332f 839 struct radeon_semaphore *semaphore,
7b1f2485 840 bool emit_wait)
15d3332f
CK		 841{
842 /* Unused on older asics, since we don't have semaphores or multiple rings */
843 BUG();
844}
845
771fe6b9
JG		 846int r100_copy_blit(struct radeon_device *rdev,
847 uint64_t src_offset,
848 uint64_t dst_offset,
003cefe0 849 unsigned num_gpu_pages,
771fe6b9
JG		 850 struct radeon_fence *fence)
851{
e32eb50d 852 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
771fe6b9 853 uint32_t cur_pages;
003cefe0 854 uint32_t stride_bytes = RADEON_GPU_PAGE_SIZE;
771fe6b9
JG		 855 uint32_t pitch;
856 uint32_t stride_pixels;
857 unsigned ndw;
858 int num_loops;
859 int r = 0;
860
861 /* radeon limited to 16k stride */
862 stride_bytes &= 0x3fff;
863 /* radeon pitch is /64 */
864 pitch = stride_bytes / 64;
865 stride_pixels = stride_bytes / 4;
003cefe0 866 num_loops = DIV_ROUND_UP(num_gpu_pages, 8191);
771fe6b9
JG		 867
868 /* Ask for enough room for blit + flush + fence */
869 ndw = 64 + (10 * num_loops);
e32eb50d 870 r = radeon_ring_lock(rdev, ring, ndw);
771fe6b9
JG		 871 if (r) {
872 DRM_ERROR("radeon: moving bo (%d) asking for %u dw.\n", r, ndw);
873 return -EINVAL;
874 }
003cefe0
AD		 875 while (num_gpu_pages > 0) {
876 cur_pages = num_gpu_pages;
771fe6b9
JG		 877 if (cur_pages > 8191) {
878 cur_pages = 8191;
879 }
003cefe0 880 num_gpu_pages -= cur_pages;
771fe6b9
JG		 881
882 /* pages are in Y direction - height
883 page width in X direction - width */
e32eb50d
CK		 884 radeon_ring_write(ring, PACKET3(PACKET3_BITBLT_MULTI, 8));
885 radeon_ring_write(ring,
771fe6b9
JG		 886 RADEON_GMC_SRC_PITCH_OFFSET_CNTL |
887 RADEON_GMC_DST_PITCH_OFFSET_CNTL |
888 RADEON_GMC_SRC_CLIPPING |
889 RADEON_GMC_DST_CLIPPING |
890 RADEON_GMC_BRUSH_NONE |
891 (RADEON_COLOR_FORMAT_ARGB8888 << 8) |
892 RADEON_GMC_SRC_DATATYPE_COLOR |
893 RADEON_ROP3_S |
894 RADEON_DP_SRC_SOURCE_MEMORY |
895 RADEON_GMC_CLR_CMP_CNTL_DIS |
896 RADEON_GMC_WR_MSK_DIS);
e32eb50d
CK		 897 radeon_ring_write(ring, (pitch << 22) | (src_offset >> 10));
898 radeon_ring_write(ring, (pitch << 22) | (dst_offset >> 10));
899 radeon_ring_write(ring, (0x1fff) | (0x1fff << 16));
900 radeon_ring_write(ring, 0);
901 radeon_ring_write(ring, (0x1fff) | (0x1fff << 16));
902 radeon_ring_write(ring, num_gpu_pages);
903 radeon_ring_write(ring, num_gpu_pages);
904 radeon_ring_write(ring, cur_pages | (stride_pixels << 16));
905 }
906 radeon_ring_write(ring, PACKET0(RADEON_DSTCACHE_CTLSTAT, 0));
907 radeon_ring_write(ring, RADEON_RB2D_DC_FLUSH_ALL);
908 radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));
909 radeon_ring_write(ring,
771fe6b9
JG		 910 RADEON_WAIT_2D_IDLECLEAN |
911 RADEON_WAIT_HOST_IDLECLEAN |
912 RADEON_WAIT_DMA_GUI_IDLE);
913 if (fence) {
914 r = radeon_fence_emit(rdev, fence);
915 }
e32eb50d 916 radeon_ring_unlock_commit(rdev, ring);
771fe6b9
JG		 917 return r;
918}
919
45600232
JG		 920static int r100_cp_wait_for_idle(struct radeon_device *rdev)
921{
922 unsigned i;
923 u32 tmp;
924
925 for (i = 0; i < rdev->usec_timeout; i++) {
926 tmp = RREG32(R_000E40_RBBM_STATUS);
927 if (!G_000E40_CP_CMDSTRM_BUSY(tmp)) {
928 return 0;
929 }
930 udelay(1);
931 }
932 return -1;
933}
934
771fe6b9
JG		 935void r100_ring_start(struct radeon_device *rdev)
936{
e32eb50d 937 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
771fe6b9
JG		 938 int r;
939
e32eb50d 940 r = radeon_ring_lock(rdev, ring, 2);
771fe6b9
JG		 941 if (r) {
942 return;
943 }
e32eb50d
CK		 944 radeon_ring_write(ring, PACKET0(RADEON_ISYNC_CNTL, 0));
945 radeon_ring_write(ring,
771fe6b9
JG		 946 RADEON_ISYNC_ANY2D_IDLE3D |
947 RADEON_ISYNC_ANY3D_IDLE2D |
948 RADEON_ISYNC_WAIT_IDLEGUI |
949 RADEON_ISYNC_CPSCRATCH_IDLEGUI);
e32eb50d 950 radeon_ring_unlock_commit(rdev, ring);
771fe6b9
JG		 951}
952
70967ab9
BH		 953
954/* Load the microcode for the CP */
955static int r100_cp_init_microcode(struct radeon_device *rdev)
771fe6b9 956{
70967ab9
BH		 957 struct platform_device *pdev;
958 const char *fw_name = NULL;
959 int err;
771fe6b9 960
d9fdaafb 961 DRM_DEBUG_KMS("\n");
771fe6b9 962
70967ab9
BH		 963 pdev = platform_device_register_simple("radeon_cp", 0, NULL, 0);
964 err = IS_ERR(pdev);
965 if (err) {
966 printk(KERN_ERR "radeon_cp: Failed to register firmware\n");
967 return -EINVAL;
968 }
771fe6b9
JG		 969 if ((rdev->family == CHIP_R100) || (rdev->family == CHIP_RV100) ||
970 (rdev->family == CHIP_RV200) || (rdev->family == CHIP_RS100) ||
971 (rdev->family == CHIP_RS200)) {
972 DRM_INFO("Loading R100 Microcode\n");
70967ab9 973 fw_name = FIRMWARE_R100;
771fe6b9
JG		 974 } else if ((rdev->family == CHIP_R200) ||
975 (rdev->family == CHIP_RV250) ||
976 (rdev->family == CHIP_RV280) ||
977 (rdev->family == CHIP_RS300)) {
978 DRM_INFO("Loading R200 Microcode\n");
70967ab9 979 fw_name = FIRMWARE_R200;
771fe6b9
JG		 980 } else if ((rdev->family == CHIP_R300) ||
981 (rdev->family == CHIP_R350) ||
982 (rdev->family == CHIP_RV350) ||
983 (rdev->family == CHIP_RV380) ||
984 (rdev->family == CHIP_RS400) ||
985 (rdev->family == CHIP_RS480)) {
986 DRM_INFO("Loading R300 Microcode\n");
70967ab9 987 fw_name = FIRMWARE_R300;
771fe6b9
JG		 988 } else if ((rdev->family == CHIP_R420) ||
989 (rdev->family == CHIP_R423) ||
990 (rdev->family == CHIP_RV410)) {
991 DRM_INFO("Loading R400 Microcode\n");
70967ab9 992 fw_name = FIRMWARE_R420;
771fe6b9
JG		 993 } else if ((rdev->family == CHIP_RS690) ||
994 (rdev->family == CHIP_RS740)) {
995 DRM_INFO("Loading RS690/RS740 Microcode\n");
70967ab9 996 fw_name = FIRMWARE_RS690;
771fe6b9
JG		 997 } else if (rdev->family == CHIP_RS600) {
998 DRM_INFO("Loading RS600 Microcode\n");
70967ab9 999 fw_name = FIRMWARE_RS600;
771fe6b9
JG		 1000 } else if ((rdev->family == CHIP_RV515) ||
1001 (rdev->family == CHIP_R520) ||
1002 (rdev->family == CHIP_RV530) ||
1003 (rdev->family == CHIP_R580) ||
1004 (rdev->family == CHIP_RV560) ||
1005 (rdev->family == CHIP_RV570)) {
1006 DRM_INFO("Loading R500 Microcode\n");
70967ab9
BH		 1007 fw_name = FIRMWARE_R520;
1008 }
1009
3ce0a23d 1010 err = request_firmware(&rdev->me_fw, fw_name, &pdev->dev);
70967ab9
BH		 1011 platform_device_unregister(pdev);
1012 if (err) {
1013 printk(KERN_ERR "radeon_cp: Failed to load firmware \"%s\"\n",
1014 fw_name);
3ce0a23d 1015 } else if (rdev->me_fw->size % 8) {
70967ab9
BH		 1016 printk(KERN_ERR
1017 "radeon_cp: Bogus length %zu in firmware \"%s\"\n",
3ce0a23d 1018 rdev->me_fw->size, fw_name);
70967ab9 1019 err = -EINVAL;
3ce0a23d
JG		 1020 release_firmware(rdev->me_fw);
1021 rdev->me_fw = NULL;
70967ab9
BH		 1022 }
1023 return err;
1024}
d4550907 1025
70967ab9
BH		 1026static void r100_cp_load_microcode(struct radeon_device *rdev)
1027{
1028 const __be32 *fw_data;
1029 int i, size;
1030
1031 if (r100_gui_wait_for_idle(rdev)) {
1032 printk(KERN_WARNING "Failed to wait GUI idle while "
1033 "programming pipes. Bad things might happen.\n");
1034 }
1035
3ce0a23d
JG		 1036 if (rdev->me_fw) {
1037 size = rdev->me_fw->size / 4;
1038 fw_data = (const __be32 *)&rdev->me_fw->data[0];
70967ab9
BH		 1039 WREG32(RADEON_CP_ME_RAM_ADDR, 0);
1040 for (i = 0; i < size; i += 2) {
1041 WREG32(RADEON_CP_ME_RAM_DATAH,
1042 be32_to_cpup(&fw_data[i]));
1043 WREG32(RADEON_CP_ME_RAM_DATAL,
1044 be32_to_cpup(&fw_data[i + 1]));
771fe6b9
JG		 1045 }
1046 }
1047}
1048
1049int r100_cp_init(struct radeon_device *rdev, unsigned ring_size)
1050{
e32eb50d 1051 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
771fe6b9
JG		 1052 unsigned rb_bufsz;
1053 unsigned rb_blksz;
1054 unsigned max_fetch;
1055 unsigned pre_write_timer;
1056 unsigned pre_write_limit;
1057 unsigned indirect2_start;
1058 unsigned indirect1_start;
1059 uint32_t tmp;
1060 int r;
1061
1062 if (r100_debugfs_cp_init(rdev)) {
1063 DRM_ERROR("Failed to register debugfs file for CP !\n");
1064 }
3ce0a23d 1065 if (!rdev->me_fw) {
70967ab9
BH		 1066 r = r100_cp_init_microcode(rdev);
1067 if (r) {
1068 DRM_ERROR("Failed to load firmware!\n");
1069 return r;
1070 }
1071 }
1072
771fe6b9
JG		 1073 /* Align ring size */
1074 rb_bufsz = drm_order(ring_size / 8);
1075 ring_size = (1 << (rb_bufsz + 1)) * 4;
1076 r100_cp_load_microcode(rdev);
e32eb50d 1077 r = radeon_ring_init(rdev, ring, ring_size, RADEON_WB_CP_RPTR_OFFSET,
5596a9db 1078 RADEON_CP_RB_RPTR, RADEON_CP_RB_WPTR);
771fe6b9
JG		 1079 if (r) {
1080 return r;
1081 }
1082 /* Each time the cp read 1024 bytes (16 dword/quadword) update
1083 * the rptr copy in system ram */
1084 rb_blksz = 9;
1085 /* cp will read 128bytes at a time (4 dwords) */
1086 max_fetch = 1;
e32eb50d 1087 ring->align_mask = 16 - 1;
771fe6b9
JG		 1088 /* Write to CP_RB_WPTR will be delayed for pre_write_timer clocks */
1089 pre_write_timer = 64;
1090 /* Force CP_RB_WPTR write if written more than one time before the
1091 * delay expire
1092 */
1093 pre_write_limit = 0;
1094 /* Setup the cp cache like this (cache size is 96 dwords) :
1095 * RING 0 to 15
1096 * INDIRECT1 16 to 79
1097 * INDIRECT2 80 to 95
1098 * So ring cache size is 16dwords (> (2 * max_fetch = 2 * 4dwords))
1099 * indirect1 cache size is 64dwords (> (2 * max_fetch = 2 * 4dwords))
1100 * indirect2 cache size is 16dwords (> (2 * max_fetch = 2 * 4dwords))
1101 * Idea being that most of the gpu cmd will be through indirect1 buffer
1102 * so it gets the bigger cache.
1103 */
1104 indirect2_start = 80;
1105 indirect1_start = 16;
1106 /* cp setup */
1107 WREG32(0x718, pre_write_timer | (pre_write_limit << 28));
d6f28938 1108 tmp = (REG_SET(RADEON_RB_BUFSZ, rb_bufsz) |
771fe6b9 1109 REG_SET(RADEON_RB_BLKSZ, rb_blksz) |
724c80e1 1110 REG_SET(RADEON_MAX_FETCH, max_fetch));
d6f28938
AD		 1111#ifdef __BIG_ENDIAN
1112 tmp |= RADEON_BUF_SWAP_32BIT;
1113#endif
724c80e1 1114 WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_NO_UPDATE);
d6f28938 1115
771fe6b9 1116 /* Set ring address */
e32eb50d
CK		 1117 DRM_INFO("radeon: ring at 0x%016lX\n", (unsigned long)ring->gpu_addr);
1118 WREG32(RADEON_CP_RB_BASE, ring->gpu_addr);
771fe6b9 1119 /* Force read & write ptr to 0 */
724c80e1 1120 WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA | RADEON_RB_NO_UPDATE);
771fe6b9 1121 WREG32(RADEON_CP_RB_RPTR_WR, 0);
e32eb50d
CK		 1122 ring->wptr = 0;
1123 WREG32(RADEON_CP_RB_WPTR, ring->wptr);
724c80e1
AD		 1124
1125 /* set the wb address whether it's enabled or not */
1126 WREG32(R_00070C_CP_RB_RPTR_ADDR,
1127 S_00070C_RB_RPTR_ADDR((rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) >> 2));
1128 WREG32(R_000774_SCRATCH_ADDR, rdev->wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET);
1129
1130 if (rdev->wb.enabled)
1131 WREG32(R_000770_SCRATCH_UMSK, 0xff);
1132 else {
1133 tmp |= RADEON_RB_NO_UPDATE;
1134 WREG32(R_000770_SCRATCH_UMSK, 0);
1135 }
1136
771fe6b9
JG		 1137 WREG32(RADEON_CP_RB_CNTL, tmp);
1138 udelay(10);
e32eb50d 1139 ring->rptr = RREG32(RADEON_CP_RB_RPTR);
771fe6b9
JG		 1140 /* Set cp mode to bus mastering & enable cp*/
1141 WREG32(RADEON_CP_CSQ_MODE,
1142 REG_SET(RADEON_INDIRECT2_START, indirect2_start) |
1143 REG_SET(RADEON_INDIRECT1_START, indirect1_start));
d75ee3be
AD		 1144 WREG32(RADEON_CP_RB_WPTR_DELAY, 0);
1145 WREG32(RADEON_CP_CSQ_MODE, 0x00004D4D);
771fe6b9
JG		 1146 WREG32(RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIBM_INDBM);
1147 radeon_ring_start(rdev);
e32eb50d 1148 r = radeon_ring_test(rdev, ring);
771fe6b9
JG		 1149 if (r) {
1150 DRM_ERROR("radeon: cp isn't working (%d).\n", r);
1151 return r;
1152 }
e32eb50d 1153 ring->ready = true;
53595338 1154 radeon_ttm_set_active_vram_size(rdev, rdev->mc.real_vram_size);
771fe6b9
JG		 1155 return 0;
1156}
1157
1158void r100_cp_fini(struct radeon_device *rdev)
1159{
45600232
JG		 1160 if (r100_cp_wait_for_idle(rdev)) {
1161 DRM_ERROR("Wait for CP idle timeout, shutting down CP.\n");
1162 }
771fe6b9 1163 /* Disable ring */
a18d7ea1 1164 r100_cp_disable(rdev);
e32eb50d 1165 radeon_ring_fini(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]);
771fe6b9
JG		 1166 DRM_INFO("radeon: cp finalized\n");
1167}
1168
1169void r100_cp_disable(struct radeon_device *rdev)
1170{
1171 /* Disable ring */
53595338 1172 radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);
e32eb50d 1173 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;
771fe6b9
JG		 1174 WREG32(RADEON_CP_CSQ_MODE, 0);
1175 WREG32(RADEON_CP_CSQ_CNTL, 0);
724c80e1 1176 WREG32(R_000770_SCRATCH_UMSK, 0);
771fe6b9
JG		 1177 if (r100_gui_wait_for_idle(rdev)) {
1178 printk(KERN_WARNING "Failed to wait GUI idle while "
1179 "programming pipes. Bad things might happen.\n");
1180 }
1181}
1182
771fe6b9
JG		 1183/*
1184 * CS functions
1185 */
1186int r100_cs_parse_packet0(struct radeon_cs_parser *p,
1187 struct radeon_cs_packet *pkt,
068a117c 1188 const unsigned *auth, unsigned n,
771fe6b9
JG		 1189 radeon_packet0_check_t check)
1190{
1191 unsigned reg;
1192 unsigned i, j, m;
1193 unsigned idx;
1194 int r;
1195
1196 idx = pkt->idx + 1;
1197 reg = pkt->reg;
068a117c
JG		 1198 /* Check that register fall into register range
1199 * determined by the number of entry (n) in the
1200 * safe register bitmap.
1201 */
771fe6b9
JG		 1202 if (pkt->one_reg_wr) {
1203 if ((reg >> 7) > n) {
1204 return -EINVAL;
1205 }
1206 } else {
1207 if (((reg + (pkt->count << 2)) >> 7) > n) {
1208 return -EINVAL;
1209 }
1210 }
1211 for (i = 0; i <= pkt->count; i++, idx++) {
1212 j = (reg >> 7);
1213 m = 1 << ((reg >> 2) & 31);
1214 if (auth[j] & m) {
1215 r = check(p, pkt, idx, reg);
1216 if (r) {
1217 return r;
1218 }
1219 }
1220 if (pkt->one_reg_wr) {
1221 if (!(auth[j] & m)) {
1222 break;
1223 }
1224 } else {
1225 reg += 4;
1226 }
1227 }
1228 return 0;
1229}
1230
771fe6b9
JG		 1231void r100_cs_dump_packet(struct radeon_cs_parser *p,
1232 struct radeon_cs_packet *pkt)
1233{
771fe6b9
JG		 1234 volatile uint32_t *ib;
1235 unsigned i;
1236 unsigned idx;
1237
1238 ib = p->ib->ptr;
771fe6b9
JG		 1239 idx = pkt->idx;
1240 for (i = 0; i <= (pkt->count + 1); i++, idx++) {
1241 DRM_INFO("ib[%d]=0x%08X\n", idx, ib[idx]);
1242 }
1243}
1244
1245/**
1246 * r100_cs_packet_parse() - parse cp packet and point ib index to next packet
1247 * @parser: parser structure holding parsing context.
1248 * @pkt: where to store packet informations
1249 *
1250 * Assume that chunk_ib_index is properly set. Will return -EINVAL
1251 * if packet is bigger than remaining ib size. or if packets is unknown.
1252 **/
1253int r100_cs_packet_parse(struct radeon_cs_parser *p,
1254 struct radeon_cs_packet *pkt,
1255 unsigned idx)
1256{
1257 struct radeon_cs_chunk *ib_chunk = &p->chunks[p->chunk_ib_idx];
fa99239c 1258 uint32_t header;
771fe6b9
JG		 1259
1260 if (idx >= ib_chunk->length_dw) {
1261 DRM_ERROR("Can not parse packet at %d after CS end %d !\n",
1262 idx, ib_chunk->length_dw);
1263 return -EINVAL;
1264 }
513bcb46 1265 header = radeon_get_ib_value(p, idx);
771fe6b9
JG		 1266 pkt->idx = idx;
1267 pkt->type = CP_PACKET_GET_TYPE(header);
1268 pkt->count = CP_PACKET_GET_COUNT(header);
1269 switch (pkt->type) {
1270 case PACKET_TYPE0:
1271 pkt->reg = CP_PACKET0_GET_REG(header);
1272 pkt->one_reg_wr = CP_PACKET0_GET_ONE_REG_WR(header);
1273 break;
1274 case PACKET_TYPE3:
1275 pkt->opcode = CP_PACKET3_GET_OPCODE(header);
1276 break;
1277 case PACKET_TYPE2:
1278 pkt->count = -1;
1279 break;
1280 default:
1281 DRM_ERROR("Unknown packet type %d at %d !\n", pkt->type, idx);
1282 return -EINVAL;
1283 }
1284 if ((pkt->count + 1 + pkt->idx) >= ib_chunk->length_dw) {
1285 DRM_ERROR("Packet (%d:%d:%d) end after CS buffer (%d) !\n",
1286 pkt->idx, pkt->type, pkt->count, ib_chunk->length_dw);
1287 return -EINVAL;
1288 }
1289 return 0;
1290}
1291
531369e6
DA		 1292/**
1293 * r100_cs_packet_next_vline() - parse userspace VLINE packet
1294 * @parser: parser structure holding parsing context.
1295 *
1296 * Userspace sends a special sequence for VLINE waits.
1297 * PACKET0 - VLINE_START_END + value
1298 * PACKET0 - WAIT_UNTIL +_value
1299 * RELOC (P3) - crtc_id in reloc.
1300 *
1301 * This function parses this and relocates the VLINE START END
1302 * and WAIT UNTIL packets to the correct crtc.
1303 * It also detects a switched off crtc and nulls out the
1304 * wait in that case.
1305 */
1306int r100_cs_packet_parse_vline(struct radeon_cs_parser *p)
1307{
531369e6
DA		 1308 struct drm_mode_object *obj;
1309 struct drm_crtc *crtc;
1310 struct radeon_crtc *radeon_crtc;
1311 struct radeon_cs_packet p3reloc, waitreloc;
1312 int crtc_id;
1313 int r;
1314 uint32_t header, h_idx, reg;
513bcb46 1315 volatile uint32_t *ib;
531369e6 1316
513bcb46 1317 ib = p->ib->ptr;
531369e6
DA		 1318
1319 /* parse the wait until */
1320 r = r100_cs_packet_parse(p, &waitreloc, p->idx);
1321 if (r)
1322 return r;
1323
1324 /* check its a wait until and only 1 count */
1325 if (waitreloc.reg != RADEON_WAIT_UNTIL ||
1326 waitreloc.count != 0) {
1327 DRM_ERROR("vline wait had illegal wait until segment\n");
a3a88a66 1328 return -EINVAL;
531369e6
DA		 1329 }
1330
513bcb46 1331 if (radeon_get_ib_value(p, waitreloc.idx + 1) != RADEON_WAIT_CRTC_VLINE) {
531369e6 1332 DRM_ERROR("vline wait had illegal wait until\n");
a3a88a66 1333 return -EINVAL;
531369e6
DA		 1334 }
1335
1336 /* jump over the NOP */
90ebd065 1337 r = r100_cs_packet_parse(p, &p3reloc, p->idx + waitreloc.count + 2);
531369e6
DA		 1338 if (r)
1339 return r;
1340
1341 h_idx = p->idx - 2;
90ebd065
AD		 1342 p->idx += waitreloc.count + 2;
1343 p->idx += p3reloc.count + 2;
531369e6 1344
513bcb46
DA		 1345 header = radeon_get_ib_value(p, h_idx);
1346 crtc_id = radeon_get_ib_value(p, h_idx + 5);
d4ac6a05 1347 reg = CP_PACKET0_GET_REG(header);
531369e6
DA		 1348 obj = drm_mode_object_find(p->rdev->ddev, crtc_id, DRM_MODE_OBJECT_CRTC);
1349 if (!obj) {
1350 DRM_ERROR("cannot find crtc %d\n", crtc_id);
a3a88a66 1351 return -EINVAL;
531369e6
DA		 1352 }
1353 crtc = obj_to_crtc(obj);
1354 radeon_crtc = to_radeon_crtc(crtc);
1355 crtc_id = radeon_crtc->crtc_id;
1356
1357 if (!crtc->enabled) {
1358 /* if the CRTC isn't enabled - we need to nop out the wait until */
513bcb46
DA		 1359 ib[h_idx + 2] = PACKET2(0);
1360 ib[h_idx + 3] = PACKET2(0);
531369e6
DA		 1361 } else if (crtc_id == 1) {
1362 switch (reg) {
1363 case AVIVO_D1MODE_VLINE_START_END:
90ebd065 1364 header &= ~R300_CP_PACKET0_REG_MASK;
531369e6
DA		 1365 header |= AVIVO_D2MODE_VLINE_START_END >> 2;
1366 break;
1367 case RADEON_CRTC_GUI_TRIG_VLINE:
90ebd065 1368 header &= ~R300_CP_PACKET0_REG_MASK;
531369e6
DA		 1369 header |= RADEON_CRTC2_GUI_TRIG_VLINE >> 2;
1370 break;
1371 default:
1372 DRM_ERROR("unknown crtc reloc\n");
a3a88a66 1373 return -EINVAL;
531369e6 1374 }
513bcb46
DA		 1375 ib[h_idx] = header;
1376 ib[h_idx + 3] |= RADEON_ENG_DISPLAY_SELECT_CRTC1;
531369e6 1377 }
a3a88a66
PB		 1378
1379 return 0;
531369e6
DA		 1380}
1381
771fe6b9
JG		 1382/**
1383 * r100_cs_packet_next_reloc() - parse next packet which should be reloc packet3
1384 * @parser: parser structure holding parsing context.
1385 * @data: pointer to relocation data
1386 * @offset_start: starting offset
1387 * @offset_mask: offset mask (to align start offset on)
1388 * @reloc: reloc informations
1389 *
1390 * Check next packet is relocation packet3, do bo validation and compute
1391 * GPU offset using the provided start.
1392 **/
1393int r100_cs_packet_next_reloc(struct radeon_cs_parser *p,
1394 struct radeon_cs_reloc **cs_reloc)
1395{
771fe6b9
JG		 1396 struct radeon_cs_chunk *relocs_chunk;
1397 struct radeon_cs_packet p3reloc;
1398 unsigned idx;
1399 int r;
1400
1401 if (p->chunk_relocs_idx == -1) {
1402 DRM_ERROR("No relocation chunk !\n");
1403 return -EINVAL;
1404 }
1405 *cs_reloc = NULL;
771fe6b9
JG		 1406 relocs_chunk = &p->chunks[p->chunk_relocs_idx];
1407 r = r100_cs_packet_parse(p, &p3reloc, p->idx);
1408 if (r) {
1409 return r;
1410 }
1411 p->idx += p3reloc.count + 2;
1412 if (p3reloc.type != PACKET_TYPE3 || p3reloc.opcode != PACKET3_NOP) {
1413 DRM_ERROR("No packet3 for relocation for packet at %d.\n",
1414 p3reloc.idx);
1415 r100_cs_dump_packet(p, &p3reloc);
1416 return -EINVAL;
1417 }
513bcb46 1418 idx = radeon_get_ib_value(p, p3reloc.idx + 1);
771fe6b9
JG		 1419 if (idx >= relocs_chunk->length_dw) {
1420 DRM_ERROR("Relocs at %d after relocations chunk end %d !\n",
1421 idx, relocs_chunk->length_dw);
1422 r100_cs_dump_packet(p, &p3reloc);
1423 return -EINVAL;
1424 }
1425 /* FIXME: we assume reloc size is 4 dwords */
1426 *cs_reloc = p->relocs_ptr[(idx / 4)];
1427 return 0;
1428}
1429
551ebd83
DA		 1430static int r100_get_vtx_size(uint32_t vtx_fmt)
1431{
1432 int vtx_size;
1433 vtx_size = 2;
1434 /* ordered according to bits in spec */
1435 if (vtx_fmt & RADEON_SE_VTX_FMT_W0)
1436 vtx_size++;
1437 if (vtx_fmt & RADEON_SE_VTX_FMT_FPCOLOR)
1438 vtx_size += 3;
1439 if (vtx_fmt & RADEON_SE_VTX_FMT_FPALPHA)
1440 vtx_size++;
1441 if (vtx_fmt & RADEON_SE_VTX_FMT_PKCOLOR)
1442 vtx_size++;
1443 if (vtx_fmt & RADEON_SE_VTX_FMT_FPSPEC)
1444 vtx_size += 3;
1445 if (vtx_fmt & RADEON_SE_VTX_FMT_FPFOG)
1446 vtx_size++;
1447 if (vtx_fmt & RADEON_SE_VTX_FMT_PKSPEC)
1448 vtx_size++;
1449 if (vtx_fmt & RADEON_SE_VTX_FMT_ST0)
1450 vtx_size += 2;
1451 if (vtx_fmt & RADEON_SE_VTX_FMT_ST1)
1452 vtx_size += 2;
1453 if (vtx_fmt & RADEON_SE_VTX_FMT_Q1)
1454 vtx_size++;
1455 if (vtx_fmt & RADEON_SE_VTX_FMT_ST2)
1456 vtx_size += 2;
1457 if (vtx_fmt & RADEON_SE_VTX_FMT_Q2)
1458 vtx_size++;
1459 if (vtx_fmt & RADEON_SE_VTX_FMT_ST3)
1460 vtx_size += 2;
1461 if (vtx_fmt & RADEON_SE_VTX_FMT_Q3)
1462 vtx_size++;
1463 if (vtx_fmt & RADEON_SE_VTX_FMT_Q0)
1464 vtx_size++;
1465 /* blend weight */
1466 if (vtx_fmt & (0x7 << 15))
1467 vtx_size += (vtx_fmt >> 15) & 0x7;
1468 if (vtx_fmt & RADEON_SE_VTX_FMT_N0)
1469 vtx_size += 3;
1470 if (vtx_fmt & RADEON_SE_VTX_FMT_XY1)
1471 vtx_size += 2;
1472 if (vtx_fmt & RADEON_SE_VTX_FMT_Z1)
1473 vtx_size++;
1474 if (vtx_fmt & RADEON_SE_VTX_FMT_W1)
1475 vtx_size++;
1476 if (vtx_fmt & RADEON_SE_VTX_FMT_N1)
1477 vtx_size++;
1478 if (vtx_fmt & RADEON_SE_VTX_FMT_Z)
1479 vtx_size++;
1480 return vtx_size;
1481}
1482
771fe6b9 1483static int r100_packet0_check(struct radeon_cs_parser *p,
551ebd83
DA		 1484 struct radeon_cs_packet *pkt,
1485 unsigned idx, unsigned reg)
771fe6b9 1486{
771fe6b9 1487 struct radeon_cs_reloc *reloc;
551ebd83 1488 struct r100_cs_track *track;
771fe6b9
JG		 1489 volatile uint32_t *ib;
1490 uint32_t tmp;
771fe6b9 1491 int r;
551ebd83 1492 int i, face;
e024e110 1493 u32 tile_flags = 0;
513bcb46 1494 u32 idx_value;
771fe6b9
JG		 1495
1496 ib = p->ib->ptr;
551ebd83
DA		 1497 track = (struct r100_cs_track *)p->track;
1498
513bcb46
DA		 1499 idx_value = radeon_get_ib_value(p, idx);
1500
551ebd83
DA		 1501 switch (reg) {
1502 case RADEON_CRTC_GUI_TRIG_VLINE:
1503 r = r100_cs_packet_parse_vline(p);
1504 if (r) {
1505 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1506 idx, reg);
1507 r100_cs_dump_packet(p, pkt);
1508 return r;
1509 }
1510 break;
771fe6b9
JG		 1511 /* FIXME: only allow PACKET3 blit? easier to check for out of
1512 * range access */
551ebd83
DA		 1513 case RADEON_DST_PITCH_OFFSET:
1514 case RADEON_SRC_PITCH_OFFSET:
1515 r = r100_reloc_pitch_offset(p, pkt, idx, reg);
1516 if (r)
1517 return r;
1518 break;
1519 case RADEON_RB3D_DEPTHOFFSET:
1520 r = r100_cs_packet_next_reloc(p, &reloc);
1521 if (r) {
1522 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1523 idx, reg);
1524 r100_cs_dump_packet(p, pkt);
1525 return r;
1526 }
1527 track->zb.robj = reloc->robj;
513bcb46 1528 track->zb.offset = idx_value;
40b4a759 1529 track->zb_dirty = true;
513bcb46 1530 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83
DA		 1531 break;
1532 case RADEON_RB3D_COLOROFFSET:
1533 r = r100_cs_packet_next_reloc(p, &reloc);
1534 if (r) {
1535 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1536 idx, reg);
1537 r100_cs_dump_packet(p, pkt);
1538 return r;
1539 }
1540 track->cb[0].robj = reloc->robj;
513bcb46 1541 track->cb[0].offset = idx_value;
40b4a759 1542 track->cb_dirty = true;
513bcb46 1543 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83
DA		 1544 break;
1545 case RADEON_PP_TXOFFSET_0:
1546 case RADEON_PP_TXOFFSET_1:
1547 case RADEON_PP_TXOFFSET_2:
1548 i = (reg - RADEON_PP_TXOFFSET_0) / 24;
1549 r = r100_cs_packet_next_reloc(p, &reloc);
1550 if (r) {
1551 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1552 idx, reg);
1553 r100_cs_dump_packet(p, pkt);
1554 return r;
1555 }
513bcb46 1556 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83 1557 track->textures[i].robj = reloc->robj;
40b4a759 1558 track->tex_dirty = true;
551ebd83
DA		 1559 break;
1560 case RADEON_PP_CUBIC_OFFSET_T0_0:
1561 case RADEON_PP_CUBIC_OFFSET_T0_1:
1562 case RADEON_PP_CUBIC_OFFSET_T0_2:
1563 case RADEON_PP_CUBIC_OFFSET_T0_3:
1564 case RADEON_PP_CUBIC_OFFSET_T0_4:
1565 i = (reg - RADEON_PP_CUBIC_OFFSET_T0_0) / 4;
1566 r = r100_cs_packet_next_reloc(p, &reloc);
1567 if (r) {
1568 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1569 idx, reg);
1570 r100_cs_dump_packet(p, pkt);
1571 return r;
1572 }
513bcb46
DA		 1573 track->textures[0].cube_info[i].offset = idx_value;
1574 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83 1575 track->textures[0].cube_info[i].robj = reloc->robj;
40b4a759 1576 track->tex_dirty = true;
551ebd83
DA		 1577 break;
1578 case RADEON_PP_CUBIC_OFFSET_T1_0:
1579 case RADEON_PP_CUBIC_OFFSET_T1_1:
1580 case RADEON_PP_CUBIC_OFFSET_T1_2:
1581 case RADEON_PP_CUBIC_OFFSET_T1_3:
1582 case RADEON_PP_CUBIC_OFFSET_T1_4:
1583 i = (reg - RADEON_PP_CUBIC_OFFSET_T1_0) / 4;
1584 r = r100_cs_packet_next_reloc(p, &reloc);
1585 if (r) {
1586 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1587 idx, reg);
1588 r100_cs_dump_packet(p, pkt);
1589 return r;
1590 }
513bcb46
DA		 1591 track->textures[1].cube_info[i].offset = idx_value;
1592 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83 1593 track->textures[1].cube_info[i].robj = reloc->robj;
40b4a759 1594 track->tex_dirty = true;
551ebd83
DA		 1595 break;
1596 case RADEON_PP_CUBIC_OFFSET_T2_0:
1597 case RADEON_PP_CUBIC_OFFSET_T2_1:
1598 case RADEON_PP_CUBIC_OFFSET_T2_2:
1599 case RADEON_PP_CUBIC_OFFSET_T2_3:
1600 case RADEON_PP_CUBIC_OFFSET_T2_4:
1601 i = (reg - RADEON_PP_CUBIC_OFFSET_T2_0) / 4;
1602 r = r100_cs_packet_next_reloc(p, &reloc);
1603 if (r) {
1604 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1605 idx, reg);
1606 r100_cs_dump_packet(p, pkt);
1607 return r;
1608 }
513bcb46
DA		 1609 track->textures[2].cube_info[i].offset = idx_value;
1610 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83 1611 track->textures[2].cube_info[i].robj = reloc->robj;
40b4a759 1612 track->tex_dirty = true;
551ebd83
DA		 1613 break;
1614 case RADEON_RE_WIDTH_HEIGHT:
513bcb46 1615 track->maxy = ((idx_value >> 16) & 0x7FF);
40b4a759
MO		 1616 track->cb_dirty = true;
1617 track->zb_dirty = true;
551ebd83
DA		 1618 break;
1619 case RADEON_RB3D_COLORPITCH:
1620 r = r100_cs_packet_next_reloc(p, &reloc);
1621 if (r) {
1622 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1623 idx, reg);
1624 r100_cs_dump_packet(p, pkt);
1625 return r;
1626 }
e024e110 1627
551ebd83
DA		 1628 if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO)
1629 tile_flags |= RADEON_COLOR_TILE_ENABLE;
1630 if (reloc->lobj.tiling_flags & RADEON_TILING_MICRO)
1631 tile_flags |= RADEON_COLOR_MICROTILE_ENABLE;
e024e110 1632
513bcb46 1633 tmp = idx_value & ~(0x7 << 16);
551ebd83
DA		 1634 tmp |= tile_flags;
1635 ib[idx] = tmp;
e024e110 1636
513bcb46 1637 track->cb[0].pitch = idx_value & RADEON_COLORPITCH_MASK;
40b4a759 1638 track->cb_dirty = true;
551ebd83
DA		 1639 break;
1640 case RADEON_RB3D_DEPTHPITCH:
513bcb46 1641 track->zb.pitch = idx_value & RADEON_DEPTHPITCH_MASK;
40b4a759 1642 track->zb_dirty = true;
551ebd83
DA		 1643 break;
1644 case RADEON_RB3D_CNTL:
513bcb46 1645 switch ((idx_value >> RADEON_RB3D_COLOR_FORMAT_SHIFT) & 0x1f) {
551ebd83
DA		 1646 case 7:
1647 case 8:
1648 case 9:
1649 case 11:
1650 case 12:
1651 track->cb[0].cpp = 1;
e024e110 1652 break;
551ebd83
DA		 1653 case 3:
1654 case 4:
1655 case 15:
1656 track->cb[0].cpp = 2;
1657 break;
1658 case 6:
1659 track->cb[0].cpp = 4;
1660 break;
1661 default:
1662 DRM_ERROR("Invalid color buffer format (%d) !\n",
513bcb46 1663 ((idx_value >> RADEON_RB3D_COLOR_FORMAT_SHIFT) & 0x1f));
551ebd83
DA		 1664 return -EINVAL;
1665 }
513bcb46 1666 track->z_enabled = !!(idx_value & RADEON_Z_ENABLE);
40b4a759
MO		 1667 track->cb_dirty = true;
1668 track->zb_dirty = true;
551ebd83
DA		 1669 break;
1670 case RADEON_RB3D_ZSTENCILCNTL:
513bcb46 1671 switch (idx_value & 0xf) {
551ebd83
DA		 1672 case 0:
1673 track->zb.cpp = 2;
1674 break;
1675 case 2:
1676 case 3:
1677 case 4:
1678 case 5:
1679 case 9:
1680 case 11:
1681 track->zb.cpp = 4;
17782d99 1682 break;
771fe6b9 1683 default:
771fe6b9
JG		 1684 break;
1685 }
40b4a759 1686 track->zb_dirty = true;
551ebd83
DA		 1687 break;
1688 case RADEON_RB3D_ZPASS_ADDR:
1689 r = r100_cs_packet_next_reloc(p, &reloc);
1690 if (r) {
1691 DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
1692 idx, reg);
1693 r100_cs_dump_packet(p, pkt);
1694 return r;
1695 }
513bcb46 1696 ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset);
551ebd83
DA		 1697 break;
1698 case RADEON_PP_CNTL:
1699 {
513bcb46 1700 uint32_t temp = idx_value >> 4;
551ebd83
DA		 1701 for (i = 0; i < track->num_texture; i++)
1702 track->textures[i].enabled = !!(temp & (1 << i));
40b4a759 1703 track->tex_dirty = true;
551ebd83
DA		 1704 }
1705 break;
1706 case RADEON_SE_VF_CNTL:
513bcb46 1707 track->vap_vf_cntl = idx_value;
551ebd83
DA		 1708 break;
1709 case RADEON_SE_VTX_FMT:
513bcb46 1710 track->vtx_size = r100_get_vtx_size(idx_value);
551ebd83
DA		 1711 break;
1712 case RADEON_PP_TEX_SIZE_0:
1713 case RADEON_PP_TEX_SIZE_1:
1714 case RADEON_PP_TEX_SIZE_2:
1715 i = (reg - RADEON_PP_TEX_SIZE_0) / 8;
513bcb46
DA		 1716 track->textures[i].width = (idx_value & RADEON_TEX_USIZE_MASK) + 1;
1717 track->textures[i].height = ((idx_value & RADEON_TEX_VSIZE_MASK) >> RADEON_TEX_VSIZE_SHIFT) + 1;
40b4a759 1718 track->tex_dirty = true;
551ebd83
DA		 1719 break;
1720 case RADEON_PP_TEX_PITCH_0:
1721 case RADEON_PP_TEX_PITCH_1:
1722 case RADEON_PP_TEX_PITCH_2:
1723 i = (reg - RADEON_PP_TEX_PITCH_0) / 8;
513bcb46 1724 track->textures[i].pitch = idx_value + 32;
40b4a759 1725 track->tex_dirty = true;
551ebd83
DA		 1726 break;
1727 case RADEON_PP_TXFILTER_0:
1728 case RADEON_PP_TXFILTER_1:
1729 case RADEON_PP_TXFILTER_2:
1730 i = (reg - RADEON_PP_TXFILTER_0) / 24;
513bcb46 1731 track->textures[i].num_levels = ((idx_value & RADEON_MAX_MIP_LEVEL_MASK)
551ebd83 1732 >> RADEON_MAX_MIP_LEVEL_SHIFT);
513bcb46 1733 tmp = (idx_value >> 23) & 0x7;
551ebd83
DA		 1734 if (tmp == 2 || tmp == 6)
1735 track->textures[i].roundup_w = false;
513bcb46 1736 tmp = (idx_value >> 27) & 0x7;
551ebd83
DA		 1737 if (tmp == 2 || tmp == 6)
1738 track->textures[i].roundup_h = false;
40b4a759 1739 track->tex_dirty = true;
551ebd83
DA		 1740 break;
1741 case RADEON_PP_TXFORMAT_0:
1742 case RADEON_PP_TXFORMAT_1:
1743 case RADEON_PP_TXFORMAT_2:
1744 i = (reg - RADEON_PP_TXFORMAT_0) / 24;
513bcb46 1745 if (idx_value & RADEON_TXFORMAT_NON_POWER2) {
551ebd83
DA		 1746 track->textures[i].use_pitch = 1;
1747 } else {
1748 track->textures[i].use_pitch = 0;
513bcb46
DA		 1749 track->textures[i].width = 1 << ((idx_value >> RADEON_TXFORMAT_WIDTH_SHIFT) & RADEON_TXFORMAT_WIDTH_MASK);
1750 track->textures[i].height = 1 << ((idx_value >> RADEON_TXFORMAT_HEIGHT_SHIFT) & RADEON_TXFORMAT_HEIGHT_MASK);
551ebd83 1751 }
513bcb46 1752 if (idx_value & RADEON_TXFORMAT_CUBIC_MAP_ENABLE)
551ebd83 1753 track->textures[i].tex_coord_type = 2;
513bcb46 1754 switch ((idx_value & RADEON_TXFORMAT_FORMAT_MASK)) {
551ebd83
DA		 1755 case RADEON_TXFORMAT_I8:
1756 case RADEON_TXFORMAT_RGB332:
1757 case RADEON_TXFORMAT_Y8:
1758 track->textures[i].cpp = 1;
f9da52d5 1759 track->textures[i].compress_format = R100_TRACK_COMP_NONE;
551ebd83
DA		 1760 break;
1761 case RADEON_TXFORMAT_AI88:
1762 case RADEON_TXFORMAT_ARGB1555:
1763 case RADEON_TXFORMAT_RGB565:
1764 case RADEON_TXFORMAT_ARGB4444:
1765 case RADEON_TXFORMAT_VYUY422:
1766 case RADEON_TXFORMAT_YVYU422:
551ebd83
DA		 1767 case RADEON_TXFORMAT_SHADOW16:
1768 case RADEON_TXFORMAT_LDUDV655:
1769 case RADEON_TXFORMAT_DUDV88:
1770 track->textures[i].cpp = 2;
f9da52d5 1771 track->textures[i].compress_format = R100_TRACK_COMP_NONE;
771fe6b9 1772 break;
551ebd83
DA		 1773 case RADEON_TXFORMAT_ARGB8888:
1774 case RADEON_TXFORMAT_RGBA8888:
551ebd83
DA		 1775 case RADEON_TXFORMAT_SHADOW32:
1776 case RADEON_TXFORMAT_LDUDUV8888:
1777 track->textures[i].cpp = 4;
f9da52d5 1778 track->textures[i].compress_format = R100_TRACK_COMP_NONE;
551ebd83 1779 break;
d785d78b
DA		 1780 case RADEON_TXFORMAT_DXT1:
1781 track->textures[i].cpp = 1;
1782 track->textures[i].compress_format = R100_TRACK_COMP_DXT1;
1783 break;
1784 case RADEON_TXFORMAT_DXT23:
1785 case RADEON_TXFORMAT_DXT45:
1786 track->textures[i].cpp = 1;
1787 track->textures[i].compress_format = R100_TRACK_COMP_DXT35;
1788 break;
551ebd83 1789 }
513bcb46
DA		 1790 track->textures[i].cube_info[4].width = 1 << ((idx_value >> 16) & 0xf);
1791 track->textures[i].cube_info[4].height = 1 << ((idx_value >> 20) & 0xf);
40b4a759 1792 track->tex_dirty = true;
551ebd83
DA		 1793 break;
1794 case RADEON_PP_CUBIC_FACES_0:
1795 case RADEON_PP_CUBIC_FACES_1:
1796 case RADEON_PP_CUBIC_FACES_2:
513bcb46 1797 tmp = idx_value;
551ebd83
DA		 1798 i = (reg - RADEON_PP_CUBIC_FACES_0) / 4;
1799 for (face = 0; face < 4; face++) {
1800 track->textures[i].cube_info[face].width = 1 << ((tmp >> (face * 8)) & 0xf);
1801 track->textures[i].cube_info[face].height = 1 << ((tmp >> ((face * 8) + 4)) & 0xf);
771fe6b9 1802 }
40b4a759 1803 track->tex_dirty = true;
551ebd83
DA		 1804 break;
1805 default:
1806 printk(KERN_ERR "Forbidden register 0x%04X in cs at %d\n",
1807 reg, idx);
1808 return -EINVAL;
771fe6b9
JG		 1809 }
1810 return 0;
1811}
1812
068a117c
JG		 1813int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
1814 struct radeon_cs_packet *pkt,
4c788679 1815 struct radeon_bo *robj)
068a117c 1816{
068a117c 1817 unsigned idx;
513bcb46 1818 u32 value;
068a117c 1819 idx = pkt->idx + 1;
513bcb46 1820 value = radeon_get_ib_value(p, idx + 2);
4c788679 1821 if ((value + 1) > radeon_bo_size(robj)) {
068a117c
JG		 1822 DRM_ERROR("[drm] Buffer too small for PACKET3 INDX_BUFFER "
1823 "(need %u have %lu) !\n",
513bcb46 1824 value + 1,
4c788679 1825 radeon_bo_size(robj));
068a117c
JG		 1826 return -EINVAL;
1827 }
1828 return 0;
1829}
1830
771fe6b9
JG		 1831static int r100_packet3_check(struct radeon_cs_parser *p,
1832 struct radeon_cs_packet *pkt)
1833{
771fe6b9 1834 struct radeon_cs_reloc *reloc;
551ebd83 1835 struct r100_cs_track *track;
771fe6b9 1836 unsigned idx;
771fe6b9
JG		 1837 volatile uint32_t *ib;
1838 int r;
1839
1840 ib = p->ib->ptr;
771fe6b9 1841 idx = pkt->idx + 1;
551ebd83 1842 track = (struct r100_cs_track *)p->track;
771fe6b9
JG		 1843 switch (pkt->opcode) {
1844 case PACKET3_3D_LOAD_VBPNTR:
513bcb46
DA		 1845 r = r100_packet3_load_vbpntr(p, pkt, idx);
1846 if (r)
1847 return r;
771fe6b9
JG		 1848 break;
1849 case PACKET3_INDX_BUFFER:
1850 r = r100_cs_packet_next_reloc(p, &reloc);
1851 if (r) {
1852 DRM_ERROR("No reloc for packet3 %d\n", pkt->opcode);
1853 r100_cs_dump_packet(p, pkt);
1854 return r;
1855 }
513bcb46 1856 ib[idx+1] = radeon_get_ib_value(p, idx+1) + ((u32)reloc->lobj.gpu_offset);
068a117c
JG		 1857 r = r100_cs_track_check_pkt3_indx_buffer(p, pkt, reloc->robj);
1858 if (r) {
1859 return r;
1860 }
771fe6b9
JG		 1861 break;
1862 case 0x23:
771fe6b9
JG		 1863 /* 3D_RNDR_GEN_INDX_PRIM on r100/r200 */
1864 r = r100_cs_packet_next_reloc(p, &reloc);
1865 if (r) {
1866 DRM_ERROR("No reloc for packet3 %d\n", pkt->opcode);
1867 r100_cs_dump_packet(p, pkt);
1868 return r;
1869 }
513bcb46 1870 ib[idx] = radeon_get_ib_value(p, idx) + ((u32)reloc->lobj.gpu_offset);
551ebd83 1871 track->num_arrays = 1;
513bcb46 1872 track->vtx_size = r100_get_vtx_size(radeon_get_ib_value(p, idx + 2));
551ebd83
DA		 1873
1874 track->arrays[0].robj = reloc->robj;
1875 track->arrays[0].esize = track->vtx_size;
1876
513bcb46 1877 track->max_indx = radeon_get_ib_value(p, idx+1);
551ebd83 1878
513bcb46 1879 track->vap_vf_cntl = radeon_get_ib_value(p, idx+3);
551ebd83
DA		 1880 track->immd_dwords = pkt->count - 1;
1881 r = r100_cs_track_check(p->rdev, track);
1882 if (r)
1883 return r;
771fe6b9
JG		 1884 break;
1885 case PACKET3_3D_DRAW_IMMD:
513bcb46 1886 if (((radeon_get_ib_value(p, idx + 1) >> 4) & 0x3) != 3) {
551ebd83
DA		 1887 DRM_ERROR("PRIM_WALK must be 3 for IMMD draw\n");
1888 return -EINVAL;
1889 }
cf57fc7a 1890 track->vtx_size = r100_get_vtx_size(radeon_get_ib_value(p, idx + 0));
513bcb46 1891 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1);
551ebd83
DA		 1892 track->immd_dwords = pkt->count - 1;
1893 r = r100_cs_track_check(p->rdev, track);
1894 if (r)
1895 return r;
1896 break;
771fe6b9
JG		 1897 /* triggers drawing using in-packet vertex data */
1898 case PACKET3_3D_DRAW_IMMD_2:
513bcb46 1899 if (((radeon_get_ib_value(p, idx) >> 4) & 0x3) != 3) {
551ebd83
DA		 1900 DRM_ERROR("PRIM_WALK must be 3 for IMMD draw\n");
1901 return -EINVAL;
1902 }
513bcb46 1903 track->vap_vf_cntl = radeon_get_ib_value(p, idx);
551ebd83
DA		 1904 track->immd_dwords = pkt->count;
1905 r = r100_cs_track_check(p->rdev, track);
1906 if (r)
1907 return r;
1908 break;
771fe6b9
JG		 1909 /* triggers drawing using in-packet vertex data */
1910 case PACKET3_3D_DRAW_VBUF_2:
513bcb46 1911 track->vap_vf_cntl = radeon_get_ib_value(p, idx);
551ebd83
DA		 1912 r = r100_cs_track_check(p->rdev, track);
1913 if (r)
1914 return r;
1915 break;
771fe6b9
JG		 1916 /* triggers drawing of vertex buffers setup elsewhere */
1917 case PACKET3_3D_DRAW_INDX_2:
513bcb46 1918 track->vap_vf_cntl = radeon_get_ib_value(p, idx);
551ebd83
DA		 1919 r = r100_cs_track_check(p->rdev, track);
1920 if (r)
1921 return r;
1922 break;
771fe6b9
JG		 1923 /* triggers drawing using indices to vertex buffer */
1924 case PACKET3_3D_DRAW_VBUF:
513bcb46 1925 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1);
551ebd83
DA		 1926 r = r100_cs_track_check(p->rdev, track);
1927 if (r)
1928 return r;
1929 break;
771fe6b9
JG		 1930 /* triggers drawing of vertex buffers setup elsewhere */
1931 case PACKET3_3D_DRAW_INDX:
513bcb46 1932 track->vap_vf_cntl = radeon_get_ib_value(p, idx + 1);
551ebd83
DA		 1933 r = r100_cs_track_check(p->rdev, track);
1934 if (r)
1935 return r;
1936 break;
771fe6b9 1937 /* triggers drawing using indices to vertex buffer */
ab9e1f59
DA		 1938 case PACKET3_3D_CLEAR_HIZ:
1939 case PACKET3_3D_CLEAR_ZMASK:
1940 if (p->rdev->hyperz_filp != p->filp)
1941 return -EINVAL;
1942 break;
771fe6b9
JG		 1943 case PACKET3_NOP:
1944 break;
1945 default:
1946 DRM_ERROR("Packet3 opcode %x not supported\n", pkt->opcode);
1947 return -EINVAL;
1948 }
1949 return 0;
1950}
1951
1952int r100_cs_parse(struct radeon_cs_parser *p)
1953{
1954 struct radeon_cs_packet pkt;
9f022ddf 1955 struct r100_cs_track *track;
771fe6b9
JG		 1956 int r;
1957
9f022ddf
JG		 1958 track = kzalloc(sizeof(*track), GFP_KERNEL);
1959 r100_cs_track_clear(p->rdev, track);
1960 p->track = track;
771fe6b9
JG		 1961 do {
1962 r = r100_cs_packet_parse(p, &pkt, p->idx);
1963 if (r) {
1964 return r;
1965 }
1966 p->idx += pkt.count + 2;
1967 switch (pkt.type) {
068a117c 1968 case PACKET_TYPE0:
551ebd83
DA		 1969 if (p->rdev->family >= CHIP_R200)
1970 r = r100_cs_parse_packet0(p, &pkt,
1971 p->rdev->config.r100.reg_safe_bm,
1972 p->rdev->config.r100.reg_safe_bm_size,
1973 &r200_packet0_check);
1974 else
1975 r = r100_cs_parse_packet0(p, &pkt,
1976 p->rdev->config.r100.reg_safe_bm,
1977 p->rdev->config.r100.reg_safe_bm_size,
1978 &r100_packet0_check);
068a117c
JG		 1979 break;
1980 case PACKET_TYPE2:
1981 break;
1982 case PACKET_TYPE3:
1983 r = r100_packet3_check(p, &pkt);
1984 break;
1985 default:
1986 DRM_ERROR("Unknown packet type %d !\n",
1987 pkt.type);
1988 return -EINVAL;
771fe6b9
JG		 1989 }
1990 if (r) {
1991 return r;
1992 }
1993 } while (p->idx < p->chunks[p->chunk_ib_idx].length_dw);
1994 return 0;
1995}
1996
1997
1998/*
1999 * Global GPU functions
2000 */
2001void r100_errata(struct radeon_device *rdev)
2002{
2003 rdev->pll_errata = 0;
2004
2005 if (rdev->family == CHIP_RV200 || rdev->family == CHIP_RS200) {
2006 rdev->pll_errata |= CHIP_ERRATA_PLL_DUMMYREADS;
2007 }
2008
2009 if (rdev->family == CHIP_RV100 ||
2010 rdev->family == CHIP_RS100 ||
2011 rdev->family == CHIP_RS200) {
2012 rdev->pll_errata |= CHIP_ERRATA_PLL_DELAY;
2013 }
2014}
2015
2016/* Wait for vertical sync on primary CRTC */
2017void r100_gpu_wait_for_vsync(struct radeon_device *rdev)
2018{
2019 uint32_t crtc_gen_cntl, tmp;
2020 int i;
2021
2022 crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL);
2023 if ((crtc_gen_cntl & RADEON_CRTC_DISP_REQ_EN_B) ||
2024 !(crtc_gen_cntl & RADEON_CRTC_EN)) {
2025 return;
2026 }
2027 /* Clear the CRTC_VBLANK_SAVE bit */
2028 WREG32(RADEON_CRTC_STATUS, RADEON_CRTC_VBLANK_SAVE_CLEAR);
2029 for (i = 0; i < rdev->usec_timeout; i++) {
2030 tmp = RREG32(RADEON_CRTC_STATUS);
2031 if (tmp & RADEON_CRTC_VBLANK_SAVE) {
2032 return;
2033 }
2034 DRM_UDELAY(1);
2035 }
2036}
2037
2038/* Wait for vertical sync on secondary CRTC */
2039void r100_gpu_wait_for_vsync2(struct radeon_device *rdev)
2040{
2041 uint32_t crtc2_gen_cntl, tmp;
2042 int i;
2043
2044 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
2045 if ((crtc2_gen_cntl & RADEON_CRTC2_DISP_REQ_EN_B) ||
2046 !(crtc2_gen_cntl & RADEON_CRTC2_EN))
2047 return;
2048
2049 /* Clear the CRTC_VBLANK_SAVE bit */
2050 WREG32(RADEON_CRTC2_STATUS, RADEON_CRTC2_VBLANK_SAVE_CLEAR);
2051 for (i = 0; i < rdev->usec_timeout; i++) {
2052 tmp = RREG32(RADEON_CRTC2_STATUS);
2053 if (tmp & RADEON_CRTC2_VBLANK_SAVE) {
2054 return;
2055 }
2056 DRM_UDELAY(1);
2057 }
2058}
2059
2060int r100_rbbm_fifo_wait_for_entry(struct radeon_device *rdev, unsigned n)
2061{
2062 unsigned i;
2063 uint32_t tmp;
2064
2065 for (i = 0; i < rdev->usec_timeout; i++) {
2066 tmp = RREG32(RADEON_RBBM_STATUS) & RADEON_RBBM_FIFOCNT_MASK;
2067 if (tmp >= n) {
2068 return 0;
2069 }
2070 DRM_UDELAY(1);
2071 }
2072 return -1;
2073}
2074
2075int r100_gui_wait_for_idle(struct radeon_device *rdev)
2076{
2077 unsigned i;
2078 uint32_t tmp;
2079
2080 if (r100_rbbm_fifo_wait_for_entry(rdev, 64)) {
2081 printk(KERN_WARNING "radeon: wait for empty RBBM fifo failed !"
2082 " Bad things might happen.\n");
2083 }
2084 for (i = 0; i < rdev->usec_timeout; i++) {
2085 tmp = RREG32(RADEON_RBBM_STATUS);
4612dc97 2086 if (!(tmp & RADEON_RBBM_ACTIVE)) {
771fe6b9
JG		 2087 return 0;
2088 }
2089 DRM_UDELAY(1);
2090 }
2091 return -1;
2092}
2093
2094int r100_mc_wait_for_idle(struct radeon_device *rdev)
2095{
2096 unsigned i;
2097 uint32_t tmp;
2098
2099 for (i = 0; i < rdev->usec_timeout; i++) {
2100 /* read MC_STATUS */
4612dc97
AD		 2101 tmp = RREG32(RADEON_MC_STATUS);
2102 if (tmp & RADEON_MC_IDLE) {
771fe6b9
JG		 2103 return 0;
2104 }
2105 DRM_UDELAY(1);
2106 }
2107 return -1;
2108}
2109
e32eb50d 2110void r100_gpu_lockup_update(struct r100_gpu_lockup *lockup, struct radeon_ring *ring)
771fe6b9 2111{
e32eb50d 2112 lockup->last_cp_rptr = ring->rptr;
225758d8
JG		 2113 lockup->last_jiffies = jiffies;
2114}
2115
2116/**
2117 * r100_gpu_cp_is_lockup() - check if CP is lockup by recording information
2118 * @rdev: radeon device structure
2119 * @lockup: r100_gpu_lockup structure holding CP lockup tracking informations
2120 * @cp: radeon_cp structure holding CP information
2121 *
2122 * We don't need to initialize the lockup tracking information as we will either
2123 * have CP rptr to a different value of jiffies wrap around which will force
2124 * initialization of the lockup tracking informations.
2125 *
2126 * A possible false positivie is if we get call after while and last_cp_rptr ==
2127 * the current CP rptr, even if it's unlikely it might happen. To avoid this
2128 * if the elapsed time since last call is bigger than 2 second than we return
2129 * false and update the tracking information. Due to this the caller must call
2130 * r100_gpu_cp_is_lockup several time in less than 2sec for lockup to be reported
2131 * the fencing code should be cautious about that.
2132 *
2133 * Caller should write to the ring to force CP to do something so we don't get
2134 * false positive when CP is just gived nothing to do.
2135 *
2136 **/
e32eb50d 2137bool r100_gpu_cp_is_lockup(struct radeon_device *rdev, struct r100_gpu_lockup *lockup, struct radeon_ring *ring)
225758d8
JG		 2138{
2139 unsigned long cjiffies, elapsed;
2140
2141 cjiffies = jiffies;
2142 if (!time_after(cjiffies, lockup->last_jiffies)) {
2143 /* likely a wrap around */
e32eb50d 2144 lockup->last_cp_rptr = ring->rptr;
225758d8
JG		 2145 lockup->last_jiffies = jiffies;
2146 return false;
2147 }
e32eb50d 2148 if (ring->rptr != lockup->last_cp_rptr) {
225758d8 2149 /* CP is still working no lockup */
e32eb50d 2150 lockup->last_cp_rptr = ring->rptr;
225758d8
JG		 2151 lockup->last_jiffies = jiffies;
2152 return false;
2153 }
2154 elapsed = jiffies_to_msecs(cjiffies - lockup->last_jiffies);
ec00efb7 2155 if (elapsed >= 10000) {
225758d8
JG		 2156 dev_err(rdev->dev, "GPU lockup CP stall for more than %lumsec\n", elapsed);
2157 return true;
2158 }
2159 /* give a chance to the GPU ... */
2160 return false;
771fe6b9
JG		 2161}
2162
e32eb50d 2163bool r100_gpu_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)
771fe6b9 2164{
225758d8
JG		 2165 u32 rbbm_status;
2166 int r;
771fe6b9 2167
225758d8
JG		 2168 rbbm_status = RREG32(R_000E40_RBBM_STATUS);
2169 if (!G_000E40_GUI_ACTIVE(rbbm_status)) {
e32eb50d 2170 r100_gpu_lockup_update(&rdev->config.r100.lockup, ring);
225758d8
JG		 2171 return false;
2172 }
2173 /* force CP activities */
e32eb50d 2174 r = radeon_ring_lock(rdev, ring, 2);
225758d8
JG		 2175 if (!r) {
2176 /* PACKET2 NOP */
e32eb50d
CK		 2177 radeon_ring_write(ring, 0x80000000);
2178 radeon_ring_write(ring, 0x80000000);
2179 radeon_ring_unlock_commit(rdev, ring);
225758d8 2180 }
e32eb50d
CK		 2181 ring->rptr = RREG32(ring->rptr_reg);
2182 return r100_gpu_cp_is_lockup(rdev, &rdev->config.r100.lockup, ring);
771fe6b9
JG		 2183}
2184
90aca4d2 2185void r100_bm_disable(struct radeon_device *rdev)
771fe6b9 2186{
90aca4d2 2187 u32 tmp;
771fe6b9 2188
90aca4d2
JG		 2189 /* disable bus mastering */
2190 tmp = RREG32(R_000030_BUS_CNTL);
2191 WREG32(R_000030_BUS_CNTL, (tmp & 0xFFFFFFFF) | 0x00000044);
2192 mdelay(1);
2193 WREG32(R_000030_BUS_CNTL, (tmp & 0xFFFFFFFF) | 0x00000042);
2194 mdelay(1);
2195 WREG32(R_000030_BUS_CNTL, (tmp & 0xFFFFFFFF) | 0x00000040);
2196 tmp = RREG32(RADEON_BUS_CNTL);
2197 mdelay(1);
2198 pci_read_config_word(rdev->pdev, 0x4, (u16*)&tmp);
2199 pci_write_config_word(rdev->pdev, 0x4, tmp & 0xFFFB);
771fe6b9 2200 mdelay(1);
771fe6b9
JG		 2201}
2202
a2d07b74 2203int r100_asic_reset(struct radeon_device *rdev)
771fe6b9 2204{
90aca4d2
JG		 2205 struct r100_mc_save save;
2206 u32 status, tmp;
25b2ec5b 2207 int ret = 0;
771fe6b9 2208
90aca4d2
JG		 2209 status = RREG32(R_000E40_RBBM_STATUS);
2210 if (!G_000E40_GUI_ACTIVE(status)) {
2211 return 0;
771fe6b9 2212 }
25b2ec5b 2213 r100_mc_stop(rdev, &save);
90aca4d2
JG		 2214 status = RREG32(R_000E40_RBBM_STATUS);
2215 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
2216 /* stop CP */
2217 WREG32(RADEON_CP_CSQ_CNTL, 0);
2218 tmp = RREG32(RADEON_CP_RB_CNTL);
2219 WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA);
2220 WREG32(RADEON_CP_RB_RPTR_WR, 0);
2221 WREG32(RADEON_CP_RB_WPTR, 0);
2222 WREG32(RADEON_CP_RB_CNTL, tmp);
2223 /* save PCI state */
2224 pci_save_state(rdev->pdev);
2225 /* disable bus mastering */
2226 r100_bm_disable(rdev);
2227 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_SE(1) |
2228 S_0000F0_SOFT_RESET_RE(1) |
2229 S_0000F0_SOFT_RESET_PP(1) |
2230 S_0000F0_SOFT_RESET_RB(1));
2231 RREG32(R_0000F0_RBBM_SOFT_RESET);
2232 mdelay(500);
2233 WREG32(R_0000F0_RBBM_SOFT_RESET, 0);
2234 mdelay(1);
2235 status = RREG32(R_000E40_RBBM_STATUS);
2236 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
771fe6b9 2237 /* reset CP */
90aca4d2
JG		 2238 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1));
2239 RREG32(R_0000F0_RBBM_SOFT_RESET);
2240 mdelay(500);
2241 WREG32(R_0000F0_RBBM_SOFT_RESET, 0);
2242 mdelay(1);
2243 status = RREG32(R_000E40_RBBM_STATUS);
2244 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
2245 /* restore PCI & busmastering */
2246 pci_restore_state(rdev->pdev);
2247 r100_enable_bm(rdev);
771fe6b9 2248 /* Check if GPU is idle */
90aca4d2
JG		 2249 if (G_000E40_SE_BUSY(status) || G_000E40_RE_BUSY(status) ||
2250 G_000E40_TAM_BUSY(status) || G_000E40_PB_BUSY(status)) {
2251 dev_err(rdev->dev, "failed to reset GPU\n");
2252 rdev->gpu_lockup = true;
25b2ec5b
AD		 2253 ret = -1;
2254 } else
2255 dev_info(rdev->dev, "GPU reset succeed\n");
90aca4d2 2256 r100_mc_resume(rdev, &save);
25b2ec5b 2257 return ret;
771fe6b9
JG		 2258}
2259
92cde00c
AD		 2260void r100_set_common_regs(struct radeon_device *rdev)
2261{
2739d49c
AD		 2262 struct drm_device *dev = rdev->ddev;
2263 bool force_dac2 = false;
d668046c 2264 u32 tmp;
2739d49c 2265
92cde00c
AD		 2266 /* set these so they don't interfere with anything */
2267 WREG32(RADEON_OV0_SCALE_CNTL, 0);
2268 WREG32(RADEON_SUBPIC_CNTL, 0);
2269 WREG32(RADEON_VIPH_CONTROL, 0);
2270 WREG32(RADEON_I2C_CNTL_1, 0);
2271 WREG32(RADEON_DVI_I2C_CNTL_1, 0);
2272 WREG32(RADEON_CAP0_TRIG_CNTL, 0);
2273 WREG32(RADEON_CAP1_TRIG_CNTL, 0);
2739d49c
AD		 2274
2275 /* always set up dac2 on rn50 and some rv100 as lots
2276 * of servers seem to wire it up to a VGA port but
2277 * don't report it in the bios connector
2278 * table.
2279 */
2280 switch (dev->pdev->device) {
2281 /* RN50 */
2282 case 0x515e:
2283 case 0x5969:
2284 force_dac2 = true;
2285 break;
2286 /* RV100*/
2287 case 0x5159:
2288 case 0x515a:
2289 /* DELL triple head servers */
2290 if ((dev->pdev->subsystem_vendor == 0x1028 /* DELL */) &&
2291 ((dev->pdev->subsystem_device == 0x016c) ||
2292 (dev->pdev->subsystem_device == 0x016d) ||
2293 (dev->pdev->subsystem_device == 0x016e) ||
2294 (dev->pdev->subsystem_device == 0x016f) ||
2295 (dev->pdev->subsystem_device == 0x0170) ||
2296 (dev->pdev->subsystem_device == 0x017d) ||
2297 (dev->pdev->subsystem_device == 0x017e) ||
2298 (dev->pdev->subsystem_device == 0x0183) ||
2299 (dev->pdev->subsystem_device == 0x018a) ||
2300 (dev->pdev->subsystem_device == 0x019a)))
2301 force_dac2 = true;
2302 break;
2303 }
2304
2305 if (force_dac2) {
2306 u32 disp_hw_debug = RREG32(RADEON_DISP_HW_DEBUG);
2307 u32 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);
2308 u32 dac2_cntl = RREG32(RADEON_DAC_CNTL2);
2309
2310 /* For CRT on DAC2, don't turn it on if BIOS didn't
2311 enable it, even it's detected.
2312 */
2313
2314 /* force it to crtc0 */
2315 dac2_cntl &= ~RADEON_DAC2_DAC_CLK_SEL;
2316 dac2_cntl |= RADEON_DAC2_DAC2_CLK_SEL;
2317 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;
2318
2319 /* set up the TV DAC */
2320 tv_dac_cntl &= ~(RADEON_TV_DAC_PEDESTAL |
2321 RADEON_TV_DAC_STD_MASK |
2322 RADEON_TV_DAC_RDACPD |
2323 RADEON_TV_DAC_GDACPD |
2324 RADEON_TV_DAC_BDACPD |
2325 RADEON_TV_DAC_BGADJ_MASK |
2326 RADEON_TV_DAC_DACADJ_MASK);
2327 tv_dac_cntl |= (RADEON_TV_DAC_NBLANK |
2328 RADEON_TV_DAC_NHOLD |
2329 RADEON_TV_DAC_STD_PS2 |
2330 (0x58 << 16));
2331
2332 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);
2333 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);
2334 WREG32(RADEON_DAC_CNTL2, dac2_cntl);
2335 }
d668046c
DA		 2336
2337 /* switch PM block to ACPI mode */
2338 tmp = RREG32_PLL(RADEON_PLL_PWRMGT_CNTL);
2339 tmp &= ~RADEON_PM_MODE_SEL;
2340 WREG32_PLL(RADEON_PLL_PWRMGT_CNTL, tmp);
2341
92cde00c 2342}
771fe6b9
JG		 2343
2344/*
2345 * VRAM info
2346 */
2347static void r100_vram_get_type(struct radeon_device *rdev)
2348{
2349 uint32_t tmp;
2350
2351 rdev->mc.vram_is_ddr = false;
2352 if (rdev->flags & RADEON_IS_IGP)
2353 rdev->mc.vram_is_ddr = true;
2354 else if (RREG32(RADEON_MEM_SDRAM_MODE_REG) & RADEON_MEM_CFG_TYPE_DDR)
2355 rdev->mc.vram_is_ddr = true;
2356 if ((rdev->family == CHIP_RV100) ||
2357 (rdev->family == CHIP_RS100) ||
2358 (rdev->family == CHIP_RS200)) {
2359 tmp = RREG32(RADEON_MEM_CNTL);
2360 if (tmp & RV100_HALF_MODE) {
2361 rdev->mc.vram_width = 32;
2362 } else {
2363 rdev->mc.vram_width = 64;
2364 }
2365 if (rdev->flags & RADEON_SINGLE_CRTC) {
2366 rdev->mc.vram_width /= 4;
2367 rdev->mc.vram_is_ddr = true;
2368 }
2369 } else if (rdev->family <= CHIP_RV280) {
2370 tmp = RREG32(RADEON_MEM_CNTL);
2371 if (tmp & RADEON_MEM_NUM_CHANNELS_MASK) {
2372 rdev->mc.vram_width = 128;
2373 } else {
2374 rdev->mc.vram_width = 64;
2375 }
2376 } else {
2377 /* newer IGPs */
2378 rdev->mc.vram_width = 128;
2379 }
2380}
2381
2a0f8918 2382static u32 r100_get_accessible_vram(struct radeon_device *rdev)
771fe6b9 2383{
2a0f8918
DA		 2384 u32 aper_size;
2385 u8 byte;
2386
2387 aper_size = RREG32(RADEON_CONFIG_APER_SIZE);
2388
2389 /* Set HDP_APER_CNTL only on cards that are known not to be broken,
2390 * that is has the 2nd generation multifunction PCI interface
2391 */
2392 if (rdev->family == CHIP_RV280 ||
2393 rdev->family >= CHIP_RV350) {
2394 WREG32_P(RADEON_HOST_PATH_CNTL, RADEON_HDP_APER_CNTL,
2395 ~RADEON_HDP_APER_CNTL);
2396 DRM_INFO("Generation 2 PCI interface, using max accessible memory\n");
2397 return aper_size * 2;
2398 }
2399
2400 /* Older cards have all sorts of funny issues to deal with. First
2401 * check if it's a multifunction card by reading the PCI config
2402 * header type... Limit those to one aperture size
2403 */
2404 pci_read_config_byte(rdev->pdev, 0xe, &byte);
2405 if (byte & 0x80) {
2406 DRM_INFO("Generation 1 PCI interface in multifunction mode\n");
2407 DRM_INFO("Limiting VRAM to one aperture\n");
2408 return aper_size;
2409 }
2410
2411 /* Single function older card. We read HDP_APER_CNTL to see how the BIOS
2412 * have set it up. We don't write this as it's broken on some ASICs but
2413 * we expect the BIOS to have done the right thing (might be too optimistic...)
2414 */
2415 if (RREG32(RADEON_HOST_PATH_CNTL) & RADEON_HDP_APER_CNTL)
2416 return aper_size * 2;
2417 return aper_size;
2418}
2419
2420void r100_vram_init_sizes(struct radeon_device *rdev)
2421{
2422 u64 config_aper_size;
2a0f8918 2423
d594e46a 2424 /* work out accessible VRAM */
01d73a69
JC		 2425 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
2426 rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0);
51e5fcd3
JG		 2427 rdev->mc.visible_vram_size = r100_get_accessible_vram(rdev);
2428 /* FIXME we don't use the second aperture yet when we could use it */
2429 if (rdev->mc.visible_vram_size > rdev->mc.aper_size)
2430 rdev->mc.visible_vram_size = rdev->mc.aper_size;
2a0f8918 2431 config_aper_size = RREG32(RADEON_CONFIG_APER_SIZE);
771fe6b9
JG		 2432 if (rdev->flags & RADEON_IS_IGP) {
2433 uint32_t tom;
2434 /* read NB_TOM to get the amount of ram stolen for the GPU */
2435 tom = RREG32(RADEON_NB_TOM);
7a50f01a 2436 rdev->mc.real_vram_size = (((tom >> 16) - (tom & 0xffff) + 1) << 16);
7a50f01a
DA		 2437 WREG32(RADEON_CONFIG_MEMSIZE, rdev->mc.real_vram_size);
2438 rdev->mc.mc_vram_size = rdev->mc.real_vram_size;
771fe6b9 2439 } else {
7a50f01a 2440 rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);
771fe6b9
JG		 2441 /* Some production boards of m6 will report 0
2442 * if it's 8 MB
2443 */
7a50f01a
DA		 2444 if (rdev->mc.real_vram_size == 0) {
2445 rdev->mc.real_vram_size = 8192 * 1024;
2446 WREG32(RADEON_CONFIG_MEMSIZE, rdev->mc.real_vram_size);
771fe6b9 2447 }
d594e46a
JG		 2448 /* Fix for RN50, M6, M7 with 8/16/32(??) MBs of VRAM -
2449 * Novell bug 204882 + along with lots of ubuntu ones
2450 */
b7d8cce5
AD		 2451 if (rdev->mc.aper_size > config_aper_size)
2452 config_aper_size = rdev->mc.aper_size;
2453
7a50f01a
DA		 2454 if (config_aper_size > rdev->mc.real_vram_size)
2455 rdev->mc.mc_vram_size = config_aper_size;
2456 else
2457 rdev->mc.mc_vram_size = rdev->mc.real_vram_size;
771fe6b9 2458 }
2a0f8918
DA		 2459}
2460
28d52043
DA		 2461void r100_vga_set_state(struct radeon_device *rdev, bool state)
2462{
2463 uint32_t temp;
2464
2465 temp = RREG32(RADEON_CONFIG_CNTL);
2466 if (state == false) {
d75ee3be
AD		 2467 temp &= ~RADEON_CFG_VGA_RAM_EN;
2468 temp |= RADEON_CFG_VGA_IO_DIS;
28d52043 2469 } else {
d75ee3be 2470 temp &= ~RADEON_CFG_VGA_IO_DIS;
28d52043
DA		 2471 }
2472 WREG32(RADEON_CONFIG_CNTL, temp);
2473}
2474
d594e46a 2475void r100_mc_init(struct radeon_device *rdev)
2a0f8918 2476{
d594e46a 2477 u64 base;
2a0f8918 2478
d594e46a 2479 r100_vram_get_type(rdev);
2a0f8918 2480 r100_vram_init_sizes(rdev);
d594e46a
JG		 2481 base = rdev->mc.aper_base;
2482 if (rdev->flags & RADEON_IS_IGP)
2483 base = (RREG32(RADEON_NB_TOM) & 0xffff) << 16;
2484 radeon_vram_location(rdev, &rdev->mc, base);
8d369bb1 2485 rdev->mc.gtt_base_align = 0;
d594e46a
JG		 2486 if (!(rdev->flags & RADEON_IS_AGP))
2487 radeon_gtt_location(rdev, &rdev->mc);
f47299c5 2488 radeon_update_bandwidth_info(rdev);
771fe6b9
JG		 2489}
2490
2491
2492/*
2493 * Indirect registers accessor
2494 */
2495void r100_pll_errata_after_index(struct radeon_device *rdev)
2496{
4ce9198e
AD		 2497 if (rdev->pll_errata & CHIP_ERRATA_PLL_DUMMYREADS) {
2498 (void)RREG32(RADEON_CLOCK_CNTL_DATA);
2499 (void)RREG32(RADEON_CRTC_GEN_CNTL);
771fe6b9 2500 }
771fe6b9
JG		 2501}
2502
2503static void r100_pll_errata_after_data(struct radeon_device *rdev)
2504{
2505 /* This workarounds is necessary on RV100, RS100 and RS200 chips
2506 * or the chip could hang on a subsequent access
2507 */
2508 if (rdev->pll_errata & CHIP_ERRATA_PLL_DELAY) {
2509 udelay(5000);
2510 }
2511
2512 /* This function is required to workaround a hardware bug in some (all?)
2513 * revisions of the R300. This workaround should be called after every
2514 * CLOCK_CNTL_INDEX register access. If not, register reads afterward
2515 * may not be correct.
2516 */
2517 if (rdev->pll_errata & CHIP_ERRATA_R300_CG) {
2518 uint32_t save, tmp;
2519
2520 save = RREG32(RADEON_CLOCK_CNTL_INDEX);
2521 tmp = save & ~(0x3f | RADEON_PLL_WR_EN);
2522 WREG32(RADEON_CLOCK_CNTL_INDEX, tmp);
2523 tmp = RREG32(RADEON_CLOCK_CNTL_DATA);
2524 WREG32(RADEON_CLOCK_CNTL_INDEX, save);
2525 }
2526}
2527
2528uint32_t r100_pll_rreg(struct radeon_device *rdev, uint32_t reg)
2529{
2530 uint32_t data;
2531
2532 WREG8(RADEON_CLOCK_CNTL_INDEX, reg & 0x3f);
2533 r100_pll_errata_after_index(rdev);
2534 data = RREG32(RADEON_CLOCK_CNTL_DATA);
2535 r100_pll_errata_after_data(rdev);
2536 return data;
2537}
2538
2539void r100_pll_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
2540{
2541 WREG8(RADEON_CLOCK_CNTL_INDEX, ((reg & 0x3f) | RADEON_PLL_WR_EN));
2542 r100_pll_errata_after_index(rdev);
2543 WREG32(RADEON_CLOCK_CNTL_DATA, v);
2544 r100_pll_errata_after_data(rdev);
2545}
2546
d4550907 2547void r100_set_safe_registers(struct radeon_device *rdev)
068a117c 2548{
551ebd83
DA		 2549 if (ASIC_IS_RN50(rdev)) {
2550 rdev->config.r100.reg_safe_bm = rn50_reg_safe_bm;
2551 rdev->config.r100.reg_safe_bm_size = ARRAY_SIZE(rn50_reg_safe_bm);
2552 } else if (rdev->family < CHIP_R200) {
2553 rdev->config.r100.reg_safe_bm = r100_reg_safe_bm;
2554 rdev->config.r100.reg_safe_bm_size = ARRAY_SIZE(r100_reg_safe_bm);
2555 } else {
d4550907 2556 r200_set_safe_registers(rdev);
551ebd83 2557 }
068a117c
JG		 2558}
2559
771fe6b9
JG		 2560/*
2561 * Debugfs info
2562 */
2563#if defined(CONFIG_DEBUG_FS)
2564static int r100_debugfs_rbbm_info(struct seq_file *m, void *data)
2565{
2566 struct drm_info_node *node = (struct drm_info_node *) m->private;
2567 struct drm_device *dev = node->minor->dev;
2568 struct radeon_device *rdev = dev->dev_private;
2569 uint32_t reg, value;
2570 unsigned i;
2571
2572 seq_printf(m, "RBBM_STATUS 0x%08x\n", RREG32(RADEON_RBBM_STATUS));
2573 seq_printf(m, "RBBM_CMDFIFO_STAT 0x%08x\n", RREG32(0xE7C));
2574 seq_printf(m, "CP_STAT 0x%08x\n", RREG32(RADEON_CP_STAT));
2575 for (i = 0; i < 64; i++) {
2576 WREG32(RADEON_RBBM_CMDFIFO_ADDR, i | 0x100);
2577 reg = (RREG32(RADEON_RBBM_CMDFIFO_DATA) - 1) >> 2;
2578 WREG32(RADEON_RBBM_CMDFIFO_ADDR, i);
2579 value = RREG32(RADEON_RBBM_CMDFIFO_DATA);
2580 seq_printf(m, "[0x%03X] 0x%04X=0x%08X\n", i, reg, value);
2581 }
2582 return 0;
2583}
2584
2585static int r100_debugfs_cp_ring_info(struct seq_file *m, void *data)
2586{
2587 struct drm_info_node *node = (struct drm_info_node *) m->private;
2588 struct drm_device *dev = node->minor->dev;
2589 struct radeon_device *rdev = dev->dev_private;
e32eb50d 2590 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
771fe6b9
JG		 2591 uint32_t rdp, wdp;
2592 unsigned count, i, j;
2593
e32eb50d 2594 radeon_ring_free_size(rdev, ring);
771fe6b9
JG		 2595 rdp = RREG32(RADEON_CP_RB_RPTR);
2596 wdp = RREG32(RADEON_CP_RB_WPTR);
e32eb50d 2597 count = (rdp + ring->ring_size - wdp) & ring->ptr_mask;
771fe6b9
JG		 2598 seq_printf(m, "CP_STAT 0x%08x\n", RREG32(RADEON_CP_STAT));
2599 seq_printf(m, "CP_RB_WPTR 0x%08x\n", wdp);
2600 seq_printf(m, "CP_RB_RPTR 0x%08x\n", rdp);
e32eb50d 2601 seq_printf(m, "%u free dwords in ring\n", ring->ring_free_dw);
771fe6b9
JG		 2602 seq_printf(m, "%u dwords in ring\n", count);
2603 for (j = 0; j <= count; j++) {
e32eb50d
CK		 2604 i = (rdp + j) & ring->ptr_mask;
2605 seq_printf(m, "r[%04d]=0x%08x\n", i, ring->ring[i]);
771fe6b9
JG		 2606 }
2607 return 0;
2608}
2609
2610
2611static int r100_debugfs_cp_csq_fifo(struct seq_file *m, void *data)
2612{
2613 struct drm_info_node *node = (struct drm_info_node *) m->private;
2614 struct drm_device *dev = node->minor->dev;
2615 struct radeon_device *rdev = dev->dev_private;
2616 uint32_t csq_stat, csq2_stat, tmp;
2617 unsigned r_rptr, r_wptr, ib1_rptr, ib1_wptr, ib2_rptr, ib2_wptr;
2618 unsigned i;
2619
2620 seq_printf(m, "CP_STAT 0x%08x\n", RREG32(RADEON_CP_STAT));
2621 seq_printf(m, "CP_CSQ_MODE 0x%08x\n", RREG32(RADEON_CP_CSQ_MODE));
2622 csq_stat = RREG32(RADEON_CP_CSQ_STAT);
2623 csq2_stat = RREG32(RADEON_CP_CSQ2_STAT);
2624 r_rptr = (csq_stat >> 0) & 0x3ff;
2625 r_wptr = (csq_stat >> 10) & 0x3ff;
2626 ib1_rptr = (csq_stat >> 20) & 0x3ff;
2627 ib1_wptr = (csq2_stat >> 0) & 0x3ff;
2628 ib2_rptr = (csq2_stat >> 10) & 0x3ff;
2629 ib2_wptr = (csq2_stat >> 20) & 0x3ff;
2630 seq_printf(m, "CP_CSQ_STAT 0x%08x\n", csq_stat);
2631 seq_printf(m, "CP_CSQ2_STAT 0x%08x\n", csq2_stat);
2632 seq_printf(m, "Ring rptr %u\n", r_rptr);
2633 seq_printf(m, "Ring wptr %u\n", r_wptr);
2634 seq_printf(m, "Indirect1 rptr %u\n", ib1_rptr);
2635 seq_printf(m, "Indirect1 wptr %u\n", ib1_wptr);
2636 seq_printf(m, "Indirect2 rptr %u\n", ib2_rptr);
2637 seq_printf(m, "Indirect2 wptr %u\n", ib2_wptr);
2638 /* FIXME: 0, 128, 640 depends on fifo setup see cp_init_kms
2639 * 128 = indirect1_start * 8 & 640 = indirect2_start * 8 */
2640 seq_printf(m, "Ring fifo:\n");
2641 for (i = 0; i < 256; i++) {
2642 WREG32(RADEON_CP_CSQ_ADDR, i << 2);
2643 tmp = RREG32(RADEON_CP_CSQ_DATA);
2644 seq_printf(m, "rfifo[%04d]=0x%08X\n", i, tmp);
2645 }
2646 seq_printf(m, "Indirect1 fifo:\n");
2647 for (i = 256; i <= 512; i++) {
2648 WREG32(RADEON_CP_CSQ_ADDR, i << 2);
2649 tmp = RREG32(RADEON_CP_CSQ_DATA);
2650 seq_printf(m, "ib1fifo[%04d]=0x%08X\n", i, tmp);
2651 }
2652 seq_printf(m, "Indirect2 fifo:\n");
2653 for (i = 640; i < ib1_wptr; i++) {
2654 WREG32(RADEON_CP_CSQ_ADDR, i << 2);
2655 tmp = RREG32(RADEON_CP_CSQ_DATA);
2656 seq_printf(m, "ib2fifo[%04d]=0x%08X\n", i, tmp);
2657 }
2658 return 0;
2659}
2660
2661static int r100_debugfs_mc_info(struct seq_file *m, void *data)
2662{
2663 struct drm_info_node *node = (struct drm_info_node *) m->private;
2664 struct drm_device *dev = node->minor->dev;
2665 struct radeon_device *rdev = dev->dev_private;
2666 uint32_t tmp;
2667
2668 tmp = RREG32(RADEON_CONFIG_MEMSIZE);
2669 seq_printf(m, "CONFIG_MEMSIZE 0x%08x\n", tmp);
2670 tmp = RREG32(RADEON_MC_FB_LOCATION);
2671 seq_printf(m, "MC_FB_LOCATION 0x%08x\n", tmp);
2672 tmp = RREG32(RADEON_BUS_CNTL);
2673 seq_printf(m, "BUS_CNTL 0x%08x\n", tmp);
2674 tmp = RREG32(RADEON_MC_AGP_LOCATION);
2675 seq_printf(m, "MC_AGP_LOCATION 0x%08x\n", tmp);
2676 tmp = RREG32(RADEON_AGP_BASE);
2677 seq_printf(m, "AGP_BASE 0x%08x\n", tmp);
2678 tmp = RREG32(RADEON_HOST_PATH_CNTL);
2679 seq_printf(m, "HOST_PATH_CNTL 0x%08x\n", tmp);
2680 tmp = RREG32(0x01D0);
2681 seq_printf(m, "AIC_CTRL 0x%08x\n", tmp);
2682 tmp = RREG32(RADEON_AIC_LO_ADDR);
2683 seq_printf(m, "AIC_LO_ADDR 0x%08x\n", tmp);
2684 tmp = RREG32(RADEON_AIC_HI_ADDR);
2685 seq_printf(m, "AIC_HI_ADDR 0x%08x\n", tmp);
2686 tmp = RREG32(0x01E4);
2687 seq_printf(m, "AIC_TLB_ADDR 0x%08x\n", tmp);
2688 return 0;
2689}
2690
2691static struct drm_info_list r100_debugfs_rbbm_list[] = {
2692 {"r100_rbbm_info", r100_debugfs_rbbm_info, 0, NULL},
2693};
2694
2695static struct drm_info_list r100_debugfs_cp_list[] = {
2696 {"r100_cp_ring_info", r100_debugfs_cp_ring_info, 0, NULL},
2697 {"r100_cp_csq_fifo", r100_debugfs_cp_csq_fifo, 0, NULL},
2698};
2699
2700static struct drm_info_list r100_debugfs_mc_info_list[] = {
2701 {"r100_mc_info", r100_debugfs_mc_info, 0, NULL},
2702};
2703#endif
2704
2705int r100_debugfs_rbbm_init(struct radeon_device *rdev)
2706{
2707#if defined(CONFIG_DEBUG_FS)
2708 return radeon_debugfs_add_files(rdev, r100_debugfs_rbbm_list, 1);
2709#else
2710 return 0;
2711#endif
2712}
2713
2714int r100_debugfs_cp_init(struct radeon_device *rdev)
2715{
2716#if defined(CONFIG_DEBUG_FS)
2717 return radeon_debugfs_add_files(rdev, r100_debugfs_cp_list, 2);
2718#else
2719 return 0;
2720#endif
2721}
2722
2723int r100_debugfs_mc_info_init(struct radeon_device *rdev)
2724{
2725#if defined(CONFIG_DEBUG_FS)
2726 return radeon_debugfs_add_files(rdev, r100_debugfs_mc_info_list, 1);
2727#else
2728 return 0;
2729#endif
2730}
e024e110
DA		 2731
2732int r100_set_surface_reg(struct radeon_device *rdev, int reg,
2733 uint32_t tiling_flags, uint32_t pitch,
2734 uint32_t offset, uint32_t obj_size)
2735{
2736 int surf_index = reg * 16;
2737 int flags = 0;
2738
e024e110
DA		 2739 if (rdev->family <= CHIP_RS200) {
2740 if ((tiling_flags & (RADEON_TILING_MACRO|RADEON_TILING_MICRO))
2741 == (RADEON_TILING_MACRO|RADEON_TILING_MICRO))
2742 flags |= RADEON_SURF_TILE_COLOR_BOTH;
2743 if (tiling_flags & RADEON_TILING_MACRO)
2744 flags |= RADEON_SURF_TILE_COLOR_MACRO;
2745 } else if (rdev->family <= CHIP_RV280) {
2746 if (tiling_flags & (RADEON_TILING_MACRO))
2747 flags |= R200_SURF_TILE_COLOR_MACRO;
2748 if (tiling_flags & RADEON_TILING_MICRO)
2749 flags |= R200_SURF_TILE_COLOR_MICRO;
2750 } else {
2751 if (tiling_flags & RADEON_TILING_MACRO)
2752 flags |= R300_SURF_TILE_MACRO;
2753 if (tiling_flags & RADEON_TILING_MICRO)
2754 flags |= R300_SURF_TILE_MICRO;
2755 }
2756
c88f9f0c
MD		 2757 if (tiling_flags & RADEON_TILING_SWAP_16BIT)
2758 flags |= RADEON_SURF_AP0_SWP_16BPP | RADEON_SURF_AP1_SWP_16BPP;
2759 if (tiling_flags & RADEON_TILING_SWAP_32BIT)
2760 flags |= RADEON_SURF_AP0_SWP_32BPP | RADEON_SURF_AP1_SWP_32BPP;
2761
f5c5f040
DA		 2762 /* when we aren't tiling the pitch seems to needs to be furtherdivided down. - tested on power5 + rn50 server */
2763 if (tiling_flags & (RADEON_TILING_SWAP_16BIT | RADEON_TILING_SWAP_32BIT)) {
2764 if (!(tiling_flags & (RADEON_TILING_MACRO | RADEON_TILING_MICRO)))
2765 if (ASIC_IS_RN50(rdev))
2766 pitch /= 16;
2767 }
2768
2769 /* r100/r200 divide by 16 */
2770 if (rdev->family < CHIP_R300)
2771 flags |= pitch / 16;
2772 else
2773 flags |= pitch / 8;
2774
2775
d9fdaafb 2776 DRM_DEBUG_KMS("writing surface %d %d %x %x\n", reg, flags, offset, offset+obj_size-1);
e024e110
DA		 2777 WREG32(RADEON_SURFACE0_INFO + surf_index, flags);
2778 WREG32(RADEON_SURFACE0_LOWER_BOUND + surf_index, offset);
2779 WREG32(RADEON_SURFACE0_UPPER_BOUND + surf_index, offset + obj_size - 1);
2780 return 0;
2781}
2782
2783void r100_clear_surface_reg(struct radeon_device *rdev, int reg)
2784{
2785 int surf_index = reg * 16;
2786 WREG32(RADEON_SURFACE0_INFO + surf_index, 0);
2787}
c93bb85b
JG		 2788
2789void r100_bandwidth_update(struct radeon_device *rdev)
2790{
2791 fixed20_12 trcd_ff, trp_ff, tras_ff, trbs_ff, tcas_ff;
2792 fixed20_12 sclk_ff, mclk_ff, sclk_eff_ff, sclk_delay_ff;
2793 fixed20_12 peak_disp_bw, mem_bw, pix_clk, pix_clk2, temp_ff, crit_point_ff;
2794 uint32_t temp, data, mem_trcd, mem_trp, mem_tras;
2795 fixed20_12 memtcas_ff[8] = {
68adac5e
BS		 2796 dfixed_init(1),
2797 dfixed_init(2),
2798 dfixed_init(3),
2799 dfixed_init(0),
2800 dfixed_init_half(1),
2801 dfixed_init_half(2),
2802 dfixed_init(0),
c93bb85b
JG		 2803 };
2804 fixed20_12 memtcas_rs480_ff[8] = {
68adac5e
BS		 2805 dfixed_init(0),
2806 dfixed_init(1),
2807 dfixed_init(2),
2808 dfixed_init(3),
2809 dfixed_init(0),
2810 dfixed_init_half(1),
2811 dfixed_init_half(2),
2812 dfixed_init_half(3),
c93bb85b
JG		 2813 };
2814 fixed20_12 memtcas2_ff[8] = {
68adac5e
BS		 2815 dfixed_init(0),
2816 dfixed_init(1),
2817 dfixed_init(2),
2818 dfixed_init(3),
2819 dfixed_init(4),
2820 dfixed_init(5),
2821 dfixed_init(6),
2822 dfixed_init(7),
c93bb85b
JG		 2823 };
2824 fixed20_12 memtrbs[8] = {
68adac5e
BS		 2825 dfixed_init(1),
2826 dfixed_init_half(1),
2827 dfixed_init(2),
2828 dfixed_init_half(2),
2829 dfixed_init(3),
2830 dfixed_init_half(3),
2831 dfixed_init(4),
2832 dfixed_init_half(4)
c93bb85b
JG		 2833 };
2834 fixed20_12 memtrbs_r4xx[8] = {
68adac5e
BS		 2835 dfixed_init(4),
2836 dfixed_init(5),
2837 dfixed_init(6),
2838 dfixed_init(7),
2839 dfixed_init(8),
2840 dfixed_init(9),
2841 dfixed_init(10),
2842 dfixed_init(11)
c93bb85b
JG		 2843 };
2844 fixed20_12 min_mem_eff;
2845 fixed20_12 mc_latency_sclk, mc_latency_mclk, k1;
2846 fixed20_12 cur_latency_mclk, cur_latency_sclk;
2847 fixed20_12 disp_latency, disp_latency_overhead, disp_drain_rate,
2848 disp_drain_rate2, read_return_rate;
2849 fixed20_12 time_disp1_drop_priority;
2850 int c;
2851 int cur_size = 16; /* in octawords */
2852 int critical_point = 0, critical_point2;
2853/* uint32_t read_return_rate, time_disp1_drop_priority; */
2854 int stop_req, max_stop_req;
2855 struct drm_display_mode *mode1 = NULL;
2856 struct drm_display_mode *mode2 = NULL;
2857 uint32_t pixel_bytes1 = 0;
2858 uint32_t pixel_bytes2 = 0;
2859
f46c0120
AD		 2860 radeon_update_display_priority(rdev);
2861
c93bb85b
JG		 2862 if (rdev->mode_info.crtcs[0]->base.enabled) {
2863 mode1 = &rdev->mode_info.crtcs[0]->base.mode;
2864 pixel_bytes1 = rdev->mode_info.crtcs[0]->base.fb->bits_per_pixel / 8;
2865 }
dfee5614
DA		 2866 if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
2867 if (rdev->mode_info.crtcs[1]->base.enabled) {
2868 mode2 = &rdev->mode_info.crtcs[1]->base.mode;
2869 pixel_bytes2 = rdev->mode_info.crtcs[1]->base.fb->bits_per_pixel / 8;
2870 }
c93bb85b
JG		 2871 }
2872
68adac5e 2873 min_mem_eff.full = dfixed_const_8(0);
c93bb85b
JG		 2874 /* get modes */
2875 if ((rdev->disp_priority == 2) && ASIC_IS_R300(rdev)) {
2876 uint32_t mc_init_misc_lat_timer = RREG32(R300_MC_INIT_MISC_LAT_TIMER);
2877 mc_init_misc_lat_timer &= ~(R300_MC_DISP1R_INIT_LAT_MASK << R300_MC_DISP1R_INIT_LAT_SHIFT);
2878 mc_init_misc_lat_timer &= ~(R300_MC_DISP0R_INIT_LAT_MASK << R300_MC_DISP0R_INIT_LAT_SHIFT);
2879 /* check crtc enables */
2880 if (mode2)
2881 mc_init_misc_lat_timer |= (1 << R300_MC_DISP1R_INIT_LAT_SHIFT);
2882 if (mode1)
2883 mc_init_misc_lat_timer |= (1 << R300_MC_DISP0R_INIT_LAT_SHIFT);
2884 WREG32(R300_MC_INIT_MISC_LAT_TIMER, mc_init_misc_lat_timer);
2885 }
2886
2887 /*
2888 * determine is there is enough bw for current mode
2889 */
f47299c5
AD		 2890 sclk_ff = rdev->pm.sclk;
2891 mclk_ff = rdev->pm.mclk;
c93bb85b
JG		 2892
2893 temp = (rdev->mc.vram_width / 8) * (rdev->mc.vram_is_ddr ? 2 : 1);
68adac5e
BS		 2894 temp_ff.full = dfixed_const(temp);
2895 mem_bw.full = dfixed_mul(mclk_ff, temp_ff);
c93bb85b
JG		 2896
2897 pix_clk.full = 0;
2898 pix_clk2.full = 0;
2899 peak_disp_bw.full = 0;
2900 if (mode1) {
68adac5e
BS		 2901 temp_ff.full = dfixed_const(1000);
2902 pix_clk.full = dfixed_const(mode1->clock); /* convert to fixed point */
2903 pix_clk.full = dfixed_div(pix_clk, temp_ff);
2904 temp_ff.full = dfixed_const(pixel_bytes1);
2905 peak_disp_bw.full += dfixed_mul(pix_clk, temp_ff);
c93bb85b
JG		 2906 }
2907 if (mode2) {
68adac5e
BS		 2908 temp_ff.full = dfixed_const(1000);
2909 pix_clk2.full = dfixed_const(mode2->clock); /* convert to fixed point */
2910 pix_clk2.full = dfixed_div(pix_clk2, temp_ff);
2911 temp_ff.full = dfixed_const(pixel_bytes2);
2912 peak_disp_bw.full += dfixed_mul(pix_clk2, temp_ff);
c93bb85b
JG		 2913 }
2914
68adac5e 2915 mem_bw.full = dfixed_mul(mem_bw, min_mem_eff);
c93bb85b
JG		 2916 if (peak_disp_bw.full >= mem_bw.full) {
2917 DRM_ERROR("You may not have enough display bandwidth for current mode\n"
2918 "If you have flickering problem, try to lower resolution, refresh rate, or color depth\n");
2919 }
2920
2921 /* Get values from the EXT_MEM_CNTL register...converting its contents. */
2922 temp = RREG32(RADEON_MEM_TIMING_CNTL);
2923 if ((rdev->family == CHIP_RV100) || (rdev->flags & RADEON_IS_IGP)) { /* RV100, M6, IGPs */
2924 mem_trcd = ((temp >> 2) & 0x3) + 1;
2925 mem_trp = ((temp & 0x3)) + 1;
2926 mem_tras = ((temp & 0x70) >> 4) + 1;
2927 } else if (rdev->family == CHIP_R300 ||
2928 rdev->family == CHIP_R350) { /* r300, r350 */
2929 mem_trcd = (temp & 0x7) + 1;
2930 mem_trp = ((temp >> 8) & 0x7) + 1;
2931 mem_tras = ((temp >> 11) & 0xf) + 4;
2932 } else if (rdev->family == CHIP_RV350 ||
2933 rdev->family <= CHIP_RV380) {
2934 /* rv3x0 */
2935 mem_trcd = (temp & 0x7) + 3;
2936 mem_trp = ((temp >> 8) & 0x7) + 3;
2937 mem_tras = ((temp >> 11) & 0xf) + 6;
2938 } else if (rdev->family == CHIP_R420 ||
2939 rdev->family == CHIP_R423 ||
2940 rdev->family == CHIP_RV410) {
2941 /* r4xx */
2942 mem_trcd = (temp & 0xf) + 3;
2943 if (mem_trcd > 15)
2944 mem_trcd = 15;
2945 mem_trp = ((temp >> 8) & 0xf) + 3;
2946 if (mem_trp > 15)
2947 mem_trp = 15;
2948 mem_tras = ((temp >> 12) & 0x1f) + 6;
2949 if (mem_tras > 31)
2950 mem_tras = 31;
2951 } else { /* RV200, R200 */
2952 mem_trcd = (temp & 0x7) + 1;
2953 mem_trp = ((temp >> 8) & 0x7) + 1;
2954 mem_tras = ((temp >> 12) & 0xf) + 4;
2955 }
2956 /* convert to FF */
68adac5e
BS		 2957 trcd_ff.full = dfixed_const(mem_trcd);
2958 trp_ff.full = dfixed_const(mem_trp);
2959 tras_ff.full = dfixed_const(mem_tras);
c93bb85b
JG		 2960
2961 /* Get values from the MEM_SDRAM_MODE_REG register...converting its */
2962 temp = RREG32(RADEON_MEM_SDRAM_MODE_REG);
2963 data = (temp & (7 << 20)) >> 20;
2964 if ((rdev->family == CHIP_RV100) || rdev->flags & RADEON_IS_IGP) {
2965 if (rdev->family == CHIP_RS480) /* don't think rs400 */
2966 tcas_ff = memtcas_rs480_ff[data];
2967 else
2968 tcas_ff = memtcas_ff[data];
2969 } else
2970 tcas_ff = memtcas2_ff[data];
2971
2972 if (rdev->family == CHIP_RS400 ||
2973 rdev->family == CHIP_RS480) {
2974 /* extra cas latency stored in bits 23-25 0-4 clocks */
2975 data = (temp >> 23) & 0x7;
2976 if (data < 5)
68adac5e 2977 tcas_ff.full += dfixed_const(data);
c93bb85b
JG		 2978 }
2979
2980 if (ASIC_IS_R300(rdev) && !(rdev->flags & RADEON_IS_IGP)) {
2981 /* on the R300, Tcas is included in Trbs.
2982 */
2983 temp = RREG32(RADEON_MEM_CNTL);
2984 data = (R300_MEM_NUM_CHANNELS_MASK & temp);
2985 if (data == 1) {
2986 if (R300_MEM_USE_CD_CH_ONLY & temp) {
2987 temp = RREG32(R300_MC_IND_INDEX);
2988 temp &= ~R300_MC_IND_ADDR_MASK;
2989 temp |= R300_MC_READ_CNTL_CD_mcind;
2990 WREG32(R300_MC_IND_INDEX, temp);
2991 temp = RREG32(R300_MC_IND_DATA);
2992 data = (R300_MEM_RBS_POSITION_C_MASK & temp);
2993 } else {
2994 temp = RREG32(R300_MC_READ_CNTL_AB);
2995 data = (R300_MEM_RBS_POSITION_A_MASK & temp);
2996 }
2997 } else {
2998 temp = RREG32(R300_MC_READ_CNTL_AB);
2999 data = (R300_MEM_RBS_POSITION_A_MASK & temp);
3000 }
3001 if (rdev->family == CHIP_RV410 ||
3002 rdev->family == CHIP_R420 ||
3003 rdev->family == CHIP_R423)
3004 trbs_ff = memtrbs_r4xx[data];
3005 else
3006 trbs_ff = memtrbs[data];
3007 tcas_ff.full += trbs_ff.full;
3008 }
3009
3010 sclk_eff_ff.full = sclk_ff.full;
3011
3012 if (rdev->flags & RADEON_IS_AGP) {
3013 fixed20_12 agpmode_ff;
68adac5e
BS		 3014 agpmode_ff.full = dfixed_const(radeon_agpmode);
3015 temp_ff.full = dfixed_const_666(16);
3016 sclk_eff_ff.full -= dfixed_mul(agpmode_ff, temp_ff);
c93bb85b
JG		 3017 }
3018 /* TODO PCIE lanes may affect this - agpmode == 16?? */
3019
3020 if (ASIC_IS_R300(rdev)) {
68adac5e 3021 sclk_delay_ff.full = dfixed_const(250);
c93bb85b
JG		 3022 } else {
3023 if ((rdev->family == CHIP_RV100) ||
3024 rdev->flags & RADEON_IS_IGP) {
3025 if (rdev->mc.vram_is_ddr)
68adac5e 3026 sclk_delay_ff.full = dfixed_const(41);
c93bb85b 3027 else
68adac5e 3028 sclk_delay_ff.full = dfixed_const(33);
c93bb85b
JG		 3029 } else {
3030 if (rdev->mc.vram_width == 128)
68adac5e 3031 sclk_delay_ff.full = dfixed_const(57);
c93bb85b 3032 else
68adac5e 3033 sclk_delay_ff.full = dfixed_const(41);
c93bb85b
JG		 3034 }
3035 }
3036
68adac5e 3037 mc_latency_sclk.full = dfixed_div(sclk_delay_ff, sclk_eff_ff);
c93bb85b
JG		 3038
3039 if (rdev->mc.vram_is_ddr) {
3040 if (rdev->mc.vram_width == 32) {
68adac5e 3041 k1.full = dfixed_const(40);
c93bb85b
JG		 3042 c = 3;
3043 } else {
68adac5e 3044 k1.full = dfixed_const(20);
c93bb85b
JG		 3045 c = 1;
3046 }
3047 } else {
68adac5e 3048 k1.full = dfixed_const(40);
c93bb85b
JG		 3049 c = 3;
3050 }
3051
68adac5e
BS		 3052 temp_ff.full = dfixed_const(2);
3053 mc_latency_mclk.full = dfixed_mul(trcd_ff, temp_ff);
3054 temp_ff.full = dfixed_const(c);
3055 mc_latency_mclk.full += dfixed_mul(tcas_ff, temp_ff);
3056 temp_ff.full = dfixed_const(4);
3057 mc_latency_mclk.full += dfixed_mul(tras_ff, temp_ff);
3058 mc_latency_mclk.full += dfixed_mul(trp_ff, temp_ff);
c93bb85b
JG		 3059 mc_latency_mclk.full += k1.full;
3060
68adac5e
BS		 3061 mc_latency_mclk.full = dfixed_div(mc_latency_mclk, mclk_ff);
3062 mc_latency_mclk.full += dfixed_div(temp_ff, sclk_eff_ff);
c93bb85b
JG		 3063
3064 /*
3065 HW cursor time assuming worst case of full size colour cursor.
3066 */
68adac5e 3067 temp_ff.full = dfixed_const((2 * (cur_size - (rdev->mc.vram_is_ddr + 1))));
c93bb85b
JG		 3068 temp_ff.full += trcd_ff.full;
3069 if (temp_ff.full < tras_ff.full)
3070 temp_ff.full = tras_ff.full;
68adac5e 3071 cur_latency_mclk.full = dfixed_div(temp_ff, mclk_ff);
c93bb85b 3072
68adac5e
BS		 3073 temp_ff.full = dfixed_const(cur_size);
3074 cur_latency_sclk.full = dfixed_div(temp_ff, sclk_eff_ff);
c93bb85b
JG		 3075 /*
3076 Find the total latency for the display data.
3077 */
68adac5e
BS		 3078 disp_latency_overhead.full = dfixed_const(8);
3079 disp_latency_overhead.full = dfixed_div(disp_latency_overhead, sclk_ff);
c93bb85b
JG		 3080 mc_latency_mclk.full += disp_latency_overhead.full + cur_latency_mclk.full;
3081 mc_latency_sclk.full += disp_latency_overhead.full + cur_latency_sclk.full;
3082
3083 if (mc_latency_mclk.full > mc_latency_sclk.full)
3084 disp_latency.full = mc_latency_mclk.full;
3085 else
3086 disp_latency.full = mc_latency_sclk.full;
3087
3088 /* setup Max GRPH_STOP_REQ default value */
3089 if (ASIC_IS_RV100(rdev))
3090 max_stop_req = 0x5c;
3091 else
3092 max_stop_req = 0x7c;
3093
3094 if (mode1) {
3095 /* CRTC1
3096 Set GRPH_BUFFER_CNTL register using h/w defined optimal values.
3097 GRPH_STOP_REQ <= MIN[ 0x7C, (CRTC_H_DISP + 1) * (bit depth) / 0x10 ]
3098 */
3099 stop_req = mode1->hdisplay * pixel_bytes1 / 16;
3100
3101 if (stop_req > max_stop_req)
3102 stop_req = max_stop_req;
3103
3104 /*
3105 Find the drain rate of the display buffer.
3106 */
68adac5e
BS		 3107 temp_ff.full = dfixed_const((16/pixel_bytes1));
3108 disp_drain_rate.full = dfixed_div(pix_clk, temp_ff);
c93bb85b
JG		 3109
3110 /*
3111 Find the critical point of the display buffer.
3112 */
68adac5e
BS		 3113 crit_point_ff.full = dfixed_mul(disp_drain_rate, disp_latency);
3114 crit_point_ff.full += dfixed_const_half(0);
c93bb85b 3115
68adac5e 3116 critical_point = dfixed_trunc(crit_point_ff);
c93bb85b
JG		 3117
3118 if (rdev->disp_priority == 2) {
3119 critical_point = 0;
3120 }
3121
3122 /*
3123 The critical point should never be above max_stop_req-4. Setting
3124 GRPH_CRITICAL_CNTL = 0 will thus force high priority all the time.
3125 */
3126 if (max_stop_req - critical_point < 4)
3127 critical_point = 0;
3128
3129 if (critical_point == 0 && mode2 && rdev->family == CHIP_R300) {
3130 /* some R300 cards have problem with this set to 0, when CRTC2 is enabled.*/
3131 critical_point = 0x10;
3132 }
3133
3134 temp = RREG32(RADEON_GRPH_BUFFER_CNTL);
3135 temp &= ~(RADEON_GRPH_STOP_REQ_MASK);
3136 temp |= (stop_req << RADEON_GRPH_STOP_REQ_SHIFT);
3137 temp &= ~(RADEON_GRPH_START_REQ_MASK);
3138 if ((rdev->family == CHIP_R350) &&
3139 (stop_req > 0x15)) {
3140 stop_req -= 0x10;
3141 }
3142 temp |= (stop_req << RADEON_GRPH_START_REQ_SHIFT);
3143 temp |= RADEON_GRPH_BUFFER_SIZE;
3144 temp &= ~(RADEON_GRPH_CRITICAL_CNTL |
3145 RADEON_GRPH_CRITICAL_AT_SOF |
3146 RADEON_GRPH_STOP_CNTL);
3147 /*
3148 Write the result into the register.
3149 */
3150 WREG32(RADEON_GRPH_BUFFER_CNTL, ((temp & ~RADEON_GRPH_CRITICAL_POINT_MASK) |
3151 (critical_point << RADEON_GRPH_CRITICAL_POINT_SHIFT)));
3152
3153#if 0
3154 if ((rdev->family == CHIP_RS400) ||
3155 (rdev->family == CHIP_RS480)) {
3156 /* attempt to program RS400 disp regs correctly ??? */
3157 temp = RREG32(RS400_DISP1_REG_CNTL);
3158 temp &= ~(RS400_DISP1_START_REQ_LEVEL_MASK |
3159 RS400_DISP1_STOP_REQ_LEVEL_MASK);
3160 WREG32(RS400_DISP1_REQ_CNTL1, (temp |
3161 (critical_point << RS400_DISP1_START_REQ_LEVEL_SHIFT) |
3162 (critical_point << RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));
3163 temp = RREG32(RS400_DMIF_MEM_CNTL1);
3164 temp &= ~(RS400_DISP1_CRITICAL_POINT_START_MASK |
3165 RS400_DISP1_CRITICAL_POINT_STOP_MASK);
3166 WREG32(RS400_DMIF_MEM_CNTL1, (temp |
3167 (critical_point << RS400_DISP1_CRITICAL_POINT_START_SHIFT) |
3168 (critical_point << RS400_DISP1_CRITICAL_POINT_STOP_SHIFT)));
3169 }
3170#endif
3171
d9fdaafb 3172 DRM_DEBUG_KMS("GRPH_BUFFER_CNTL from to %x\n",
c93bb85b
JG		 3173 /* (unsigned int)info->SavedReg->grph_buffer_cntl, */
3174 (unsigned int)RREG32(RADEON_GRPH_BUFFER_CNTL));
3175 }
3176
3177 if (mode2) {
3178 u32 grph2_cntl;
3179 stop_req = mode2->hdisplay * pixel_bytes2 / 16;
3180
3181 if (stop_req > max_stop_req)
3182 stop_req = max_stop_req;
3183
3184 /*
3185 Find the drain rate of the display buffer.
3186 */
68adac5e
BS		 3187 temp_ff.full = dfixed_const((16/pixel_bytes2));
3188 disp_drain_rate2.full = dfixed_div(pix_clk2, temp_ff);
c93bb85b
JG		 3189
3190 grph2_cntl = RREG32(RADEON_GRPH2_BUFFER_CNTL);
3191 grph2_cntl &= ~(RADEON_GRPH_STOP_REQ_MASK);
3192 grph2_cntl |= (stop_req << RADEON_GRPH_STOP_REQ_SHIFT);
3193 grph2_cntl &= ~(RADEON_GRPH_START_REQ_MASK);
3194 if ((rdev->family == CHIP_R350) &&
3195 (stop_req > 0x15)) {
3196 stop_req -= 0x10;
3197 }
3198 grph2_cntl |= (stop_req << RADEON_GRPH_START_REQ_SHIFT);
3199 grph2_cntl |= RADEON_GRPH_BUFFER_SIZE;
3200 grph2_cntl &= ~(RADEON_GRPH_CRITICAL_CNTL |
3201 RADEON_GRPH_CRITICAL_AT_SOF |
3202 RADEON_GRPH_STOP_CNTL);
3203
3204 if ((rdev->family == CHIP_RS100) ||
3205 (rdev->family == CHIP_RS200))
3206 critical_point2 = 0;
3207 else {
3208 temp = (rdev->mc.vram_width * rdev->mc.vram_is_ddr + 1)/128;
68adac5e
BS		 3209 temp_ff.full = dfixed_const(temp);
3210 temp_ff.full = dfixed_mul(mclk_ff, temp_ff);
c93bb85b
JG		 3211 if (sclk_ff.full < temp_ff.full)
3212 temp_ff.full = sclk_ff.full;
3213
3214 read_return_rate.full = temp_ff.full;
3215
3216 if (mode1) {
3217 temp_ff.full = read_return_rate.full - disp_drain_rate.full;
68adac5e 3218 time_disp1_drop_priority.full = dfixed_div(crit_point_ff, temp_ff);
c93bb85b
JG		 3219 } else {
3220 time_disp1_drop_priority.full = 0;
3221 }
3222 crit_point_ff.full = disp_latency.full + time_disp1_drop_priority.full + disp_latency.full;
68adac5e
BS		 3223 crit_point_ff.full = dfixed_mul(crit_point_ff, disp_drain_rate2);
3224 crit_point_ff.full += dfixed_const_half(0);
c93bb85b 3225
68adac5e 3226 critical_point2 = dfixed_trunc(crit_point_ff);
c93bb85b
JG		 3227
3228 if (rdev->disp_priority == 2) {
3229 critical_point2 = 0;
3230 }
3231
3232 if (max_stop_req - critical_point2 < 4)
3233 critical_point2 = 0;
3234
3235 }
3236
3237 if (critical_point2 == 0 && rdev->family == CHIP_R300) {
3238 /* some R300 cards have problem with this set to 0 */
3239 critical_point2 = 0x10;
3240 }
3241
3242 WREG32(RADEON_GRPH2_BUFFER_CNTL, ((grph2_cntl & ~RADEON_GRPH_CRITICAL_POINT_MASK) |
3243 (critical_point2 << RADEON_GRPH_CRITICAL_POINT_SHIFT)));
3244
3245 if ((rdev->family == CHIP_RS400) ||
3246 (rdev->family == CHIP_RS480)) {
3247#if 0
3248 /* attempt to program RS400 disp2 regs correctly ??? */
3249 temp = RREG32(RS400_DISP2_REQ_CNTL1);
3250 temp &= ~(RS400_DISP2_START_REQ_LEVEL_MASK |
3251 RS400_DISP2_STOP_REQ_LEVEL_MASK);
3252 WREG32(RS400_DISP2_REQ_CNTL1, (temp |
3253 (critical_point2 << RS400_DISP1_START_REQ_LEVEL_SHIFT) |
3254 (critical_point2 << RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));
3255 temp = RREG32(RS400_DISP2_REQ_CNTL2);
3256 temp &= ~(RS400_DISP2_CRITICAL_POINT_START_MASK |
3257 RS400_DISP2_CRITICAL_POINT_STOP_MASK);
3258 WREG32(RS400_DISP2_REQ_CNTL2, (temp |
3259 (critical_point2 << RS400_DISP2_CRITICAL_POINT_START_SHIFT) |
3260 (critical_point2 << RS400_DISP2_CRITICAL_POINT_STOP_SHIFT)));
3261#endif
3262 WREG32(RS400_DISP2_REQ_CNTL1, 0x105DC1CC);
3263 WREG32(RS400_DISP2_REQ_CNTL2, 0x2749D000);
3264 WREG32(RS400_DMIF_MEM_CNTL1, 0x29CA71DC);
3265 WREG32(RS400_DISP1_REQ_CNTL1, 0x28FBC3AC);
3266 }
3267
d9fdaafb 3268 DRM_DEBUG_KMS("GRPH2_BUFFER_CNTL from to %x\n",
c93bb85b
JG		 3269 (unsigned int)RREG32(RADEON_GRPH2_BUFFER_CNTL));
3270 }
3271}
551ebd83 3272
cbdd4501 3273static void r100_cs_track_texture_print(struct r100_cs_track_texture *t)
551ebd83
DA		 3274{
3275 DRM_ERROR("pitch %d\n", t->pitch);
ceb776bc 3276 DRM_ERROR("use_pitch %d\n", t->use_pitch);
551ebd83 3277 DRM_ERROR("width %d\n", t->width);
ceb776bc 3278 DRM_ERROR("width_11 %d\n", t->width_11);
551ebd83 3279 DRM_ERROR("height %d\n", t->height);
ceb776bc 3280 DRM_ERROR("height_11 %d\n", t->height_11);
551ebd83
DA		 3281 DRM_ERROR("num levels %d\n", t->num_levels);
3282 DRM_ERROR("depth %d\n", t->txdepth);
3283 DRM_ERROR("bpp %d\n", t->cpp);
3284 DRM_ERROR("coordinate type %d\n", t->tex_coord_type);
3285 DRM_ERROR("width round to power of 2 %d\n", t->roundup_w);
3286 DRM_ERROR("height round to power of 2 %d\n", t->roundup_h);
d785d78b 3287 DRM_ERROR("compress format %d\n", t->compress_format);
551ebd83
DA		 3288}
3289
d785d78b
DA		 3290static int r100_track_compress_size(int compress_format, int w, int h)
3291{
3292 int block_width, block_height, block_bytes;
3293 int wblocks, hblocks;
3294 int min_wblocks;
3295 int sz;
3296
3297 block_width = 4;
3298 block_height = 4;
3299
3300 switch (compress_format) {
3301 case R100_TRACK_COMP_DXT1:
3302 block_bytes = 8;
3303 min_wblocks = 4;
3304 break;
3305 default:
3306 case R100_TRACK_COMP_DXT35:
3307 block_bytes = 16;
3308 min_wblocks = 2;
3309 break;
3310 }
3311
3312 hblocks = (h + block_height - 1) / block_height;
3313 wblocks = (w + block_width - 1) / block_width;
3314 if (wblocks < min_wblocks)
3315 wblocks = min_wblocks;
3316 sz = wblocks * hblocks * block_bytes;
3317 return sz;
3318}
3319
37cf6b03
RS		 3320static int r100_cs_track_cube(struct radeon_device *rdev,
3321 struct r100_cs_track *track, unsigned idx)
3322{
3323 unsigned face, w, h;
3324 struct radeon_bo *cube_robj;
3325 unsigned long size;
3326 unsigned compress_format = track->textures[idx].compress_format;
3327
3328 for (face = 0; face < 5; face++) {
3329 cube_robj = track->textures[idx].cube_info[face].robj;
3330 w = track->textures[idx].cube_info[face].width;
3331 h = track->textures[idx].cube_info[face].height;
3332
3333 if (compress_format) {
3334 size = r100_track_compress_size(compress_format, w, h);
3335 } else
3336 size = w * h;
3337 size *= track->textures[idx].cpp;
3338
3339 size += track->textures[idx].cube_info[face].offset;
3340
3341 if (size > radeon_bo_size(cube_robj)) {
3342 DRM_ERROR("Cube texture offset greater than object size %lu %lu\n",
3343 size, radeon_bo_size(cube_robj));
3344 r100_cs_track_texture_print(&track->textures[idx]);
3345 return -1;
3346 }
3347 }
3348 return 0;
3349}
3350
551ebd83
DA		 3351static int r100_cs_track_texture_check(struct radeon_device *rdev,
3352 struct r100_cs_track *track)
3353{
4c788679 3354 struct radeon_bo *robj;
551ebd83 3355 unsigned long size;
b73c5f8b 3356 unsigned u, i, w, h, d;
551ebd83
DA		 3357 int ret;
3358
3359 for (u = 0; u < track->num_texture; u++) {
3360 if (!track->textures[u].enabled)
3361 continue;
43b93fbf
AD		 3362 if (track->textures[u].lookup_disable)
3363 continue;
551ebd83
DA		 3364 robj = track->textures[u].robj;
3365 if (robj == NULL) {
3366 DRM_ERROR("No texture bound to unit %u\n", u);
3367 return -EINVAL;
3368 }
3369 size = 0;
3370 for (i = 0; i <= track->textures[u].num_levels; i++) {
3371 if (track->textures[u].use_pitch) {
3372 if (rdev->family < CHIP_R300)
3373 w = (track->textures[u].pitch / track->textures[u].cpp) / (1 << i);
3374 else
3375 w = track->textures[u].pitch / (1 << i);
3376 } else {
ceb776bc 3377 w = track->textures[u].width;
551ebd83
DA		 3378 if (rdev->family >= CHIP_RV515)
3379 w |= track->textures[u].width_11;
ceb776bc 3380 w = w / (1 << i);
551ebd83
DA		 3381 if (track->textures[u].roundup_w)
3382 w = roundup_pow_of_two(w);
3383 }
ceb776bc 3384 h = track->textures[u].height;
551ebd83
DA		 3385 if (rdev->family >= CHIP_RV515)
3386 h |= track->textures[u].height_11;
ceb776bc 3387 h = h / (1 << i);
551ebd83
DA		 3388 if (track->textures[u].roundup_h)
3389 h = roundup_pow_of_two(h);
b73c5f8b
MO		 3390 if (track->textures[u].tex_coord_type == 1) {
3391 d = (1 << track->textures[u].txdepth) / (1 << i);
3392 if (!d)
3393 d = 1;
3394 } else {
3395 d = 1;
3396 }
d785d78b
DA		 3397 if (track->textures[u].compress_format) {
3398
b73c5f8b 3399 size += r100_track_compress_size(track->textures[u].compress_format, w, h) * d;
d785d78b
DA		 3400 /* compressed textures are block based */
3401 } else
b73c5f8b 3402 size += w * h * d;
551ebd83
DA		 3403 }
3404 size *= track->textures[u].cpp;
d785d78b 3405
551ebd83
DA		 3406 switch (track->textures[u].tex_coord_type) {
3407 case 0:
551ebd83 3408 case 1:
551ebd83
DA		 3409 break;
3410 case 2:
3411 if (track->separate_cube) {
3412 ret = r100_cs_track_cube(rdev, track, u);
3413 if (ret)
3414 return ret;
3415 } else
3416 size *= 6;
3417 break;
3418 default:
3419 DRM_ERROR("Invalid texture coordinate type %u for unit "
3420 "%u\n", track->textures[u].tex_coord_type, u);
3421 return -EINVAL;
3422 }
4c788679 3423 if (size > radeon_bo_size(robj)) {
551ebd83 3424 DRM_ERROR("Texture of unit %u needs %lu bytes but is "
4c788679 3425 "%lu\n", u, size, radeon_bo_size(robj));
551ebd83
DA		 3426 r100_cs_track_texture_print(&track->textures[u]);
3427 return -EINVAL;
3428 }
3429 }
3430 return 0;
3431}
3432
3433int r100_cs_track_check(struct radeon_device *rdev, struct r100_cs_track *track)
3434{
3435 unsigned i;
3436 unsigned long size;
3437 unsigned prim_walk;
3438 unsigned nverts;
40b4a759 3439 unsigned num_cb = track->cb_dirty ? track->num_cb : 0;
551ebd83 3440
40b4a759 3441 if (num_cb && !track->zb_cb_clear && !track->color_channel_mask &&
a41ceb1c
MO		 3442 !track->blend_read_enable)
3443 num_cb = 0;
3444
3445 for (i = 0; i < num_cb; i++) {
551ebd83
DA		 3446 if (track->cb[i].robj == NULL) {
3447 DRM_ERROR("[drm] No buffer for color buffer %d !\n", i);
3448 return -EINVAL;
3449 }
3450 size = track->cb[i].pitch * track->cb[i].cpp * track->maxy;
3451 size += track->cb[i].offset;
4c788679 3452 if (size > radeon_bo_size(track->cb[i].robj)) {
551ebd83
DA		 3453 DRM_ERROR("[drm] Buffer too small for color buffer %d "
3454 "(need %lu have %lu) !\n", i, size,
4c788679 3455 radeon_bo_size(track->cb[i].robj));
551ebd83
DA		 3456 DRM_ERROR("[drm] color buffer %d (%u %u %u %u)\n",
3457 i, track->cb[i].pitch, track->cb[i].cpp,
3458 track->cb[i].offset, track->maxy);
3459 return -EINVAL;
3460 }
3461 }
40b4a759
MO		 3462 track->cb_dirty = false;
3463
3464 if (track->zb_dirty && track->z_enabled) {
551ebd83
DA		 3465 if (track->zb.robj == NULL) {
3466 DRM_ERROR("[drm] No buffer for z buffer !\n");
3467 return -EINVAL;
3468 }
3469 size = track->zb.pitch * track->zb.cpp * track->maxy;
3470 size += track->zb.offset;
4c788679 3471 if (size > radeon_bo_size(track->zb.robj)) {
551ebd83
DA		 3472 DRM_ERROR("[drm] Buffer too small for z buffer "
3473 "(need %lu have %lu) !\n", size,
4c788679 3474 radeon_bo_size(track->zb.robj));
551ebd83
DA		 3475 DRM_ERROR("[drm] zbuffer (%u %u %u %u)\n",
3476 track->zb.pitch, track->zb.cpp,
3477 track->zb.offset, track->maxy);
3478 return -EINVAL;
3479 }
3480 }
40b4a759
MO		 3481 track->zb_dirty = false;
3482
fff1ce4d
MO		 3483 if (track->aa_dirty && track->aaresolve) {
3484 if (track->aa.robj == NULL) {
3485 DRM_ERROR("[drm] No buffer for AA resolve buffer %d !\n", i);
3486 return -EINVAL;
3487 }
3488 /* I believe the format comes from colorbuffer0. */
3489 size = track->aa.pitch * track->cb[0].cpp * track->maxy;
3490 size += track->aa.offset;
3491 if (size > radeon_bo_size(track->aa.robj)) {
3492 DRM_ERROR("[drm] Buffer too small for AA resolve buffer %d "
3493 "(need %lu have %lu) !\n", i, size,
3494 radeon_bo_size(track->aa.robj));
3495 DRM_ERROR("[drm] AA resolve buffer %d (%u %u %u %u)\n",
3496 i, track->aa.pitch, track->cb[0].cpp,
3497 track->aa.offset, track->maxy);
3498 return -EINVAL;
3499 }
3500 }
3501 track->aa_dirty = false;
3502
551ebd83 3503 prim_walk = (track->vap_vf_cntl >> 4) & 0x3;
cae94b0a
MO		 3504 if (track->vap_vf_cntl & (1 << 14)) {
3505 nverts = track->vap_alt_nverts;
3506 } else {
3507 nverts = (track->vap_vf_cntl >> 16) & 0xFFFF;
3508 }
551ebd83
DA		 3509 switch (prim_walk) {
3510 case 1:
3511 for (i = 0; i < track->num_arrays; i++) {
3512 size = track->arrays[i].esize * track->max_indx * 4;
3513 if (track->arrays[i].robj == NULL) {
3514 DRM_ERROR("(PW %u) Vertex array %u no buffer "
3515 "bound\n", prim_walk, i);
3516 return -EINVAL;
3517 }
4c788679
JG		 3518 if (size > radeon_bo_size(track->arrays[i].robj)) {
3519 dev_err(rdev->dev, "(PW %u) Vertex array %u "
3520 "need %lu dwords have %lu dwords\n",
3521 prim_walk, i, size >> 2,
3522 radeon_bo_size(track->arrays[i].robj)
3523 >> 2);
551ebd83
DA		 3524 DRM_ERROR("Max indices %u\n", track->max_indx);
3525 return -EINVAL;
3526 }
3527 }
3528 break;
3529 case 2:
3530 for (i = 0; i < track->num_arrays; i++) {
3531 size = track->arrays[i].esize * (nverts - 1) * 4;
3532 if (track->arrays[i].robj == NULL) {
3533 DRM_ERROR("(PW %u) Vertex array %u no buffer "
3534 "bound\n", prim_walk, i);
3535 return -EINVAL;
3536 }
4c788679
JG		 3537 if (size > radeon_bo_size(track->arrays[i].robj)) {
3538 dev_err(rdev->dev, "(PW %u) Vertex array %u "
3539 "need %lu dwords have %lu dwords\n",
3540 prim_walk, i, size >> 2,
3541 radeon_bo_size(track->arrays[i].robj)
3542 >> 2);
551ebd83
DA		 3543 return -EINVAL;
3544 }
3545 }
3546 break;
3547 case 3:
3548 size = track->vtx_size * nverts;
3549 if (size != track->immd_dwords) {
3550 DRM_ERROR("IMMD draw %u dwors but needs %lu dwords\n",
3551 track->immd_dwords, size);
3552 DRM_ERROR("VAP_VF_CNTL.NUM_VERTICES %u, VTX_SIZE %u\n",
3553 nverts, track->vtx_size);
3554 return -EINVAL;
3555 }
3556 break;
3557 default:
3558 DRM_ERROR("[drm] Invalid primitive walk %d for VAP_VF_CNTL\n",
3559 prim_walk);
3560 return -EINVAL;
3561 }
40b4a759
MO		 3562
3563 if (track->tex_dirty) {
3564 track->tex_dirty = false;
3565 return r100_cs_track_texture_check(rdev, track);
3566 }
3567 return 0;
551ebd83
DA		 3568}
3569
3570void r100_cs_track_clear(struct radeon_device *rdev, struct r100_cs_track *track)
3571{
3572 unsigned i, face;
3573
40b4a759
MO		 3574 track->cb_dirty = true;
3575 track->zb_dirty = true;
3576 track->tex_dirty = true;
fff1ce4d 3577 track->aa_dirty = true;
40b4a759 3578
551ebd83
DA		 3579 if (rdev->family < CHIP_R300) {
3580 track->num_cb = 1;
3581 if (rdev->family <= CHIP_RS200)
3582 track->num_texture = 3;
3583 else
3584 track->num_texture = 6;
3585 track->maxy = 2048;
3586 track->separate_cube = 1;
3587 } else {
3588 track->num_cb = 4;
3589 track->num_texture = 16;
3590 track->maxy = 4096;
3591 track->separate_cube = 0;
45e4039c 3592 track->aaresolve = false;
fff1ce4d 3593 track->aa.robj = NULL;
551ebd83
DA		 3594 }
3595
3596 for (i = 0; i < track->num_cb; i++) {
3597 track->cb[i].robj = NULL;
3598 track->cb[i].pitch = 8192;
3599 track->cb[i].cpp = 16;
3600 track->cb[i].offset = 0;
3601 }
3602 track->z_enabled = true;
3603 track->zb.robj = NULL;
3604 track->zb.pitch = 8192;
3605 track->zb.cpp = 4;
3606 track->zb.offset = 0;
3607 track->vtx_size = 0x7F;
3608 track->immd_dwords = 0xFFFFFFFFUL;
3609 track->num_arrays = 11;
3610 track->max_indx = 0x00FFFFFFUL;
3611 for (i = 0; i < track->num_arrays; i++) {
3612 track->arrays[i].robj = NULL;
3613 track->arrays[i].esize = 0x7F;
3614 }
3615 for (i = 0; i < track->num_texture; i++) {
d785d78b 3616 track->textures[i].compress_format = R100_TRACK_COMP_NONE;
551ebd83
DA		 3617 track->textures[i].pitch = 16536;
3618 track->textures[i].width = 16536;
3619 track->textures[i].height = 16536;
3620 track->textures[i].width_11 = 1 << 11;
3621 track->textures[i].height_11 = 1 << 11;
3622 track->textures[i].num_levels = 12;
3623 if (rdev->family <= CHIP_RS200) {
3624 track->textures[i].tex_coord_type = 0;
3625 track->textures[i].txdepth = 0;
3626 } else {
3627 track->textures[i].txdepth = 16;
3628 track->textures[i].tex_coord_type = 1;
3629 }
3630 track->textures[i].cpp = 64;
3631 track->textures[i].robj = NULL;
3632 /* CS IB emission code makes sure texture unit are disabled */
3633 track->textures[i].enabled = false;
43b93fbf 3634 track->textures[i].lookup_disable = false;
551ebd83
DA		 3635 track->textures[i].roundup_w = true;
3636 track->textures[i].roundup_h = true;
3637 if (track->separate_cube)
3638 for (face = 0; face < 5; face++) {
3639 track->textures[i].cube_info[face].robj = NULL;
3640 track->textures[i].cube_info[face].width = 16536;
3641 track->textures[i].cube_info[face].height = 16536;
3642 track->textures[i].cube_info[face].offset = 0;
3643 }
3644 }
3645}
3ce0a23d 3646
e32eb50d 3647int r100_ring_test(struct radeon_device *rdev, struct radeon_ring *ring)
3ce0a23d
JG		 3648{
3649 uint32_t scratch;
3650 uint32_t tmp = 0;
3651 unsigned i;
3652 int r;
3653
3654 r = radeon_scratch_get(rdev, &scratch);
3655 if (r) {
3656 DRM_ERROR("radeon: cp failed to get scratch reg (%d).\n", r);
3657 return r;
3658 }
3659 WREG32(scratch, 0xCAFEDEAD);
e32eb50d 3660 r = radeon_ring_lock(rdev, ring, 2);
3ce0a23d
JG		 3661 if (r) {
3662 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r);
3663 radeon_scratch_free(rdev, scratch);
3664 return r;
3665 }
e32eb50d
CK		 3666 radeon_ring_write(ring, PACKET0(scratch, 0));
3667 radeon_ring_write(ring, 0xDEADBEEF);
3668 radeon_ring_unlock_commit(rdev, ring);
3ce0a23d
JG		 3669 for (i = 0; i < rdev->usec_timeout; i++) {
3670 tmp = RREG32(scratch);
3671 if (tmp == 0xDEADBEEF) {
3672 break;
3673 }
3674 DRM_UDELAY(1);
3675 }
3676 if (i < rdev->usec_timeout) {
3677 DRM_INFO("ring test succeeded in %d usecs\n", i);
3678 } else {
369d7ec1 3679 DRM_ERROR("radeon: ring test failed (scratch(0x%04X)=0x%08X)\n",
3ce0a23d
JG		 3680 scratch, tmp);
3681 r = -EINVAL;
3682 }
3683 radeon_scratch_free(rdev, scratch);
3684 return r;
3685}
3686
3687void r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)
3688{
e32eb50d 3689 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
7b1f2485 3690
e32eb50d
CK		 3691 radeon_ring_write(ring, PACKET0(RADEON_CP_IB_BASE, 1));
3692 radeon_ring_write(ring, ib->gpu_addr);
3693 radeon_ring_write(ring, ib->length_dw);
3ce0a23d
JG		 3694}
3695
3696int r100_ib_test(struct radeon_device *rdev)
3697{
3698 struct radeon_ib *ib;
3699 uint32_t scratch;
3700 uint32_t tmp = 0;
3701 unsigned i;
3702 int r;
3703
3704 r = radeon_scratch_get(rdev, &scratch);
3705 if (r) {
3706 DRM_ERROR("radeon: failed to get scratch reg (%d).\n", r);
3707 return r;
3708 }
3709 WREG32(scratch, 0xCAFEDEAD);
7b1f2485 3710 r = radeon_ib_get(rdev, RADEON_RING_TYPE_GFX_INDEX, &ib);
3ce0a23d
JG		 3711 if (r) {
3712 return r;
3713 }
3714 ib->ptr[0] = PACKET0(scratch, 0);
3715 ib->ptr[1] = 0xDEADBEEF;
3716 ib->ptr[2] = PACKET2(0);
3717 ib->ptr[3] = PACKET2(0);
3718 ib->ptr[4] = PACKET2(0);
3719 ib->ptr[5] = PACKET2(0);
3720 ib->ptr[6] = PACKET2(0);
3721 ib->ptr[7] = PACKET2(0);
3722 ib->length_dw = 8;
3723 r = radeon_ib_schedule(rdev, ib);
3724 if (r) {
3725 radeon_scratch_free(rdev, scratch);
3726 radeon_ib_free(rdev, &ib);
3727 return r;
3728 }
3729 r = radeon_fence_wait(ib->fence, false);
3730 if (r) {
3731 return r;
3732 }
3733 for (i = 0; i < rdev->usec_timeout; i++) {
3734 tmp = RREG32(scratch);
3735 if (tmp == 0xDEADBEEF) {
3736 break;
3737 }
3738 DRM_UDELAY(1);
3739 }
3740 if (i < rdev->usec_timeout) {
3741 DRM_INFO("ib test succeeded in %u usecs\n", i);
3742 } else {
62f288cf 3743 DRM_ERROR("radeon: ib test failed (scratch(0x%04X)=0x%08X)\n",
3ce0a23d
JG		 3744 scratch, tmp);
3745 r = -EINVAL;
3746 }
3747 radeon_scratch_free(rdev, scratch);
3748 radeon_ib_free(rdev, &ib);
3749 return r;
3750}
9f022ddf
JG		 3751
3752void r100_ib_fini(struct radeon_device *rdev)
3753{
3754 radeon_ib_pool_fini(rdev);
3755}
3756
3757int r100_ib_init(struct radeon_device *rdev)
3758{
3759 int r;
3760
3761 r = radeon_ib_pool_init(rdev);
3762 if (r) {
ec4f2ac4 3763 dev_err(rdev->dev, "failed initializing IB pool (%d).\n", r);
9f022ddf
JG		 3764 r100_ib_fini(rdev);
3765 return r;
3766 }
3767 r = r100_ib_test(rdev);
3768 if (r) {
ec4f2ac4 3769 dev_err(rdev->dev, "failed testing IB (%d).\n", r);
9f022ddf
JG		 3770 r100_ib_fini(rdev);
3771 return r;
3772 }
3773 return 0;
3774}
3775
3776void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save)
3777{
3778 /* Shutdown CP we shouldn't need to do that but better be safe than
3779 * sorry
3780 */
e32eb50d 3781 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;
9f022ddf
JG		 3782 WREG32(R_000740_CP_CSQ_CNTL, 0);
3783
3784 /* Save few CRTC registers */
ca6ffc64 3785 save->GENMO_WT = RREG8(R_0003C2_GENMO_WT);
9f022ddf
JG		 3786 save->CRTC_EXT_CNTL = RREG32(R_000054_CRTC_EXT_CNTL);
3787 save->CRTC_GEN_CNTL = RREG32(R_000050_CRTC_GEN_CNTL);
3788 save->CUR_OFFSET = RREG32(R_000260_CUR_OFFSET);
3789 if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
3790 save->CRTC2_GEN_CNTL = RREG32(R_0003F8_CRTC2_GEN_CNTL);
3791 save->CUR2_OFFSET = RREG32(R_000360_CUR2_OFFSET);
3792 }
3793
3794 /* Disable VGA aperture access */
ca6ffc64 3795 WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN & save->GENMO_WT);
9f022ddf
JG		 3796 /* Disable cursor, overlay, crtc */
3797 WREG32(R_000260_CUR_OFFSET, save->CUR_OFFSET | S_000260_CUR_LOCK(1));
3798 WREG32(R_000054_CRTC_EXT_CNTL, save->CRTC_EXT_CNTL |
3799 S_000054_CRTC_DISPLAY_DIS(1));
3800 WREG32(R_000050_CRTC_GEN_CNTL,
3801 (C_000050_CRTC_CUR_EN & save->CRTC_GEN_CNTL) |
3802 S_000050_CRTC_DISP_REQ_EN_B(1));
3803 WREG32(R_000420_OV0_SCALE_CNTL,
3804 C_000420_OV0_OVERLAY_EN & RREG32(R_000420_OV0_SCALE_CNTL));
3805 WREG32(R_000260_CUR_OFFSET, C_000260_CUR_LOCK & save->CUR_OFFSET);
3806 if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
3807 WREG32(R_000360_CUR2_OFFSET, save->CUR2_OFFSET |
3808 S_000360_CUR2_LOCK(1));
3809 WREG32(R_0003F8_CRTC2_GEN_CNTL,
3810 (C_0003F8_CRTC2_CUR_EN & save->CRTC2_GEN_CNTL) |
3811 S_0003F8_CRTC2_DISPLAY_DIS(1) |
3812 S_0003F8_CRTC2_DISP_REQ_EN_B(1));
3813 WREG32(R_000360_CUR2_OFFSET,
3814 C_000360_CUR2_LOCK & save->CUR2_OFFSET);
3815 }
3816}
3817
3818void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save)
3819{
3820 /* Update base address for crtc */
d594e46a 3821 WREG32(R_00023C_DISPLAY_BASE_ADDR, rdev->mc.vram_start);
9f022ddf 3822 if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
d594e46a 3823 WREG32(R_00033C_CRTC2_DISPLAY_BASE_ADDR, rdev->mc.vram_start);
9f022ddf
JG		 3824 }
3825 /* Restore CRTC registers */
ca6ffc64 3826 WREG8(R_0003C2_GENMO_WT, save->GENMO_WT);
9f022ddf
JG		 3827 WREG32(R_000054_CRTC_EXT_CNTL, save->CRTC_EXT_CNTL);
3828 WREG32(R_000050_CRTC_GEN_CNTL, save->CRTC_GEN_CNTL);
3829 if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
3830 WREG32(R_0003F8_CRTC2_GEN_CNTL, save->CRTC2_GEN_CNTL);
3831 }
3832}
ca6ffc64
JG		 3833
3834void r100_vga_render_disable(struct radeon_device *rdev)
3835{
d4550907 3836 u32 tmp;
ca6ffc64 3837
d4550907 3838 tmp = RREG8(R_0003C2_GENMO_WT);
ca6ffc64
JG		 3839 WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN & tmp);
3840}
d4550907
JG		 3841
3842static void r100_debugfs(struct radeon_device *rdev)
3843{
3844 int r;
3845
3846 r = r100_debugfs_mc_info_init(rdev);
3847 if (r)
3848 dev_warn(rdev->dev, "Failed to create r100_mc debugfs file.\n");
3849}
3850
3851static void r100_mc_program(struct radeon_device *rdev)
3852{
3853 struct r100_mc_save save;
3854
3855 /* Stops all mc clients */
3856 r100_mc_stop(rdev, &save);
3857 if (rdev->flags & RADEON_IS_AGP) {
3858 WREG32(R_00014C_MC_AGP_LOCATION,
3859 S_00014C_MC_AGP_START(rdev->mc.gtt_start >> 16) |
3860 S_00014C_MC_AGP_TOP(rdev->mc.gtt_end >> 16));
3861 WREG32(R_000170_AGP_BASE, lower_32_bits(rdev->mc.agp_base));
3862 if (rdev->family > CHIP_RV200)
3863 WREG32(R_00015C_AGP_BASE_2,
3864 upper_32_bits(rdev->mc.agp_base) & 0xff);
3865 } else {
3866 WREG32(R_00014C_MC_AGP_LOCATION, 0x0FFFFFFF);
3867 WREG32(R_000170_AGP_BASE, 0);
3868 if (rdev->family > CHIP_RV200)
3869 WREG32(R_00015C_AGP_BASE_2, 0);
3870 }
3871 /* Wait for mc idle */
3872 if (r100_mc_wait_for_idle(rdev))
3873 dev_warn(rdev->dev, "Wait for MC idle timeout.\n");
3874 /* Program MC, should be a 32bits limited address space */
3875 WREG32(R_000148_MC_FB_LOCATION,
3876 S_000148_MC_FB_START(rdev->mc.vram_start >> 16) |
3877 S_000148_MC_FB_TOP(rdev->mc.vram_end >> 16));
3878 r100_mc_resume(rdev, &save);
3879}
3880
3881void r100_clock_startup(struct radeon_device *rdev)
3882{
3883 u32 tmp;
3884
3885 if (radeon_dynclks != -1 && radeon_dynclks)
3886 radeon_legacy_set_clock_gating(rdev, 1);
3887 /* We need to force on some of the block */
3888 tmp = RREG32_PLL(R_00000D_SCLK_CNTL);
3889 tmp |= S_00000D_FORCE_CP(1) | S_00000D_FORCE_VIP(1);
3890 if ((rdev->family == CHIP_RV250) || (rdev->family == CHIP_RV280))
3891 tmp |= S_00000D_FORCE_DISP1(1) | S_00000D_FORCE_DISP2(1);
3892 WREG32_PLL(R_00000D_SCLK_CNTL, tmp);
3893}
3894
3895static int r100_startup(struct radeon_device *rdev)
3896{
3897 int r;
3898
92cde00c
AD		 3899 /* set common regs */
3900 r100_set_common_regs(rdev);
3901 /* program mc */
d4550907
JG		 3902 r100_mc_program(rdev);
3903 /* Resume clock */
3904 r100_clock_startup(rdev);
d4550907
JG		 3905 /* Initialize GART (initialize after TTM so we can allocate
3906 * memory through TTM but finalize after TTM) */
17e15b0c 3907 r100_enable_bm(rdev);
d4550907
JG		 3908 if (rdev->flags & RADEON_IS_PCI) {
3909 r = r100_pci_gart_enable(rdev);
3910 if (r)
3911 return r;
3912 }
724c80e1
AD		 3913
3914 /* allocate wb buffer */
3915 r = radeon_wb_init(rdev);
3916 if (r)
3917 return r;
3918
d4550907 3919 /* Enable IRQ */
d4550907 3920 r100_irq_set(rdev);
cafe6609 3921 rdev->config.r100.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);
d4550907
JG		 3922 /* 1M ring buffer */
3923 r = r100_cp_init(rdev, 1024 * 1024);
3924 if (r) {
ec4f2ac4 3925 dev_err(rdev->dev, "failed initializing CP (%d).\n", r);
d4550907
JG		 3926 return r;
3927 }
d4550907
JG		 3928 r = r100_ib_init(rdev);
3929 if (r) {
ec4f2ac4 3930 dev_err(rdev->dev, "failed initializing IB (%d).\n", r);
d4550907
JG		 3931 return r;
3932 }
3933 return 0;
3934}
3935
3936int r100_resume(struct radeon_device *rdev)
3937{
3938 /* Make sur GART are not working */
3939 if (rdev->flags & RADEON_IS_PCI)
3940 r100_pci_gart_disable(rdev);
3941 /* Resume clock before doing reset */
3942 r100_clock_startup(rdev);
3943 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
a2d07b74 3944 if (radeon_asic_reset(rdev)) {
d4550907
JG		 3945 dev_warn(rdev->dev, "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
3946 RREG32(R_000E40_RBBM_STATUS),
3947 RREG32(R_0007C0_CP_STAT));
3948 }
3949 /* post */
3950 radeon_combios_asic_init(rdev->ddev);
3951 /* Resume clock after posting */
3952 r100_clock_startup(rdev);
550e2d92
DA		 3953 /* Initialize surface registers */
3954 radeon_surface_init(rdev);
d4550907
JG		 3955 return r100_startup(rdev);
3956}
3957
3958int r100_suspend(struct radeon_device *rdev)
3959{
3960 r100_cp_disable(rdev);
724c80e1 3961 radeon_wb_disable(rdev);
d4550907
JG		 3962 r100_irq_disable(rdev);
3963 if (rdev->flags & RADEON_IS_PCI)
3964 r100_pci_gart_disable(rdev);
3965 return 0;
3966}
3967
3968void r100_fini(struct radeon_device *rdev)
3969{
d4550907 3970 r100_cp_fini(rdev);
724c80e1 3971 radeon_wb_fini(rdev);
d4550907
JG		 3972 r100_ib_fini(rdev);
3973 radeon_gem_fini(rdev);
3974 if (rdev->flags & RADEON_IS_PCI)
3975 r100_pci_gart_fini(rdev);
d0269ed8 3976 radeon_agp_fini(rdev);
d4550907
JG		 3977 radeon_irq_kms_fini(rdev);
3978 radeon_fence_driver_fini(rdev);
4c788679 3979 radeon_bo_fini(rdev);
d4550907
JG		 3980 radeon_atombios_fini(rdev);
3981 kfree(rdev->bios);
3982 rdev->bios = NULL;
3983}
3984
4c712e6c
DA		 3985/*
3986 * Due to how kexec works, it can leave the hw fully initialised when it
3987 * boots the new kernel. However doing our init sequence with the CP and
3988 * WB stuff setup causes GPU hangs on the RN50 at least. So at startup
3989 * do some quick sanity checks and restore sane values to avoid this
3990 * problem.
3991 */
3992void r100_restore_sanity(struct radeon_device *rdev)
3993{
3994 u32 tmp;
3995
3996 tmp = RREG32(RADEON_CP_CSQ_CNTL);
3997 if (tmp) {
3998 WREG32(RADEON_CP_CSQ_CNTL, 0);
3999 }
4000 tmp = RREG32(RADEON_CP_RB_CNTL);
4001 if (tmp) {
4002 WREG32(RADEON_CP_RB_CNTL, 0);
4003 }
4004 tmp = RREG32(RADEON_SCRATCH_UMSK);
4005 if (tmp) {
4006 WREG32(RADEON_SCRATCH_UMSK, 0);
4007 }
4008}
4009
d4550907
JG		 4010int r100_init(struct radeon_device *rdev)
4011{
4012 int r;
4013
d4550907
JG		 4014 /* Register debugfs file specific to this group of asics */
4015 r100_debugfs(rdev);
4016 /* Disable VGA */
4017 r100_vga_render_disable(rdev);
4018 /* Initialize scratch registers */
4019 radeon_scratch_init(rdev);
4020 /* Initialize surface registers */
4021 radeon_surface_init(rdev);
4c712e6c
DA		 4022 /* sanity check some register to avoid hangs like after kexec */
4023 r100_restore_sanity(rdev);
d4550907
JG		 4024 /* TODO: disable VGA need to use VGA request */
4025 /* BIOS*/
4026 if (!radeon_get_bios(rdev)) {
4027 if (ASIC_IS_AVIVO(rdev))
4028 return -EINVAL;
4029 }
4030 if (rdev->is_atom_bios) {
4031 dev_err(rdev->dev, "Expecting combios for RS400/RS480 GPU\n");
4032 return -EINVAL;
4033 } else {
4034 r = radeon_combios_init(rdev);
4035 if (r)
4036 return r;
4037 }
4038 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
a2d07b74 4039 if (radeon_asic_reset(rdev)) {
d4550907
JG		 4040 dev_warn(rdev->dev,
4041 "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
4042 RREG32(R_000E40_RBBM_STATUS),
4043 RREG32(R_0007C0_CP_STAT));
4044 }
4045 /* check if cards are posted or not */
72542d77
DA		 4046 if (radeon_boot_test_post_card(rdev) == false)
4047 return -EINVAL;
d4550907
JG		 4048 /* Set asic errata */
4049 r100_errata(rdev);
4050 /* Initialize clocks */
4051 radeon_get_clock_info(rdev->ddev);
d594e46a
JG		 4052 /* initialize AGP */
4053 if (rdev->flags & RADEON_IS_AGP) {
4054 r = radeon_agp_init(rdev);
4055 if (r) {
4056 radeon_agp_disable(rdev);
4057 }
4058 }
4059 /* initialize VRAM */
4060 r100_mc_init(rdev);
d4550907 4061 /* Fence driver */
7465280c 4062 r = radeon_fence_driver_init(rdev, 1);
d4550907
JG		 4063 if (r)
4064 return r;
4065 r = radeon_irq_kms_init(rdev);
4066 if (r)
4067 return r;
4068 /* Memory manager */
4c788679 4069 r = radeon_bo_init(rdev);
d4550907
JG		 4070 if (r)
4071 return r;
4072 if (rdev->flags & RADEON_IS_PCI) {
4073 r = r100_pci_gart_init(rdev);
4074 if (r)
4075 return r;
4076 }
4077 r100_set_safe_registers(rdev);
4078 rdev->accel_working = true;
4079 r = r100_startup(rdev);
4080 if (r) {
4081 /* Somethings want wront with the accel init stop accel */
4082 dev_err(rdev->dev, "Disabling GPU acceleration\n");
d4550907 4083 r100_cp_fini(rdev);
724c80e1 4084 radeon_wb_fini(rdev);
d4550907 4085 r100_ib_fini(rdev);
655efd3d 4086 radeon_irq_kms_fini(rdev);
d4550907
JG		 4087 if (rdev->flags & RADEON_IS_PCI)
4088 r100_pci_gart_fini(rdev);
d4550907
JG		 4089 rdev->accel_working = false;
4090 }
4091 return 0;
4092}
6fcbef7a
AK		 4093
4094uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
4095{
4096 if (reg < rdev->rmmio_size)
4097 return readl(((void __iomem *)rdev->rmmio) + reg);
4098 else {
4099 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
4100 return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
4101 }
4102}
4103
4104void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
4105{
4106 if (reg < rdev->rmmio_size)
4107 writel(v, ((void __iomem *)rdev->rmmio) + reg);
4108 else {
4109 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
4110 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
4111 }
4112}
4113
4114u32 r100_io_rreg(struct radeon_device *rdev, u32 reg)
4115{
4116 if (reg < rdev->rio_mem_size)
4117 return ioread32(rdev->rio_mem + reg);
4118 else {
4119 iowrite32(reg, rdev->rio_mem + RADEON_MM_INDEX);
4120 return ioread32(rdev->rio_mem + RADEON_MM_DATA);
4121 }
4122}
4123
4124void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v)
4125{
4126 if (reg < rdev->rio_mem_size)
4127 iowrite32(v, rdev->rio_mem + reg);
4128 else {
4129 iowrite32(reg, rdev->rio_mem + RADEON_MM_INDEX);
4130 iowrite32(v, rdev->rio_mem + RADEON_MM_DATA);
4131 }
4132}
Linux kernel - Deliverables
This page took 0.427706 seconds and 5 git commands to generate.