projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/kms: r600/r700 disable irq at suspend
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon.h
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __RADEON_H__
29#define __RADEON_H__
30
771fe6b9
JG		 31/* TODO: Here are things that needs to be done :
32 * - surface allocator & initializer : (bit like scratch reg) should
33 * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34 * related to surface
35 * - WB : write back stuff (do it bit like scratch reg things)
36 * - Vblank : look at Jesse's rework and what we should do
37 * - r600/r700: gart & cp
38 * - cs : clean cs ioctl use bitmap & things like that.
39 * - power management stuff
40 * - Barrier in gart code
41 * - Unmappabled vram ?
42 * - TESTING, TESTING, TESTING
43 */
44
d39c3b89
JG		 45/* Initialization path:
46 * We expect that acceleration initialization might fail for various
47 * reasons even thought we work hard to make it works on most
48 * configurations. In order to still have a working userspace in such
49 * situation the init path must succeed up to the memory controller
50 * initialization point. Failure before this point are considered as
51 * fatal error. Here is the init callchain :
52 * radeon_device_init perform common structure, mutex initialization
53 * asic_init setup the GPU memory layout and perform all
54 * one time initialization (failure in this
55 * function are considered fatal)
56 * asic_startup setup the GPU acceleration, in order to
57 * follow guideline the first thing this
58 * function should do is setting the GPU
59 * memory controller (only MC setup failure
60 * are considered as fatal)
61 */
62
771fe6b9
JG		 63#include <asm/atomic.h>
64#include <linux/wait.h>
65#include <linux/list.h>
66#include <linux/kref.h>
67
4c788679
JG		 68#include <ttm/ttm_bo_api.h>
69#include <ttm/ttm_bo_driver.h>
70#include <ttm/ttm_placement.h>
71#include <ttm/ttm_module.h>
72
c2142715 73#include "radeon_family.h"
771fe6b9
JG		 74#include "radeon_mode.h"
75#include "radeon_reg.h"
771fe6b9
JG		 76
77/*
78 * Modules parameters.
79 */
80extern int radeon_no_wb;
81extern int radeon_modeset;
82extern int radeon_dynclks;
83extern int radeon_r4xx_atom;
84extern int radeon_agpmode;
85extern int radeon_vram_limit;
86extern int radeon_gart_size;
87extern int radeon_benchmarking;
ecc0b326 88extern int radeon_testing;
771fe6b9 89extern int radeon_connector_table;
4ce001ab 90extern int radeon_tv;
b27b6375 91extern int radeon_new_pll;
dafc3bd5 92extern int radeon_audio;
771fe6b9
JG		 93
94/*
95 * Copy from radeon_drv.h so we don't have to include both and have conflicting
96 * symbol;
97 */
98#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
99#define RADEON_IB_POOL_SIZE 16
100#define RADEON_DEBUGFS_MAX_NUM_FILES 32
101#define RADEONFB_CONN_LIMIT 4
f657c2a7 102#define RADEON_BIOS_NUM_SCRATCH 8
771fe6b9 103
771fe6b9
JG		 104/*
105 * Errata workarounds.
106 */
107enum radeon_pll_errata {
108 CHIP_ERRATA_R300_CG = 0x00000001,
109 CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
110 CHIP_ERRATA_PLL_DELAY = 0x00000004
111};
112
113
114struct radeon_device;
115
116
117/*
118 * BIOS.
119 */
120bool radeon_get_bios(struct radeon_device *rdev);
121
3ce0a23d 122
771fe6b9 123/*
3ce0a23d 124 * Dummy page
771fe6b9 125 */
3ce0a23d
JG		 126struct radeon_dummy_page {
127 struct page *page;
128 dma_addr_t addr;
129};
130int radeon_dummy_page_init(struct radeon_device *rdev);
131void radeon_dummy_page_fini(struct radeon_device *rdev);
132
771fe6b9 133
3ce0a23d
JG		 134/*
135 * Clocks
136 */
771fe6b9
JG		 137struct radeon_clock {
138 struct radeon_pll p1pll;
139 struct radeon_pll p2pll;
140 struct radeon_pll spll;
141 struct radeon_pll mpll;
142 /* 10 Khz units */
143 uint32_t default_mclk;
144 uint32_t default_sclk;
145};
146
7433874e
RM		 147/*
148 * Power management
149 */
150int radeon_pm_init(struct radeon_device *rdev);
3ce0a23d 151
771fe6b9
JG		 152/*
153 * Fences.
154 */
155struct radeon_fence_driver {
156 uint32_t scratch_reg;
157 atomic_t seq;
158 uint32_t last_seq;
159 unsigned long count_timeout;
160 wait_queue_head_t queue;
161 rwlock_t lock;
162 struct list_head created;
163 struct list_head emited;
164 struct list_head signaled;
0a0c7596 165 bool initialized;
771fe6b9
JG		 166};
167
168struct radeon_fence {
169 struct radeon_device *rdev;
170 struct kref kref;
171 struct list_head list;
172 /* protected by radeon_fence.lock */
173 uint32_t seq;
174 unsigned long timeout;
175 bool emited;
176 bool signaled;
177};
178
179int radeon_fence_driver_init(struct radeon_device *rdev);
180void radeon_fence_driver_fini(struct radeon_device *rdev);
181int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
182int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
183void radeon_fence_process(struct radeon_device *rdev);
184bool radeon_fence_signaled(struct radeon_fence *fence);
185int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
186int radeon_fence_wait_next(struct radeon_device *rdev);
187int radeon_fence_wait_last(struct radeon_device *rdev);
188struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
189void radeon_fence_unref(struct radeon_fence **fence);
190
e024e110
DA		 191/*
192 * Tiling registers
193 */
194struct radeon_surface_reg {
4c788679 195 struct radeon_bo *bo;
e024e110
DA		 196};
197
198#define RADEON_GEM_MAX_SURFACES 8
771fe6b9
JG		 199
200/*
4c788679 201 * TTM.
771fe6b9 202 */
4c788679
JG		 203struct radeon_mman {
204 struct ttm_bo_global_ref bo_global_ref;
205 struct ttm_global_reference mem_global_ref;
4c788679 206 struct ttm_bo_device bdev;
0a0c7596
JG		 207 bool mem_global_referenced;
208 bool initialized;
4c788679
JG		 209};
210
211struct radeon_bo {
212 /* Protected by gem.mutex */
213 struct list_head list;
214 /* Protected by tbo.reserved */
312ea8da
JG		 215 u32 placements[3];
216 struct ttm_placement placement;
4c788679
JG		 217 struct ttm_buffer_object tbo;
218 struct ttm_bo_kmap_obj kmap;
219 unsigned pin_count;
220 void *kptr;
221 u32 tiling_flags;
222 u32 pitch;
223 int surface_reg;
224 /* Constant after initialization */
225 struct radeon_device *rdev;
226 struct drm_gem_object *gobj;
227};
771fe6b9 228
4c788679 229struct radeon_bo_list {
771fe6b9 230 struct list_head list;
4c788679 231 struct radeon_bo *bo;
771fe6b9
JG		 232 uint64_t gpu_offset;
233 unsigned rdomain;
234 unsigned wdomain;
4c788679 235 u32 tiling_flags;
771fe6b9
JG		 236};
237
771fe6b9
JG		 238/*
239 * GEM objects.
240 */
241struct radeon_gem {
4c788679 242 struct mutex mutex;
771fe6b9
JG		 243 struct list_head objects;
244};
245
246int radeon_gem_init(struct radeon_device *rdev);
247void radeon_gem_fini(struct radeon_device *rdev);
248int radeon_gem_object_create(struct radeon_device *rdev, int size,
4c788679
JG		 249 int alignment, int initial_domain,
250 bool discardable, bool kernel,
251 struct drm_gem_object **obj);
771fe6b9
JG		 252int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
253 uint64_t *gpu_addr);
254void radeon_gem_object_unpin(struct drm_gem_object *obj);
255
256
257/*
258 * GART structures, functions & helpers
259 */
260struct radeon_mc;
261
262struct radeon_gart_table_ram {
263 volatile uint32_t *ptr;
264};
265
266struct radeon_gart_table_vram {
4c788679 267 struct radeon_bo *robj;
771fe6b9
JG		 268 volatile uint32_t *ptr;
269};
270
271union radeon_gart_table {
272 struct radeon_gart_table_ram ram;
273 struct radeon_gart_table_vram vram;
274};
275
a77f1718
MT		 276#define RADEON_GPU_PAGE_SIZE 4096
277
771fe6b9
JG		 278struct radeon_gart {
279 dma_addr_t table_addr;
280 unsigned num_gpu_pages;
281 unsigned num_cpu_pages;
282 unsigned table_size;
283 union radeon_gart_table table;
284 struct page **pages;
285 dma_addr_t *pages_addr;
286 bool ready;
287};
288
289int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
290void radeon_gart_table_ram_free(struct radeon_device *rdev);
291int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
292void radeon_gart_table_vram_free(struct radeon_device *rdev);
293int radeon_gart_init(struct radeon_device *rdev);
294void radeon_gart_fini(struct radeon_device *rdev);
295void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
296 int pages);
297int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
298 int pages, struct page **pagelist);
299
300
301/*
302 * GPU MC structures, functions & helpers
303 */
304struct radeon_mc {
305 resource_size_t aper_size;
306 resource_size_t aper_base;
307 resource_size_t agp_base;
7a50f01a
DA		 308 /* for some chips with <= 32MB we need to lie
309 * about vram size near mc fb location */
3ce0a23d
JG		 310 u64 mc_vram_size;
311 u64 gtt_location;
312 u64 gtt_size;
313 u64 gtt_start;
314 u64 gtt_end;
315 u64 vram_location;
316 u64 vram_start;
317 u64 vram_end;
771fe6b9 318 unsigned vram_width;
3ce0a23d 319 u64 real_vram_size;
771fe6b9
JG		 320 int vram_mtrr;
321 bool vram_is_ddr;
06b6476d 322 bool igp_sideport_enabled;
771fe6b9
JG		 323};
324
325int radeon_mc_setup(struct radeon_device *rdev);
06b6476d
AD		 326bool radeon_combios_sideport_present(struct radeon_device *rdev);
327bool radeon_atombios_sideport_present(struct radeon_device *rdev);
771fe6b9
JG		 328
329/*
330 * GPU scratch registers structures, functions & helpers
331 */
332struct radeon_scratch {
333 unsigned num_reg;
334 bool free[32];
335 uint32_t reg[32];
336};
337
338int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
339void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
340
341
342/*
343 * IRQS.
344 */
345struct radeon_irq {
346 bool installed;
347 bool sw_int;
348 /* FIXME: use a define max crtc rather than hardcode it */
349 bool crtc_vblank_int[2];
b500f680
AD		 350 /* FIXME: use defines for max hpd/dacs */
351 bool hpd[6];
1614f8b1
DA		 352 spinlock_t sw_lock;
353 int sw_refcount;
771fe6b9
JG		 354};
355
356int radeon_irq_kms_init(struct radeon_device *rdev);
357void radeon_irq_kms_fini(struct radeon_device *rdev);
1614f8b1
DA		 358void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
359void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
771fe6b9
JG		 360
361/*
362 * CP & ring.
363 */
364struct radeon_ib {
365 struct list_head list;
366 unsigned long idx;
367 uint64_t gpu_addr;
368 struct radeon_fence *fence;
513bcb46 369 uint32_t *ptr;
771fe6b9
JG		 370 uint32_t length_dw;
371};
372
ecb114a1
DA		 373/*
374 * locking -
375 * mutex protects scheduled_ibs, ready, alloc_bm
376 */
771fe6b9
JG		 377struct radeon_ib_pool {
378 struct mutex mutex;
4c788679 379 struct radeon_bo *robj;
771fe6b9
JG		 380 struct list_head scheduled_ibs;
381 struct radeon_ib ibs[RADEON_IB_POOL_SIZE];
382 bool ready;
383 DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);
384};
385
386struct radeon_cp {
4c788679 387 struct radeon_bo *ring_obj;
771fe6b9
JG		 388 volatile uint32_t *ring;
389 unsigned rptr;
390 unsigned wptr;
391 unsigned wptr_old;
392 unsigned ring_size;
393 unsigned ring_free_dw;
394 int count_dw;
395 uint64_t gpu_addr;
396 uint32_t align_mask;
397 uint32_t ptr_mask;
398 struct mutex mutex;
399 bool ready;
400};
401
d8f60cfc
AD		 402/*
403 * R6xx+ IH ring
404 */
405struct r600_ih {
4c788679 406 struct radeon_bo *ring_obj;
d8f60cfc
AD		 407 volatile uint32_t *ring;
408 unsigned rptr;
409 unsigned wptr;
410 unsigned wptr_old;
411 unsigned ring_size;
412 uint64_t gpu_addr;
d8f60cfc
AD		 413 uint32_t ptr_mask;
414 spinlock_t lock;
415 bool enabled;
416};
417
3ce0a23d 418struct r600_blit {
4c788679 419 struct radeon_bo *shader_obj;
3ce0a23d
JG		 420 u64 shader_gpu_addr;
421 u32 vs_offset, ps_offset;
422 u32 state_offset;
423 u32 state_len;
424 u32 vb_used, vb_total;
425 struct radeon_ib *vb_ib;
426};
427
771fe6b9
JG		 428int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
429void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
430int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
431int radeon_ib_pool_init(struct radeon_device *rdev);
432void radeon_ib_pool_fini(struct radeon_device *rdev);
433int radeon_ib_test(struct radeon_device *rdev);
434/* Ring access between begin & end cannot sleep */
435void radeon_ring_free_size(struct radeon_device *rdev);
436int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
437void radeon_ring_unlock_commit(struct radeon_device *rdev);
438void radeon_ring_unlock_undo(struct radeon_device *rdev);
439int radeon_ring_test(struct radeon_device *rdev);
440int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
441void radeon_ring_fini(struct radeon_device *rdev);
442
443
444/*
445 * CS.
446 */
447struct radeon_cs_reloc {
448 struct drm_gem_object *gobj;
4c788679
JG		 449 struct radeon_bo *robj;
450 struct radeon_bo_list lobj;
771fe6b9
JG		 451 uint32_t handle;
452 uint32_t flags;
453};
454
455struct radeon_cs_chunk {
456 uint32_t chunk_id;
457 uint32_t length_dw;
513bcb46
DA		 458 int kpage_idx[2];
459 uint32_t *kpage[2];
771fe6b9 460 uint32_t *kdata;
513bcb46
DA		 461 void __user *user_ptr;
462 int last_copied_page;
463 int last_page_index;
771fe6b9
JG		 464};
465
466struct radeon_cs_parser {
467 struct radeon_device *rdev;
468 struct drm_file *filp;
469 /* chunks */
470 unsigned nchunks;
471 struct radeon_cs_chunk *chunks;
472 uint64_t *chunks_array;
473 /* IB */
474 unsigned idx;
475 /* relocations */
476 unsigned nrelocs;
477 struct radeon_cs_reloc *relocs;
478 struct radeon_cs_reloc **relocs_ptr;
479 struct list_head validated;
480 /* indices of various chunks */
481 int chunk_ib_idx;
482 int chunk_relocs_idx;
483 struct radeon_ib *ib;
484 void *track;
3ce0a23d 485 unsigned family;
513bcb46 486 int parser_error;
771fe6b9
JG		 487};
488
513bcb46
DA		 489extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
490extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
491
492
493static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
494{
495 struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
496 u32 pg_idx, pg_offset;
497 u32 idx_value = 0;
498 int new_page;
499
500 pg_idx = (idx * 4) / PAGE_SIZE;
501 pg_offset = (idx * 4) % PAGE_SIZE;
502
503 if (ibc->kpage_idx[0] == pg_idx)
504 return ibc->kpage[0][pg_offset/4];
505 if (ibc->kpage_idx[1] == pg_idx)
506 return ibc->kpage[1][pg_offset/4];
507
508 new_page = radeon_cs_update_pages(p, pg_idx);
509 if (new_page < 0) {
510 p->parser_error = new_page;
511 return 0;
512 }
513
514 idx_value = ibc->kpage[new_page][pg_offset/4];
515 return idx_value;
516}
517
771fe6b9
JG		 518struct radeon_cs_packet {
519 unsigned idx;
520 unsigned type;
521 unsigned reg;
522 unsigned opcode;
523 int count;
524 unsigned one_reg_wr;
525};
526
527typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
528 struct radeon_cs_packet *pkt,
529 unsigned idx, unsigned reg);
530typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
531 struct radeon_cs_packet *pkt);
532
533
534/*
535 * AGP
536 */
537int radeon_agp_init(struct radeon_device *rdev);
0ebf1717 538void radeon_agp_resume(struct radeon_device *rdev);
771fe6b9
JG		 539void radeon_agp_fini(struct radeon_device *rdev);
540
541
542/*
543 * Writeback
544 */
545struct radeon_wb {
4c788679 546 struct radeon_bo *wb_obj;
771fe6b9
JG		 547 volatile uint32_t *wb;
548 uint64_t gpu_addr;
549};
550
c93bb85b
JG		 551/**
552 * struct radeon_pm - power management datas
553 * @max_bandwidth: maximum bandwidth the gpu has (MByte/s)
554 * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880)
555 * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880)
556 * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880)
557 * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880)
558 * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP)
559 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
560 * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP)
561 * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP)
562 * @sclk: GPU clock Mhz (core bandwith depends of this clock)
563 * @needed_bandwidth: current bandwidth needs
564 *
565 * It keeps track of various data needed to take powermanagement decision.
566 * Bandwith need is used to determine minimun clock of the GPU and memory.
567 * Equation between gpu/memory clock and available bandwidth is hw dependent
568 * (type of memory, bus size, efficiency, ...)
569 */
570struct radeon_pm {
571 fixed20_12 max_bandwidth;
572 fixed20_12 igp_sideport_mclk;
573 fixed20_12 igp_system_mclk;
574 fixed20_12 igp_ht_link_clk;
575 fixed20_12 igp_ht_link_width;
576 fixed20_12 k8_bandwidth;
577 fixed20_12 sideport_bandwidth;
578 fixed20_12 ht_bandwidth;
579 fixed20_12 core_bandwidth;
580 fixed20_12 sclk;
581 fixed20_12 needed_bandwidth;
582};
583
771fe6b9
JG		 584
585/*
586 * Benchmarking
587 */
588void radeon_benchmark(struct radeon_device *rdev);
589
590
ecc0b326
MD		 591/*
592 * Testing
593 */
594void radeon_test_moves(struct radeon_device *rdev);
595
596
771fe6b9
JG		 597/*
598 * Debugfs
599 */
600int radeon_debugfs_add_files(struct radeon_device *rdev,
601 struct drm_info_list *files,
602 unsigned nfiles);
603int radeon_debugfs_fence_init(struct radeon_device *rdev);
604int r100_debugfs_rbbm_init(struct radeon_device *rdev);
605int r100_debugfs_cp_init(struct radeon_device *rdev);
606
607
608/*
609 * ASIC specific functions.
610 */
611struct radeon_asic {
068a117c 612 int (*init)(struct radeon_device *rdev);
3ce0a23d
JG		 613 void (*fini)(struct radeon_device *rdev);
614 int (*resume)(struct radeon_device *rdev);
615 int (*suspend)(struct radeon_device *rdev);
28d52043 616 void (*vga_set_state)(struct radeon_device *rdev, bool state);
771fe6b9 617 int (*gpu_reset)(struct radeon_device *rdev);
771fe6b9
JG		 618 void (*gart_tlb_flush)(struct radeon_device *rdev);
619 int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
620 int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
621 void (*cp_fini)(struct radeon_device *rdev);
622 void (*cp_disable)(struct radeon_device *rdev);
3ce0a23d 623 void (*cp_commit)(struct radeon_device *rdev);
771fe6b9 624 void (*ring_start)(struct radeon_device *rdev);
3ce0a23d
JG		 625 int (*ring_test)(struct radeon_device *rdev);
626 void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
771fe6b9
JG		 627 int (*irq_set)(struct radeon_device *rdev);
628 int (*irq_process)(struct radeon_device *rdev);
7ed220d7 629 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
771fe6b9
JG		 630 void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
631 int (*cs_parse)(struct radeon_cs_parser *p);
632 int (*copy_blit)(struct radeon_device *rdev,
633 uint64_t src_offset,
634 uint64_t dst_offset,
635 unsigned num_pages,
636 struct radeon_fence *fence);
637 int (*copy_dma)(struct radeon_device *rdev,
638 uint64_t src_offset,
639 uint64_t dst_offset,
640 unsigned num_pages,
641 struct radeon_fence *fence);
642 int (*copy)(struct radeon_device *rdev,
643 uint64_t src_offset,
644 uint64_t dst_offset,
645 unsigned num_pages,
646 struct radeon_fence *fence);
7433874e 647 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
771fe6b9 648 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
7433874e 649 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
771fe6b9
JG		 650 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
651 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
652 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
e024e110
DA		 653 int (*set_surface_reg)(struct radeon_device *rdev, int reg,
654 uint32_t tiling_flags, uint32_t pitch,
655 uint32_t offset, uint32_t obj_size);
656 int (*clear_surface_reg)(struct radeon_device *rdev, int reg);
c93bb85b 657 void (*bandwidth_update)(struct radeon_device *rdev);
429770b3
AD		 658 void (*hpd_init)(struct radeon_device *rdev);
659 void (*hpd_fini)(struct radeon_device *rdev);
660 bool (*hpd_sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
661 void (*hpd_set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
771fe6b9
JG		 662};
663
21f9a437
JG		 664/*
665 * Asic structures
666 */
551ebd83
DA		 667struct r100_asic {
668 const unsigned *reg_safe_bm;
669 unsigned reg_safe_bm_size;
cafe6609 670 u32 hdp_cntl;
551ebd83
DA		 671};
672
21f9a437
JG		 673struct r300_asic {
674 const unsigned *reg_safe_bm;
675 unsigned reg_safe_bm_size;
62cdc0c2 676 u32 resync_scratch;
cafe6609 677 u32 hdp_cntl;
21f9a437
JG		 678};
679
680struct r600_asic {
681 unsigned max_pipes;
682 unsigned max_tile_pipes;
683 unsigned max_simds;
684 unsigned max_backends;
685 unsigned max_gprs;
686 unsigned max_threads;
687 unsigned max_stack_entries;
688 unsigned max_hw_contexts;
689 unsigned max_gs_threads;
690 unsigned sx_max_export_size;
691 unsigned sx_max_export_pos_size;
692 unsigned sx_max_export_smx_size;
693 unsigned sq_num_cf_insts;
694};
695
696struct rv770_asic {
697 unsigned max_pipes;
698 unsigned max_tile_pipes;
699 unsigned max_simds;
700 unsigned max_backends;
701 unsigned max_gprs;
702 unsigned max_threads;
703 unsigned max_stack_entries;
704 unsigned max_hw_contexts;
705 unsigned max_gs_threads;
706 unsigned sx_max_export_size;
707 unsigned sx_max_export_pos_size;
708 unsigned sx_max_export_smx_size;
709 unsigned sq_num_cf_insts;
710 unsigned sx_num_of_sets;
711 unsigned sc_prim_fifo_size;
712 unsigned sc_hiz_tile_fifo_size;
713 unsigned sc_earlyz_tile_fifo_fize;
714};
715
068a117c
JG		 716union radeon_asic_config {
717 struct r300_asic r300;
551ebd83 718 struct r100_asic r100;
3ce0a23d
JG		 719 struct r600_asic r600;
720 struct rv770_asic rv770;
068a117c
JG		 721};
722
771fe6b9
JG		 723
724/*
725 * IOCTL.
726 */
727int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
728 struct drm_file *filp);
729int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
730 struct drm_file *filp);
731int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
732 struct drm_file *file_priv);
733int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
734 struct drm_file *file_priv);
735int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
736 struct drm_file *file_priv);
737int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
738 struct drm_file *file_priv);
739int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
740 struct drm_file *filp);
741int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
742 struct drm_file *filp);
743int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
744 struct drm_file *filp);
745int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
746 struct drm_file *filp);
747int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
e024e110
DA		 748int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
749 struct drm_file *filp);
750int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
751 struct drm_file *filp);
771fe6b9
JG		 752
753
754/*
755 * Core structure, functions and helpers.
756 */
757typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
758typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
759
760struct radeon_device {
9f022ddf 761 struct device *dev;
771fe6b9
JG		 762 struct drm_device *ddev;
763 struct pci_dev *pdev;
764 /* ASIC */
068a117c 765 union radeon_asic_config config;
771fe6b9
JG		 766 enum radeon_family family;
767 unsigned long flags;
768 int usec_timeout;
769 enum radeon_pll_errata pll_errata;
770 int num_gb_pipes;
f779b3e5 771 int num_z_pipes;
771fe6b9
JG		 772 int disp_priority;
773 /* BIOS */
774 uint8_t *bios;
775 bool is_atom_bios;
776 uint16_t bios_header_start;
4c788679 777 struct radeon_bo *stollen_vga_memory;
771fe6b9 778 struct fb_info *fbdev_info;
4c788679 779 struct radeon_bo *fbdev_rbo;
771fe6b9
JG		 780 struct radeon_framebuffer *fbdev_rfb;
781 /* Register mmio */
4c9bc75c
DA		 782 resource_size_t rmmio_base;
783 resource_size_t rmmio_size;
771fe6b9 784 void *rmmio;
771fe6b9
JG		 785 radeon_rreg_t mc_rreg;
786 radeon_wreg_t mc_wreg;
787 radeon_rreg_t pll_rreg;
788 radeon_wreg_t pll_wreg;
de1b2898 789 uint32_t pcie_reg_mask;
771fe6b9
JG		 790 radeon_rreg_t pciep_rreg;
791 radeon_wreg_t pciep_wreg;
792 struct radeon_clock clock;
793 struct radeon_mc mc;
794 struct radeon_gart gart;
795 struct radeon_mode_info mode_info;
796 struct radeon_scratch scratch;
797 struct radeon_mman mman;
798 struct radeon_fence_driver fence_drv;
799 struct radeon_cp cp;
800 struct radeon_ib_pool ib_pool;
801 struct radeon_irq irq;
802 struct radeon_asic *asic;
803 struct radeon_gem gem;
c93bb85b 804 struct radeon_pm pm;
f657c2a7 805 uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH];
771fe6b9
JG		 806 struct mutex cs_mutex;
807 struct radeon_wb wb;
3ce0a23d 808 struct radeon_dummy_page dummy_page;
771fe6b9
JG		 809 bool gpu_lockup;
810 bool shutdown;
811 bool suspend;
ad49f501 812 bool need_dma32;
733289c2 813 bool accel_working;
e024e110 814 struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
3ce0a23d
JG		 815 const struct firmware *me_fw; /* all family ME firmware */
816 const struct firmware *pfp_fw; /* r6/700 PFP firmware */
d8f60cfc 817 const struct firmware *rlc_fw; /* r6/700 RLC firmware */
3ce0a23d 818 struct r600_blit r600_blit;
3e5cb98d 819 int msi_enabled; /* msi enabled */
d8f60cfc 820 struct r600_ih ih; /* r6/700 interrupt ring */
d4877cf2
AD		 821 struct workqueue_struct *wq;
822 struct work_struct hotplug_work;
dafc3bd5
CK		 823
824 /* audio stuff */
825 struct timer_list audio_timer;
826 int audio_channels;
827 int audio_rate;
828 int audio_bits_per_sample;
829 uint8_t audio_status_bits;
830 uint8_t audio_category_code;
771fe6b9
JG		 831};
832
833int radeon_device_init(struct radeon_device *rdev,
834 struct drm_device *ddev,
835 struct pci_dev *pdev,
836 uint32_t flags);
837void radeon_device_fini(struct radeon_device *rdev);
838int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
839
3ce0a23d
JG		 840/* r600 blit */
841int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
842void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
843void r600_kms_blit_copy(struct radeon_device *rdev,
844 u64 src_gpu_addr, u64 dst_gpu_addr,
845 int size_bytes);
846
de1b2898
DA		 847static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
848{
07bec2df 849 if (reg < rdev->rmmio_size)
de1b2898
DA		 850 return readl(((void __iomem *)rdev->rmmio) + reg);
851 else {
852 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
853 return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
854 }
855}
856
857static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
858{
07bec2df 859 if (reg < rdev->rmmio_size)
de1b2898
DA		 860 writel(v, ((void __iomem *)rdev->rmmio) + reg);
861 else {
862 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
863 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
864 }
865}
866
4c788679
JG		 867/*
868 * Cast helper
869 */
870#define to_radeon_fence(p) ((struct radeon_fence *)(p))
771fe6b9
JG		 871
872/*
873 * Registers read & write functions.
874 */
875#define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
876#define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
de1b2898 877#define RREG32(reg) r100_mm_rreg(rdev, (reg))
3ce0a23d 878#define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg)))
de1b2898 879#define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
771fe6b9
JG		 880#define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
881#define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
882#define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
883#define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
884#define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
885#define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
de1b2898
DA		 886#define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
887#define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
771fe6b9
JG		 888#define WREG32_P(reg, val, mask) \
889 do { \
890 uint32_t tmp_ = RREG32(reg); \
891 tmp_ &= (mask); \
892 tmp_ |= ((val) & ~(mask)); \
893 WREG32(reg, tmp_); \
894 } while (0)
895#define WREG32_PLL_P(reg, val, mask) \
896 do { \
897 uint32_t tmp_ = RREG32_PLL(reg); \
898 tmp_ &= (mask); \
899 tmp_ |= ((val) & ~(mask)); \
900 WREG32_PLL(reg, tmp_); \
901 } while (0)
3ce0a23d 902#define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg)))
771fe6b9 903
de1b2898
DA		 904/*
905 * Indirect registers accessor
906 */
907static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
908{
909 uint32_t r;
910
911 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
912 r = RREG32(RADEON_PCIE_DATA);
913 return r;
914}
915
916static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
917{
918 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
919 WREG32(RADEON_PCIE_DATA, (v));
920}
921
771fe6b9
JG		 922void r100_pll_errata_after_index(struct radeon_device *rdev);
923
924
925/*
926 * ASICs helpers.
927 */
b995e433
DA		 928#define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
929 (rdev->pdev->device == 0x5969))
771fe6b9
JG		 930#define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
931 (rdev->family == CHIP_RV200) || \
932 (rdev->family == CHIP_RS100) || \
933 (rdev->family == CHIP_RS200) || \
934 (rdev->family == CHIP_RV250) || \
935 (rdev->family == CHIP_RV280) || \
936 (rdev->family == CHIP_RS300))
937#define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \
938 (rdev->family == CHIP_RV350) || \
939 (rdev->family == CHIP_R350) || \
940 (rdev->family == CHIP_RV380) || \
941 (rdev->family == CHIP_R420) || \
942 (rdev->family == CHIP_R423) || \
943 (rdev->family == CHIP_RV410) || \
944 (rdev->family == CHIP_RS400) || \
945 (rdev->family == CHIP_RS480))
946#define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
947#define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
948#define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
949
950
951/*
952 * BIOS helpers.
953 */
954#define RBIOS8(i) (rdev->bios[i])
955#define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
956#define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
957
958int radeon_combios_init(struct radeon_device *rdev);
959void radeon_combios_fini(struct radeon_device *rdev);
960int radeon_atombios_init(struct radeon_device *rdev);
961void radeon_atombios_fini(struct radeon_device *rdev);
962
963
964/*
965 * RING helpers.
966 */
771fe6b9
JG		 967static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
968{
969#if DRM_DEBUG_CODE
970 if (rdev->cp.count_dw <= 0) {
971 DRM_ERROR("radeon: writting more dword to ring than expected !\n");
972 }
973#endif
974 rdev->cp.ring[rdev->cp.wptr++] = v;
975 rdev->cp.wptr &= rdev->cp.ptr_mask;
976 rdev->cp.count_dw--;
977 rdev->cp.ring_free_dw--;
978}
979
980
981/*
982 * ASICs macro.
983 */
068a117c 984#define radeon_init(rdev) (rdev)->asic->init((rdev))
3ce0a23d
JG		 985#define radeon_fini(rdev) (rdev)->asic->fini((rdev))
986#define radeon_resume(rdev) (rdev)->asic->resume((rdev))
987#define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
771fe6b9 988#define radeon_cs_parse(p) rdev->asic->cs_parse((p))
28d52043 989#define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
771fe6b9 990#define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev))
771fe6b9
JG		 991#define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
992#define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
3ce0a23d 993#define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
771fe6b9 994#define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
3ce0a23d
JG		 995#define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
996#define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
771fe6b9
JG		 997#define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
998#define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
7ed220d7 999#define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
771fe6b9
JG		 1000#define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
1001#define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
1002#define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
1003#define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
7433874e 1004#define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
771fe6b9 1005#define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
7433874e 1006#define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
93e7de7b 1007#define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e))
771fe6b9
JG		 1008#define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
1009#define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
e024e110
DA		 1010#define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
1011#define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
c93bb85b 1012#define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
429770b3
AD		 1013#define radeon_hpd_init(rdev) (rdev)->asic->hpd_init((rdev))
1014#define radeon_hpd_fini(rdev) (rdev)->asic->hpd_fini((rdev))
1015#define radeon_hpd_sense(rdev, hpd) (rdev)->asic->hpd_sense((rdev), (hpd))
1016#define radeon_hpd_set_polarity(rdev, hpd) (rdev)->asic->hpd_set_polarity((rdev), (hpd))
771fe6b9 1017
6cf8a3f5 1018/* Common functions */
700a0cc0
JG		 1019/* AGP */
1020extern void radeon_agp_disable(struct radeon_device *rdev);
4aac0473 1021extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
21f9a437
JG		 1022extern int radeon_modeset_init(struct radeon_device *rdev);
1023extern void radeon_modeset_fini(struct radeon_device *rdev);
9f022ddf 1024extern bool radeon_card_posted(struct radeon_device *rdev);
72542d77 1025extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
21f9a437
JG		 1026extern int radeon_clocks_init(struct radeon_device *rdev);
1027extern void radeon_clocks_fini(struct radeon_device *rdev);
1028extern void radeon_scratch_init(struct radeon_device *rdev);
1029extern void radeon_surface_init(struct radeon_device *rdev);
1030extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
ca6ffc64 1031extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
d39c3b89 1032extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
312ea8da 1033extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
d03d8589 1034extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
6cf8a3f5 1035
a18d7ea1 1036/* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
9f022ddf
JG		 1037struct r100_mc_save {
1038 u32 GENMO_WT;
1039 u32 CRTC_EXT_CNTL;
1040 u32 CRTC_GEN_CNTL;
1041 u32 CRTC2_GEN_CNTL;
1042 u32 CUR_OFFSET;
1043 u32 CUR2_OFFSET;
1044};
1045extern void r100_cp_disable(struct radeon_device *rdev);
1046extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
1047extern void r100_cp_fini(struct radeon_device *rdev);
21f9a437 1048extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
4aac0473
JG		 1049extern int r100_pci_gart_init(struct radeon_device *rdev);
1050extern void r100_pci_gart_fini(struct radeon_device *rdev);
21f9a437
JG		 1051extern int r100_pci_gart_enable(struct radeon_device *rdev);
1052extern void r100_pci_gart_disable(struct radeon_device *rdev);
1053extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
9f022ddf
JG		 1054extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
1055extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
1056extern void r100_ib_fini(struct radeon_device *rdev);
1057extern int r100_ib_init(struct radeon_device *rdev);
1058extern void r100_irq_disable(struct radeon_device *rdev);
1059extern int r100_irq_set(struct radeon_device *rdev);
1060extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
1061extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
21f9a437 1062extern void r100_vram_init_sizes(struct radeon_device *rdev);
9f022ddf
JG		 1063extern void r100_wb_disable(struct radeon_device *rdev);
1064extern void r100_wb_fini(struct radeon_device *rdev);
1065extern int r100_wb_init(struct radeon_device *rdev);
d39c3b89
JG		 1066extern void r100_hdp_reset(struct radeon_device *rdev);
1067extern int r100_rb2d_reset(struct radeon_device *rdev);
1068extern int r100_cp_reset(struct radeon_device *rdev);
ca6ffc64 1069extern void r100_vga_render_disable(struct radeon_device *rdev);
207bf9e9
JG		 1070extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
1071 struct radeon_cs_packet *pkt,
4c788679 1072 struct radeon_bo *robj);
207bf9e9
JG		 1073extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
1074 struct radeon_cs_packet *pkt,
1075 const unsigned *auth, unsigned n,
1076 radeon_packet0_check_t check);
1077extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
1078 struct radeon_cs_packet *pkt,
1079 unsigned idx);
17e15b0c 1080extern void r100_enable_bm(struct radeon_device *rdev);
92cde00c 1081extern void r100_set_common_regs(struct radeon_device *rdev);
9f022ddf 1082
d4550907
JG		 1083/* rv200,rv250,rv280 */
1084extern void r200_set_safe_registers(struct radeon_device *rdev);
9f022ddf
JG		 1085
1086/* r300,r350,rv350,rv370,rv380 */
1087extern void r300_set_reg_safe(struct radeon_device *rdev);
1088extern void r300_mc_program(struct radeon_device *rdev);
1089extern void r300_vram_info(struct radeon_device *rdev);
ca6ffc64
JG		 1090extern void r300_clock_startup(struct radeon_device *rdev);
1091extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
4aac0473
JG		 1092extern int rv370_pcie_gart_init(struct radeon_device *rdev);
1093extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
1094extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
9f022ddf 1095extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
a18d7ea1 1096
905b6822 1097/* r420,r423,rv410 */
d39c3b89 1098extern int r420_mc_init(struct radeon_device *rdev);
21f9a437
JG		 1099extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
1100extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
9f022ddf 1101extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
d39c3b89 1102extern void r420_pipes_init(struct radeon_device *rdev);
905b6822 1103
21f9a437 1104/* rv515 */
d39c3b89
JG		 1105struct rv515_mc_save {
1106 u32 d1vga_control;
1107 u32 d2vga_control;
1108 u32 vga_render_control;
1109 u32 vga_hdp_control;
1110 u32 d1crtc_control;
1111 u32 d2crtc_control;
1112};
21f9a437 1113extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
d39c3b89
JG		 1114extern void rv515_vga_render_disable(struct radeon_device *rdev);
1115extern void rv515_set_safe_registers(struct radeon_device *rdev);
f0ed1f65
JG		 1116extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
1117extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
1118extern void rv515_clock_startup(struct radeon_device *rdev);
1119extern void rv515_debugfs(struct radeon_device *rdev);
1120extern int rv515_suspend(struct radeon_device *rdev);
21f9a437 1121
3bc68535
JG		 1122/* rs400 */
1123extern int rs400_gart_init(struct radeon_device *rdev);
1124extern int rs400_gart_enable(struct radeon_device *rdev);
1125extern void rs400_gart_adjust_size(struct radeon_device *rdev);
1126extern void rs400_gart_disable(struct radeon_device *rdev);
1127extern void rs400_gart_fini(struct radeon_device *rdev);
1128
1129/* rs600 */
1130extern void rs600_set_safe_registers(struct radeon_device *rdev);
ac447df4
JG		 1131extern int rs600_irq_set(struct radeon_device *rdev);
1132extern void rs600_irq_disable(struct radeon_device *rdev);
3bc68535 1133
21f9a437
JG		 1134/* rs690, rs740 */
1135extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
1136 struct drm_display_mode *mode1,
1137 struct drm_display_mode *mode2);
1138
1139/* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
1140extern bool r600_card_posted(struct radeon_device *rdev);
1141extern void r600_cp_stop(struct radeon_device *rdev);
1142extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
1143extern int r600_cp_resume(struct radeon_device *rdev);
1144extern int r600_count_pipe_bits(uint32_t val);
1145extern int r600_gart_clear_page(struct radeon_device *rdev, int i);
1146extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
4aac0473 1147extern int r600_pcie_gart_init(struct radeon_device *rdev);
21f9a437
JG		 1148extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
1149extern int r600_ib_test(struct radeon_device *rdev);
1150extern int r600_ring_test(struct radeon_device *rdev);
21f9a437 1151extern void r600_wb_fini(struct radeon_device *rdev);
81cc35bf
JG		 1152extern int r600_wb_enable(struct radeon_device *rdev);
1153extern void r600_wb_disable(struct radeon_device *rdev);
21f9a437
JG		 1154extern void r600_scratch_init(struct radeon_device *rdev);
1155extern int r600_blit_init(struct radeon_device *rdev);
1156extern void r600_blit_fini(struct radeon_device *rdev);
d8f60cfc 1157extern int r600_init_microcode(struct radeon_device *rdev);
fe62e1a4 1158extern int r600_gpu_reset(struct radeon_device *rdev);
d8f60cfc
AD		 1159/* r600 irq */
1160extern int r600_irq_init(struct radeon_device *rdev);
1161extern void r600_irq_fini(struct radeon_device *rdev);
1162extern void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
1163extern int r600_irq_set(struct radeon_device *rdev);
0c45249f
JG		 1164extern void r600_irq_suspend(struct radeon_device *rdev);
1165/* r600 audio */
dafc3bd5
CK		 1166extern int r600_audio_init(struct radeon_device *rdev);
1167extern int r600_audio_tmds_index(struct drm_encoder *encoder);
1168extern void r600_audio_set_clock(struct drm_encoder *encoder, int clock);
1169extern void r600_audio_fini(struct radeon_device *rdev);
1170extern void r600_hdmi_init(struct drm_encoder *encoder);
1171extern void r600_hdmi_enable(struct drm_encoder *encoder, int enable);
1172extern void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
1173extern int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);
1174extern void r600_hdmi_update_audio_settings(struct drm_encoder *encoder,
1175 int channels,
1176 int rate,
1177 int bps,
1178 uint8_t status_bits,
1179 uint8_t category_code);
1180
4c788679
JG		 1181#include "radeon_object.h"
1182
771fe6b9 1183#endif
Linux kernel - Deliverables
This page took 0.124641 seconds and 5 git commands to generate.