projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/ni: implement get_current_sclk/mclk
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_asic.c
CommitLineData
0a10c851
DV		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28
29#include <linux/console.h>
30#include <drm/drmP.h>
31#include <drm/drm_crtc_helper.h>
32#include <drm/radeon_drm.h>
33#include <linux/vgaarb.h>
34#include <linux/vga_switcheroo.h>
35#include "radeon_reg.h"
36#include "radeon.h"
37#include "radeon_asic.h"
38#include "atom.h"
39
40/*
41 * Registers accessors functions.
42 */
abf1dc67
AD		 43/**
44 * radeon_invalid_rreg - dummy reg read function
45 *
46 * @rdev: radeon device pointer
47 * @reg: offset of register
48 *
49 * Dummy register read function. Used for register blocks
50 * that certain asics don't have (all asics).
51 * Returns the value in the register.
52 */
0a10c851
DV		 53static uint32_t radeon_invalid_rreg(struct radeon_device *rdev, uint32_t reg)
54{
55 DRM_ERROR("Invalid callback to read register 0x%04X\n", reg);
56 BUG_ON(1);
57 return 0;
58}
59
abf1dc67
AD		 60/**
61 * radeon_invalid_wreg - dummy reg write function
62 *
63 * @rdev: radeon device pointer
64 * @reg: offset of register
65 * @v: value to write to the register
66 *
67 * Dummy register read function. Used for register blocks
68 * that certain asics don't have (all asics).
69 */
0a10c851
DV		 70static void radeon_invalid_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
71{
72 DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n",
73 reg, v);
74 BUG_ON(1);
75}
76
abf1dc67
AD		 77/**
78 * radeon_register_accessor_init - sets up the register accessor callbacks
79 *
80 * @rdev: radeon device pointer
81 *
82 * Sets up the register accessor callbacks for various register
83 * apertures. Not all asics have all apertures (all asics).
84 */
0a10c851
DV		 85static void radeon_register_accessor_init(struct radeon_device *rdev)
86{
87 rdev->mc_rreg = &radeon_invalid_rreg;
88 rdev->mc_wreg = &radeon_invalid_wreg;
89 rdev->pll_rreg = &radeon_invalid_rreg;
90 rdev->pll_wreg = &radeon_invalid_wreg;
91 rdev->pciep_rreg = &radeon_invalid_rreg;
92 rdev->pciep_wreg = &radeon_invalid_wreg;
93
94 /* Don't change order as we are overridding accessor. */
95 if (rdev->family < CHIP_RV515) {
96 rdev->pcie_reg_mask = 0xff;
97 } else {
98 rdev->pcie_reg_mask = 0x7ff;
99 }
100 /* FIXME: not sure here */
101 if (rdev->family <= CHIP_R580) {
102 rdev->pll_rreg = &r100_pll_rreg;
103 rdev->pll_wreg = &r100_pll_wreg;
104 }
105 if (rdev->family >= CHIP_R420) {
106 rdev->mc_rreg = &r420_mc_rreg;
107 rdev->mc_wreg = &r420_mc_wreg;
108 }
109 if (rdev->family >= CHIP_RV515) {
110 rdev->mc_rreg = &rv515_mc_rreg;
111 rdev->mc_wreg = &rv515_mc_wreg;
112 }
113 if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) {
114 rdev->mc_rreg = &rs400_mc_rreg;
115 rdev->mc_wreg = &rs400_mc_wreg;
116 }
117 if (rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
118 rdev->mc_rreg = &rs690_mc_rreg;
119 rdev->mc_wreg = &rs690_mc_wreg;
120 }
121 if (rdev->family == CHIP_RS600) {
122 rdev->mc_rreg = &rs600_mc_rreg;
123 rdev->mc_wreg = &rs600_mc_wreg;
124 }
65337e60
SL		 125 if (rdev->family == CHIP_RS780 || rdev->family == CHIP_RS880) {
126 rdev->mc_rreg = &rs780_mc_rreg;
127 rdev->mc_wreg = &rs780_mc_wreg;
128 }
6e2c3c0a
AD		 129
130 if (rdev->family >= CHIP_BONAIRE) {
131 rdev->pciep_rreg = &cik_pciep_rreg;
132 rdev->pciep_wreg = &cik_pciep_wreg;
133 } else if (rdev->family >= CHIP_R600) {
0a10c851
DV		 134 rdev->pciep_rreg = &r600_pciep_rreg;
135 rdev->pciep_wreg = &r600_pciep_wreg;
136 }
137}
138
139
140/* helper to disable agp */
abf1dc67
AD		 141/**
142 * radeon_agp_disable - AGP disable helper function
143 *
144 * @rdev: radeon device pointer
145 *
146 * Removes AGP flags and changes the gart callbacks on AGP
147 * cards when using the internal gart rather than AGP (all asics).
148 */
0a10c851
DV		 149void radeon_agp_disable(struct radeon_device *rdev)
150{
151 rdev->flags &= ~RADEON_IS_AGP;
152 if (rdev->family >= CHIP_R600) {
153 DRM_INFO("Forcing AGP to PCIE mode\n");
154 rdev->flags |= RADEON_IS_PCIE;
155 } else if (rdev->family >= CHIP_RV515 ||
156 rdev->family == CHIP_RV380 ||
157 rdev->family == CHIP_RV410 ||
158 rdev->family == CHIP_R423) {
159 DRM_INFO("Forcing AGP to PCIE mode\n");
160 rdev->flags |= RADEON_IS_PCIE;
c5b3b850 161 rdev->asic->gart.tlb_flush = &rv370_pcie_gart_tlb_flush;
cb658906 162 rdev->asic->gart.get_page_entry = &rv370_pcie_gart_get_page_entry;
c5b3b850 163 rdev->asic->gart.set_page = &rv370_pcie_gart_set_page;
0a10c851
DV		 164 } else {
165 DRM_INFO("Forcing AGP to PCI mode\n");
166 rdev->flags |= RADEON_IS_PCI;
c5b3b850 167 rdev->asic->gart.tlb_flush = &r100_pci_gart_tlb_flush;
cb658906 168 rdev->asic->gart.get_page_entry = &r100_pci_gart_get_page_entry;
c5b3b850 169 rdev->asic->gart.set_page = &r100_pci_gart_set_page;
0a10c851
DV		 170 }
171 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
172}
173
174/*
175 * ASIC
176 */
76a0df85
CK		 177
178static struct radeon_asic_ring r100_gfx_ring = {
179 .ib_execute = &r100_ring_ib_execute,
180 .emit_fence = &r100_fence_ring_emit,
181 .emit_semaphore = &r100_semaphore_ring_emit,
182 .cs_parse = &r100_cs_parse,
183 .ring_start = &r100_ring_start,
184 .ring_test = &r100_ring_test,
185 .ib_test = &r100_ib_test,
186 .is_lockup = &r100_gpu_is_lockup,
ea31bf69
AD		 187 .get_rptr = &r100_gfx_get_rptr,
188 .get_wptr = &r100_gfx_get_wptr,
189 .set_wptr = &r100_gfx_set_wptr,
76a0df85
CK		 190};
191
48e7a5f1
DV		 192static struct radeon_asic r100_asic = {
193 .init = &r100_init,
194 .fini = &r100_fini,
195 .suspend = &r100_suspend,
196 .resume = &r100_resume,
197 .vga_set_state = &r100_vga_set_state,
a2d07b74 198 .asic_reset = &r100_asic_reset,
124764f1 199 .mmio_hdp_flush = NULL,
54e88e06
AD		 200 .gui_idle = &r100_gui_idle,
201 .mc_wait_for_idle = &r100_mc_wait_for_idle,
c5b3b850
AD		 202 .gart = {
203 .tlb_flush = &r100_pci_gart_tlb_flush,
cb658906 204 .get_page_entry = &r100_pci_gart_get_page_entry,
c5b3b850
AD		 205 .set_page = &r100_pci_gart_set_page,
206 },
4c87bc26 207 .ring = {
76a0df85 208 [RADEON_RING_TYPE_GFX_INDEX] = &r100_gfx_ring
4c87bc26 209 },
b35ea4ab
AD		 210 .irq = {
211 .set = &r100_irq_set,
212 .process = &r100_irq_process,
213 },
c79a49ca
AD		 214 .display = {
215 .bandwidth_update = &r100_bandwidth_update,
216 .get_vblank_counter = &r100_get_vblank_counter,
217 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 218 .set_backlight_level = &radeon_legacy_set_backlight_level,
6d92f81d 219 .get_backlight_level = &radeon_legacy_get_backlight_level,
c79a49ca 220 },
27cd7769
AD		 221 .copy = {
222 .blit = &r100_copy_blit,
223 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
224 .dma = NULL,
225 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
226 .copy = &r100_copy_blit,
227 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
228 },
9e6f3d02
AD		 229 .surface = {
230 .set_reg = r100_set_surface_reg,
231 .clear_reg = r100_clear_surface_reg,
232 },
901ea57d
AD		 233 .hpd = {
234 .init = &r100_hpd_init,
235 .fini = &r100_hpd_fini,
236 .sense = &r100_hpd_sense,
237 .set_polarity = &r100_hpd_set_polarity,
238 },
a02fa397
AD		 239 .pm = {
240 .misc = &r100_pm_misc,
241 .prepare = &r100_pm_prepare,
242 .finish = &r100_pm_finish,
243 .init_profile = &r100_pm_init_profile,
244 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 245 .get_engine_clock = &radeon_legacy_get_engine_clock,
246 .set_engine_clock = &radeon_legacy_set_engine_clock,
247 .get_memory_clock = &radeon_legacy_get_memory_clock,
248 .set_memory_clock = NULL,
249 .get_pcie_lanes = NULL,
250 .set_pcie_lanes = NULL,
251 .set_clock_gating = &radeon_legacy_set_clock_gating,
a02fa397 252 },
0f9e006c 253 .pflip = {
0f9e006c 254 .page_flip = &r100_page_flip,
157fa14d 255 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 256 },
48e7a5f1
DV		 257};
258
259static struct radeon_asic r200_asic = {
260 .init = &r100_init,
261 .fini = &r100_fini,
262 .suspend = &r100_suspend,
263 .resume = &r100_resume,
264 .vga_set_state = &r100_vga_set_state,
a2d07b74 265 .asic_reset = &r100_asic_reset,
124764f1 266 .mmio_hdp_flush = NULL,
54e88e06
AD		 267 .gui_idle = &r100_gui_idle,
268 .mc_wait_for_idle = &r100_mc_wait_for_idle,
c5b3b850
AD		 269 .gart = {
270 .tlb_flush = &r100_pci_gart_tlb_flush,
cb658906 271 .get_page_entry = &r100_pci_gart_get_page_entry,
c5b3b850
AD		 272 .set_page = &r100_pci_gart_set_page,
273 },
4c87bc26 274 .ring = {
76a0df85 275 [RADEON_RING_TYPE_GFX_INDEX] = &r100_gfx_ring
4c87bc26 276 },
b35ea4ab
AD		 277 .irq = {
278 .set = &r100_irq_set,
279 .process = &r100_irq_process,
280 },
c79a49ca
AD		 281 .display = {
282 .bandwidth_update = &r100_bandwidth_update,
283 .get_vblank_counter = &r100_get_vblank_counter,
284 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 285 .set_backlight_level = &radeon_legacy_set_backlight_level,
6d92f81d 286 .get_backlight_level = &radeon_legacy_get_backlight_level,
c79a49ca 287 },
27cd7769
AD		 288 .copy = {
289 .blit = &r100_copy_blit,
290 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
291 .dma = &r200_copy_dma,
292 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
293 .copy = &r100_copy_blit,
294 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
295 },
9e6f3d02
AD		 296 .surface = {
297 .set_reg = r100_set_surface_reg,
298 .clear_reg = r100_clear_surface_reg,
299 },
901ea57d
AD		 300 .hpd = {
301 .init = &r100_hpd_init,
302 .fini = &r100_hpd_fini,
303 .sense = &r100_hpd_sense,
304 .set_polarity = &r100_hpd_set_polarity,
305 },
a02fa397
AD		 306 .pm = {
307 .misc = &r100_pm_misc,
308 .prepare = &r100_pm_prepare,
309 .finish = &r100_pm_finish,
310 .init_profile = &r100_pm_init_profile,
311 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 312 .get_engine_clock = &radeon_legacy_get_engine_clock,
313 .set_engine_clock = &radeon_legacy_set_engine_clock,
314 .get_memory_clock = &radeon_legacy_get_memory_clock,
315 .set_memory_clock = NULL,
316 .get_pcie_lanes = NULL,
317 .set_pcie_lanes = NULL,
318 .set_clock_gating = &radeon_legacy_set_clock_gating,
a02fa397 319 },
0f9e006c 320 .pflip = {
0f9e006c 321 .page_flip = &r100_page_flip,
157fa14d 322 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 323 },
48e7a5f1
DV		 324};
325
76a0df85
CK		 326static struct radeon_asic_ring r300_gfx_ring = {
327 .ib_execute = &r100_ring_ib_execute,
328 .emit_fence = &r300_fence_ring_emit,
329 .emit_semaphore = &r100_semaphore_ring_emit,
330 .cs_parse = &r300_cs_parse,
331 .ring_start = &r300_ring_start,
332 .ring_test = &r100_ring_test,
333 .ib_test = &r100_ib_test,
334 .is_lockup = &r100_gpu_is_lockup,
ea31bf69
AD		 335 .get_rptr = &r100_gfx_get_rptr,
336 .get_wptr = &r100_gfx_get_wptr,
337 .set_wptr = &r100_gfx_set_wptr,
76a0df85
CK		 338};
339
d8a74e18
AD		 340static struct radeon_asic_ring rv515_gfx_ring = {
341 .ib_execute = &r100_ring_ib_execute,
342 .emit_fence = &r300_fence_ring_emit,
343 .emit_semaphore = &r100_semaphore_ring_emit,
344 .cs_parse = &r300_cs_parse,
345 .ring_start = &rv515_ring_start,
346 .ring_test = &r100_ring_test,
347 .ib_test = &r100_ib_test,
348 .is_lockup = &r100_gpu_is_lockup,
349 .get_rptr = &r100_gfx_get_rptr,
350 .get_wptr = &r100_gfx_get_wptr,
351 .set_wptr = &r100_gfx_set_wptr,
352};
353
48e7a5f1
DV		 354static struct radeon_asic r300_asic = {
355 .init = &r300_init,
356 .fini = &r300_fini,
357 .suspend = &r300_suspend,
358 .resume = &r300_resume,
359 .vga_set_state = &r100_vga_set_state,
a2d07b74 360 .asic_reset = &r300_asic_reset,
124764f1 361 .mmio_hdp_flush = NULL,
54e88e06
AD		 362 .gui_idle = &r100_gui_idle,
363 .mc_wait_for_idle = &r300_mc_wait_for_idle,
c5b3b850
AD		 364 .gart = {
365 .tlb_flush = &r100_pci_gart_tlb_flush,
cb658906 366 .get_page_entry = &r100_pci_gart_get_page_entry,
c5b3b850
AD		 367 .set_page = &r100_pci_gart_set_page,
368 },
4c87bc26 369 .ring = {
76a0df85 370 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 371 },
b35ea4ab
AD		 372 .irq = {
373 .set = &r100_irq_set,
374 .process = &r100_irq_process,
375 },
c79a49ca
AD		 376 .display = {
377 .bandwidth_update = &r100_bandwidth_update,
378 .get_vblank_counter = &r100_get_vblank_counter,
379 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 380 .set_backlight_level = &radeon_legacy_set_backlight_level,
6d92f81d 381 .get_backlight_level = &radeon_legacy_get_backlight_level,
c79a49ca 382 },
27cd7769
AD		 383 .copy = {
384 .blit = &r100_copy_blit,
385 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
386 .dma = &r200_copy_dma,
387 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
388 .copy = &r100_copy_blit,
389 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
390 },
9e6f3d02
AD		 391 .surface = {
392 .set_reg = r100_set_surface_reg,
393 .clear_reg = r100_clear_surface_reg,
394 },
901ea57d
AD		 395 .hpd = {
396 .init = &r100_hpd_init,
397 .fini = &r100_hpd_fini,
398 .sense = &r100_hpd_sense,
399 .set_polarity = &r100_hpd_set_polarity,
400 },
a02fa397
AD		 401 .pm = {
402 .misc = &r100_pm_misc,
403 .prepare = &r100_pm_prepare,
404 .finish = &r100_pm_finish,
405 .init_profile = &r100_pm_init_profile,
406 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 407 .get_engine_clock = &radeon_legacy_get_engine_clock,
408 .set_engine_clock = &radeon_legacy_set_engine_clock,
409 .get_memory_clock = &radeon_legacy_get_memory_clock,
410 .set_memory_clock = NULL,
411 .get_pcie_lanes = &rv370_get_pcie_lanes,
412 .set_pcie_lanes = &rv370_set_pcie_lanes,
413 .set_clock_gating = &radeon_legacy_set_clock_gating,
a02fa397 414 },
0f9e006c 415 .pflip = {
0f9e006c 416 .page_flip = &r100_page_flip,
157fa14d 417 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 418 },
48e7a5f1
DV		 419};
420
421static struct radeon_asic r300_asic_pcie = {
422 .init = &r300_init,
423 .fini = &r300_fini,
424 .suspend = &r300_suspend,
425 .resume = &r300_resume,
426 .vga_set_state = &r100_vga_set_state,
a2d07b74 427 .asic_reset = &r300_asic_reset,
124764f1 428 .mmio_hdp_flush = NULL,
54e88e06
AD		 429 .gui_idle = &r100_gui_idle,
430 .mc_wait_for_idle = &r300_mc_wait_for_idle,
c5b3b850
AD		 431 .gart = {
432 .tlb_flush = &rv370_pcie_gart_tlb_flush,
cb658906 433 .get_page_entry = &rv370_pcie_gart_get_page_entry,
c5b3b850
AD		 434 .set_page = &rv370_pcie_gart_set_page,
435 },
4c87bc26 436 .ring = {
76a0df85 437 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 438 },
b35ea4ab
AD		 439 .irq = {
440 .set = &r100_irq_set,
441 .process = &r100_irq_process,
442 },
c79a49ca
AD		 443 .display = {
444 .bandwidth_update = &r100_bandwidth_update,
445 .get_vblank_counter = &r100_get_vblank_counter,
446 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 447 .set_backlight_level = &radeon_legacy_set_backlight_level,
6d92f81d 448 .get_backlight_level = &radeon_legacy_get_backlight_level,
c79a49ca 449 },
27cd7769
AD		 450 .copy = {
451 .blit = &r100_copy_blit,
452 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
453 .dma = &r200_copy_dma,
454 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
455 .copy = &r100_copy_blit,
456 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
457 },
9e6f3d02
AD		 458 .surface = {
459 .set_reg = r100_set_surface_reg,
460 .clear_reg = r100_clear_surface_reg,
461 },
901ea57d
AD		 462 .hpd = {
463 .init = &r100_hpd_init,
464 .fini = &r100_hpd_fini,
465 .sense = &r100_hpd_sense,
466 .set_polarity = &r100_hpd_set_polarity,
467 },
a02fa397
AD		 468 .pm = {
469 .misc = &r100_pm_misc,
470 .prepare = &r100_pm_prepare,
471 .finish = &r100_pm_finish,
472 .init_profile = &r100_pm_init_profile,
473 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 474 .get_engine_clock = &radeon_legacy_get_engine_clock,
475 .set_engine_clock = &radeon_legacy_set_engine_clock,
476 .get_memory_clock = &radeon_legacy_get_memory_clock,
477 .set_memory_clock = NULL,
478 .get_pcie_lanes = &rv370_get_pcie_lanes,
479 .set_pcie_lanes = &rv370_set_pcie_lanes,
480 .set_clock_gating = &radeon_legacy_set_clock_gating,
a02fa397 481 },
0f9e006c 482 .pflip = {
0f9e006c 483 .page_flip = &r100_page_flip,
157fa14d 484 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 485 },
48e7a5f1
DV		 486};
487
488static struct radeon_asic r420_asic = {
489 .init = &r420_init,
490 .fini = &r420_fini,
491 .suspend = &r420_suspend,
492 .resume = &r420_resume,
493 .vga_set_state = &r100_vga_set_state,
a2d07b74 494 .asic_reset = &r300_asic_reset,
124764f1 495 .mmio_hdp_flush = NULL,
54e88e06
AD		 496 .gui_idle = &r100_gui_idle,
497 .mc_wait_for_idle = &r300_mc_wait_for_idle,
c5b3b850
AD		 498 .gart = {
499 .tlb_flush = &rv370_pcie_gart_tlb_flush,
cb658906 500 .get_page_entry = &rv370_pcie_gart_get_page_entry,
c5b3b850
AD		 501 .set_page = &rv370_pcie_gart_set_page,
502 },
4c87bc26 503 .ring = {
76a0df85 504 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 505 },
b35ea4ab
AD		 506 .irq = {
507 .set = &r100_irq_set,
508 .process = &r100_irq_process,
509 },
c79a49ca
AD		 510 .display = {
511 .bandwidth_update = &r100_bandwidth_update,
512 .get_vblank_counter = &r100_get_vblank_counter,
513 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 514 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 515 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 516 },
27cd7769
AD		 517 .copy = {
518 .blit = &r100_copy_blit,
519 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
520 .dma = &r200_copy_dma,
521 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
522 .copy = &r100_copy_blit,
523 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
524 },
9e6f3d02
AD		 525 .surface = {
526 .set_reg = r100_set_surface_reg,
527 .clear_reg = r100_clear_surface_reg,
528 },
901ea57d
AD		 529 .hpd = {
530 .init = &r100_hpd_init,
531 .fini = &r100_hpd_fini,
532 .sense = &r100_hpd_sense,
533 .set_polarity = &r100_hpd_set_polarity,
534 },
a02fa397
AD		 535 .pm = {
536 .misc = &r100_pm_misc,
537 .prepare = &r100_pm_prepare,
538 .finish = &r100_pm_finish,
539 .init_profile = &r420_pm_init_profile,
540 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 541 .get_engine_clock = &radeon_atom_get_engine_clock,
542 .set_engine_clock = &radeon_atom_set_engine_clock,
543 .get_memory_clock = &radeon_atom_get_memory_clock,
544 .set_memory_clock = &radeon_atom_set_memory_clock,
545 .get_pcie_lanes = &rv370_get_pcie_lanes,
546 .set_pcie_lanes = &rv370_set_pcie_lanes,
547 .set_clock_gating = &radeon_atom_set_clock_gating,
a02fa397 548 },
0f9e006c 549 .pflip = {
0f9e006c 550 .page_flip = &r100_page_flip,
157fa14d 551 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 552 },
48e7a5f1
DV		 553};
554
555static struct radeon_asic rs400_asic = {
556 .init = &rs400_init,
557 .fini = &rs400_fini,
558 .suspend = &rs400_suspend,
559 .resume = &rs400_resume,
560 .vga_set_state = &r100_vga_set_state,
a2d07b74 561 .asic_reset = &r300_asic_reset,
124764f1 562 .mmio_hdp_flush = NULL,
54e88e06
AD		 563 .gui_idle = &r100_gui_idle,
564 .mc_wait_for_idle = &rs400_mc_wait_for_idle,
c5b3b850
AD		 565 .gart = {
566 .tlb_flush = &rs400_gart_tlb_flush,
cb658906 567 .get_page_entry = &rs400_gart_get_page_entry,
c5b3b850
AD		 568 .set_page = &rs400_gart_set_page,
569 },
4c87bc26 570 .ring = {
76a0df85 571 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 572 },
b35ea4ab
AD		 573 .irq = {
574 .set = &r100_irq_set,
575 .process = &r100_irq_process,
576 },
c79a49ca
AD		 577 .display = {
578 .bandwidth_update = &r100_bandwidth_update,
579 .get_vblank_counter = &r100_get_vblank_counter,
580 .wait_for_vblank = &r100_wait_for_vblank,
37e9b6a6 581 .set_backlight_level = &radeon_legacy_set_backlight_level,
6d92f81d 582 .get_backlight_level = &radeon_legacy_get_backlight_level,
c79a49ca 583 },
27cd7769
AD		 584 .copy = {
585 .blit = &r100_copy_blit,
586 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
587 .dma = &r200_copy_dma,
588 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
589 .copy = &r100_copy_blit,
590 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
591 },
9e6f3d02
AD		 592 .surface = {
593 .set_reg = r100_set_surface_reg,
594 .clear_reg = r100_clear_surface_reg,
595 },
901ea57d
AD		 596 .hpd = {
597 .init = &r100_hpd_init,
598 .fini = &r100_hpd_fini,
599 .sense = &r100_hpd_sense,
600 .set_polarity = &r100_hpd_set_polarity,
601 },
a02fa397
AD		 602 .pm = {
603 .misc = &r100_pm_misc,
604 .prepare = &r100_pm_prepare,
605 .finish = &r100_pm_finish,
606 .init_profile = &r100_pm_init_profile,
607 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 608 .get_engine_clock = &radeon_legacy_get_engine_clock,
609 .set_engine_clock = &radeon_legacy_set_engine_clock,
610 .get_memory_clock = &radeon_legacy_get_memory_clock,
611 .set_memory_clock = NULL,
612 .get_pcie_lanes = NULL,
613 .set_pcie_lanes = NULL,
614 .set_clock_gating = &radeon_legacy_set_clock_gating,
a02fa397 615 },
0f9e006c 616 .pflip = {
0f9e006c 617 .page_flip = &r100_page_flip,
157fa14d 618 .page_flip_pending = &r100_page_flip_pending,
0f9e006c 619 },
48e7a5f1
DV		 620};
621
622static struct radeon_asic rs600_asic = {
623 .init = &rs600_init,
624 .fini = &rs600_fini,
625 .suspend = &rs600_suspend,
626 .resume = &rs600_resume,
627 .vga_set_state = &r100_vga_set_state,
90aca4d2 628 .asic_reset = &rs600_asic_reset,
124764f1 629 .mmio_hdp_flush = NULL,
54e88e06
AD		 630 .gui_idle = &r100_gui_idle,
631 .mc_wait_for_idle = &rs600_mc_wait_for_idle,
c5b3b850
AD		 632 .gart = {
633 .tlb_flush = &rs600_gart_tlb_flush,
cb658906 634 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 635 .set_page = &rs600_gart_set_page,
636 },
4c87bc26 637 .ring = {
76a0df85 638 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 639 },
b35ea4ab
AD		 640 .irq = {
641 .set = &rs600_irq_set,
642 .process = &rs600_irq_process,
643 },
c79a49ca
AD		 644 .display = {
645 .bandwidth_update = &rs600_bandwidth_update,
646 .get_vblank_counter = &rs600_get_vblank_counter,
647 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 648 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 649 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 650 },
27cd7769
AD		 651 .copy = {
652 .blit = &r100_copy_blit,
653 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
654 .dma = &r200_copy_dma,
655 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
656 .copy = &r100_copy_blit,
657 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
658 },
9e6f3d02
AD		 659 .surface = {
660 .set_reg = r100_set_surface_reg,
661 .clear_reg = r100_clear_surface_reg,
662 },
901ea57d
AD		 663 .hpd = {
664 .init = &rs600_hpd_init,
665 .fini = &rs600_hpd_fini,
666 .sense = &rs600_hpd_sense,
667 .set_polarity = &rs600_hpd_set_polarity,
668 },
a02fa397
AD		 669 .pm = {
670 .misc = &rs600_pm_misc,
671 .prepare = &rs600_pm_prepare,
672 .finish = &rs600_pm_finish,
673 .init_profile = &r420_pm_init_profile,
674 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 675 .get_engine_clock = &radeon_atom_get_engine_clock,
676 .set_engine_clock = &radeon_atom_set_engine_clock,
677 .get_memory_clock = &radeon_atom_get_memory_clock,
678 .set_memory_clock = &radeon_atom_set_memory_clock,
679 .get_pcie_lanes = NULL,
680 .set_pcie_lanes = NULL,
681 .set_clock_gating = &radeon_atom_set_clock_gating,
a02fa397 682 },
0f9e006c 683 .pflip = {
0f9e006c 684 .page_flip = &rs600_page_flip,
157fa14d 685 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 686 },
48e7a5f1
DV		 687};
688
689static struct radeon_asic rs690_asic = {
690 .init = &rs690_init,
691 .fini = &rs690_fini,
692 .suspend = &rs690_suspend,
693 .resume = &rs690_resume,
694 .vga_set_state = &r100_vga_set_state,
90aca4d2 695 .asic_reset = &rs600_asic_reset,
124764f1 696 .mmio_hdp_flush = NULL,
54e88e06
AD		 697 .gui_idle = &r100_gui_idle,
698 .mc_wait_for_idle = &rs690_mc_wait_for_idle,
c5b3b850
AD		 699 .gart = {
700 .tlb_flush = &rs400_gart_tlb_flush,
cb658906 701 .get_page_entry = &rs400_gart_get_page_entry,
c5b3b850
AD		 702 .set_page = &rs400_gart_set_page,
703 },
4c87bc26 704 .ring = {
76a0df85 705 [RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring
4c87bc26 706 },
b35ea4ab
AD		 707 .irq = {
708 .set = &rs600_irq_set,
709 .process = &rs600_irq_process,
710 },
c79a49ca
AD		 711 .display = {
712 .get_vblank_counter = &rs600_get_vblank_counter,
713 .bandwidth_update = &rs690_bandwidth_update,
714 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 715 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 716 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 717 },
27cd7769
AD		 718 .copy = {
719 .blit = &r100_copy_blit,
720 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
721 .dma = &r200_copy_dma,
722 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
723 .copy = &r200_copy_dma,
724 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
725 },
9e6f3d02
AD		 726 .surface = {
727 .set_reg = r100_set_surface_reg,
728 .clear_reg = r100_clear_surface_reg,
729 },
901ea57d
AD		 730 .hpd = {
731 .init = &rs600_hpd_init,
732 .fini = &rs600_hpd_fini,
733 .sense = &rs600_hpd_sense,
734 .set_polarity = &rs600_hpd_set_polarity,
735 },
a02fa397
AD		 736 .pm = {
737 .misc = &rs600_pm_misc,
738 .prepare = &rs600_pm_prepare,
739 .finish = &rs600_pm_finish,
740 .init_profile = &r420_pm_init_profile,
741 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 742 .get_engine_clock = &radeon_atom_get_engine_clock,
743 .set_engine_clock = &radeon_atom_set_engine_clock,
744 .get_memory_clock = &radeon_atom_get_memory_clock,
745 .set_memory_clock = &radeon_atom_set_memory_clock,
746 .get_pcie_lanes = NULL,
747 .set_pcie_lanes = NULL,
748 .set_clock_gating = &radeon_atom_set_clock_gating,
a02fa397 749 },
0f9e006c 750 .pflip = {
0f9e006c 751 .page_flip = &rs600_page_flip,
157fa14d 752 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 753 },
48e7a5f1
DV		 754};
755
756static struct radeon_asic rv515_asic = {
757 .init = &rv515_init,
758 .fini = &rv515_fini,
759 .suspend = &rv515_suspend,
760 .resume = &rv515_resume,
761 .vga_set_state = &r100_vga_set_state,
90aca4d2 762 .asic_reset = &rs600_asic_reset,
124764f1 763 .mmio_hdp_flush = NULL,
54e88e06
AD		 764 .gui_idle = &r100_gui_idle,
765 .mc_wait_for_idle = &rv515_mc_wait_for_idle,
c5b3b850
AD		 766 .gart = {
767 .tlb_flush = &rv370_pcie_gart_tlb_flush,
cb658906 768 .get_page_entry = &rv370_pcie_gart_get_page_entry,
c5b3b850
AD		 769 .set_page = &rv370_pcie_gart_set_page,
770 },
4c87bc26 771 .ring = {
d8a74e18 772 [RADEON_RING_TYPE_GFX_INDEX] = &rv515_gfx_ring
4c87bc26 773 },
b35ea4ab
AD		 774 .irq = {
775 .set = &rs600_irq_set,
776 .process = &rs600_irq_process,
777 },
c79a49ca
AD		 778 .display = {
779 .get_vblank_counter = &rs600_get_vblank_counter,
780 .bandwidth_update = &rv515_bandwidth_update,
781 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 782 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 783 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 784 },
27cd7769
AD		 785 .copy = {
786 .blit = &r100_copy_blit,
787 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
788 .dma = &r200_copy_dma,
789 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
790 .copy = &r100_copy_blit,
791 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
792 },
9e6f3d02
AD		 793 .surface = {
794 .set_reg = r100_set_surface_reg,
795 .clear_reg = r100_clear_surface_reg,
796 },
901ea57d
AD		 797 .hpd = {
798 .init = &rs600_hpd_init,
799 .fini = &rs600_hpd_fini,
800 .sense = &rs600_hpd_sense,
801 .set_polarity = &rs600_hpd_set_polarity,
802 },
a02fa397
AD		 803 .pm = {
804 .misc = &rs600_pm_misc,
805 .prepare = &rs600_pm_prepare,
806 .finish = &rs600_pm_finish,
807 .init_profile = &r420_pm_init_profile,
808 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 809 .get_engine_clock = &radeon_atom_get_engine_clock,
810 .set_engine_clock = &radeon_atom_set_engine_clock,
811 .get_memory_clock = &radeon_atom_get_memory_clock,
812 .set_memory_clock = &radeon_atom_set_memory_clock,
813 .get_pcie_lanes = &rv370_get_pcie_lanes,
814 .set_pcie_lanes = &rv370_set_pcie_lanes,
815 .set_clock_gating = &radeon_atom_set_clock_gating,
a02fa397 816 },
0f9e006c 817 .pflip = {
0f9e006c 818 .page_flip = &rs600_page_flip,
157fa14d 819 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 820 },
48e7a5f1
DV		 821};
822
823static struct radeon_asic r520_asic = {
824 .init = &r520_init,
825 .fini = &rv515_fini,
826 .suspend = &rv515_suspend,
827 .resume = &r520_resume,
828 .vga_set_state = &r100_vga_set_state,
90aca4d2 829 .asic_reset = &rs600_asic_reset,
124764f1 830 .mmio_hdp_flush = NULL,
54e88e06
AD		 831 .gui_idle = &r100_gui_idle,
832 .mc_wait_for_idle = &r520_mc_wait_for_idle,
c5b3b850
AD		 833 .gart = {
834 .tlb_flush = &rv370_pcie_gart_tlb_flush,
cb658906 835 .get_page_entry = &rv370_pcie_gart_get_page_entry,
c5b3b850
AD		 836 .set_page = &rv370_pcie_gart_set_page,
837 },
4c87bc26 838 .ring = {
d8a74e18 839 [RADEON_RING_TYPE_GFX_INDEX] = &rv515_gfx_ring
4c87bc26 840 },
b35ea4ab
AD		 841 .irq = {
842 .set = &rs600_irq_set,
843 .process = &rs600_irq_process,
844 },
c79a49ca
AD		 845 .display = {
846 .bandwidth_update = &rv515_bandwidth_update,
847 .get_vblank_counter = &rs600_get_vblank_counter,
848 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 849 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 850 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 851 },
27cd7769
AD		 852 .copy = {
853 .blit = &r100_copy_blit,
854 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
855 .dma = &r200_copy_dma,
856 .dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
857 .copy = &r100_copy_blit,
858 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
859 },
9e6f3d02
AD		 860 .surface = {
861 .set_reg = r100_set_surface_reg,
862 .clear_reg = r100_clear_surface_reg,
863 },
901ea57d
AD		 864 .hpd = {
865 .init = &rs600_hpd_init,
866 .fini = &rs600_hpd_fini,
867 .sense = &rs600_hpd_sense,
868 .set_polarity = &rs600_hpd_set_polarity,
869 },
a02fa397
AD		 870 .pm = {
871 .misc = &rs600_pm_misc,
872 .prepare = &rs600_pm_prepare,
873 .finish = &rs600_pm_finish,
874 .init_profile = &r420_pm_init_profile,
875 .get_dynpm_state = &r100_pm_get_dynpm_state,
798bcf73
AD		 876 .get_engine_clock = &radeon_atom_get_engine_clock,
877 .set_engine_clock = &radeon_atom_set_engine_clock,
878 .get_memory_clock = &radeon_atom_get_memory_clock,
879 .set_memory_clock = &radeon_atom_set_memory_clock,
880 .get_pcie_lanes = &rv370_get_pcie_lanes,
881 .set_pcie_lanes = &rv370_set_pcie_lanes,
882 .set_clock_gating = &radeon_atom_set_clock_gating,
a02fa397 883 },
0f9e006c 884 .pflip = {
0f9e006c 885 .page_flip = &rs600_page_flip,
157fa14d 886 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 887 },
48e7a5f1
DV		 888};
889
76a0df85
CK		 890static struct radeon_asic_ring r600_gfx_ring = {
891 .ib_execute = &r600_ring_ib_execute,
892 .emit_fence = &r600_fence_ring_emit,
893 .emit_semaphore = &r600_semaphore_ring_emit,
894 .cs_parse = &r600_cs_parse,
895 .ring_test = &r600_ring_test,
896 .ib_test = &r600_ib_test,
897 .is_lockup = &r600_gfx_is_lockup,
ea31bf69
AD		 898 .get_rptr = &r600_gfx_get_rptr,
899 .get_wptr = &r600_gfx_get_wptr,
900 .set_wptr = &r600_gfx_set_wptr,
76a0df85
CK		 901};
902
903static struct radeon_asic_ring r600_dma_ring = {
904 .ib_execute = &r600_dma_ring_ib_execute,
905 .emit_fence = &r600_dma_fence_ring_emit,
906 .emit_semaphore = &r600_dma_semaphore_ring_emit,
907 .cs_parse = &r600_dma_cs_parse,
908 .ring_test = &r600_dma_ring_test,
909 .ib_test = &r600_dma_ib_test,
910 .is_lockup = &r600_dma_is_lockup,
2e1e6dad
CK		 911 .get_rptr = &r600_dma_get_rptr,
912 .get_wptr = &r600_dma_get_wptr,
913 .set_wptr = &r600_dma_set_wptr,
76a0df85
CK		 914};
915
48e7a5f1
DV		 916static struct radeon_asic r600_asic = {
917 .init = &r600_init,
918 .fini = &r600_fini,
919 .suspend = &r600_suspend,
920 .resume = &r600_resume,
48e7a5f1 921 .vga_set_state = &r600_vga_set_state,
a2d07b74 922 .asic_reset = &r600_asic_reset,
124764f1 923 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 924 .gui_idle = &r600_gui_idle,
925 .mc_wait_for_idle = &r600_mc_wait_for_idle,
454d2e2a 926 .get_xclk = &r600_get_xclk,
d0418894 927 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 928 .gart = {
929 .tlb_flush = &r600_pcie_gart_tlb_flush,
cb658906 930 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 931 .set_page = &rs600_gart_set_page,
932 },
4c87bc26 933 .ring = {
76a0df85
CK		 934 [RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring,
935 [R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring,
4c87bc26 936 },
b35ea4ab
AD		 937 .irq = {
938 .set = &r600_irq_set,
939 .process = &r600_irq_process,
940 },
c79a49ca
AD		 941 .display = {
942 .bandwidth_update = &rv515_bandwidth_update,
943 .get_vblank_counter = &rs600_get_vblank_counter,
944 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 945 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 946 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 947 },
27cd7769 948 .copy = {
8dddb993 949 .blit = &r600_copy_cpdma,
27cd7769 950 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
4d75658b
AD		 951 .dma = &r600_copy_dma,
952 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
bfea6a68 953 .copy = &r600_copy_cpdma,
aeea40cb 954 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
27cd7769 955 },
9e6f3d02
AD		 956 .surface = {
957 .set_reg = r600_set_surface_reg,
958 .clear_reg = r600_clear_surface_reg,
959 },
901ea57d
AD		 960 .hpd = {
961 .init = &r600_hpd_init,
962 .fini = &r600_hpd_fini,
963 .sense = &r600_hpd_sense,
964 .set_polarity = &r600_hpd_set_polarity,
965 },
a02fa397
AD		 966 .pm = {
967 .misc = &r600_pm_misc,
968 .prepare = &rs600_pm_prepare,
969 .finish = &rs600_pm_finish,
970 .init_profile = &r600_pm_init_profile,
971 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 972 .get_engine_clock = &radeon_atom_get_engine_clock,
973 .set_engine_clock = &radeon_atom_set_engine_clock,
974 .get_memory_clock = &radeon_atom_get_memory_clock,
975 .set_memory_clock = &radeon_atom_set_memory_clock,
976 .get_pcie_lanes = &r600_get_pcie_lanes,
977 .set_pcie_lanes = &r600_set_pcie_lanes,
978 .set_clock_gating = NULL,
6bd1c385 979 .get_temperature = &rv6xx_get_temp,
a02fa397 980 },
0f9e006c 981 .pflip = {
0f9e006c 982 .page_flip = &rs600_page_flip,
157fa14d 983 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 984 },
48e7a5f1
DV		 985};
986
856754c3
CK		 987static struct radeon_asic_ring rv6xx_uvd_ring = {
988 .ib_execute = &uvd_v1_0_ib_execute,
989 .emit_fence = &uvd_v1_0_fence_emit,
990 .emit_semaphore = &uvd_v1_0_semaphore_emit,
991 .cs_parse = &radeon_uvd_cs_parse,
992 .ring_test = &uvd_v1_0_ring_test,
993 .ib_test = &uvd_v1_0_ib_test,
994 .is_lockup = &radeon_ring_test_lockup,
995 .get_rptr = &uvd_v1_0_get_rptr,
996 .get_wptr = &uvd_v1_0_get_wptr,
997 .set_wptr = &uvd_v1_0_set_wptr,
998};
999
ca361b65
AD		 1000static struct radeon_asic rv6xx_asic = {
1001 .init = &r600_init,
1002 .fini = &r600_fini,
1003 .suspend = &r600_suspend,
1004 .resume = &r600_resume,
1005 .vga_set_state = &r600_vga_set_state,
1006 .asic_reset = &r600_asic_reset,
124764f1 1007 .mmio_hdp_flush = r600_mmio_hdp_flush,
ca361b65
AD		 1008 .gui_idle = &r600_gui_idle,
1009 .mc_wait_for_idle = &r600_mc_wait_for_idle,
1010 .get_xclk = &r600_get_xclk,
1011 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
1012 .gart = {
1013 .tlb_flush = &r600_pcie_gart_tlb_flush,
cb658906 1014 .get_page_entry = &rs600_gart_get_page_entry,
ca361b65
AD		 1015 .set_page = &rs600_gart_set_page,
1016 },
1017 .ring = {
76a0df85
CK		 1018 [RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring,
1019 [R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring,
856754c3 1020 [R600_RING_TYPE_UVD_INDEX] = &rv6xx_uvd_ring,
ca361b65
AD		 1021 },
1022 .irq = {
1023 .set = &r600_irq_set,
1024 .process = &r600_irq_process,
1025 },
1026 .display = {
1027 .bandwidth_update = &rv515_bandwidth_update,
1028 .get_vblank_counter = &rs600_get_vblank_counter,
1029 .wait_for_vblank = &avivo_wait_for_vblank,
1030 .set_backlight_level = &atombios_set_backlight_level,
1031 .get_backlight_level = &atombios_get_backlight_level,
1032 },
1033 .copy = {
8dddb993 1034 .blit = &r600_copy_cpdma,
ca361b65
AD		 1035 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
1036 .dma = &r600_copy_dma,
1037 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
bfea6a68 1038 .copy = &r600_copy_cpdma,
aeea40cb 1039 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
ca361b65
AD		 1040 },
1041 .surface = {
1042 .set_reg = r600_set_surface_reg,
1043 .clear_reg = r600_clear_surface_reg,
1044 },
1045 .hpd = {
1046 .init = &r600_hpd_init,
1047 .fini = &r600_hpd_fini,
1048 .sense = &r600_hpd_sense,
1049 .set_polarity = &r600_hpd_set_polarity,
1050 },
1051 .pm = {
1052 .misc = &r600_pm_misc,
1053 .prepare = &rs600_pm_prepare,
1054 .finish = &rs600_pm_finish,
1055 .init_profile = &r600_pm_init_profile,
1056 .get_dynpm_state = &r600_pm_get_dynpm_state,
1057 .get_engine_clock = &radeon_atom_get_engine_clock,
1058 .set_engine_clock = &radeon_atom_set_engine_clock,
1059 .get_memory_clock = &radeon_atom_get_memory_clock,
1060 .set_memory_clock = &radeon_atom_set_memory_clock,
1061 .get_pcie_lanes = &r600_get_pcie_lanes,
1062 .set_pcie_lanes = &r600_set_pcie_lanes,
1063 .set_clock_gating = NULL,
1064 .get_temperature = &rv6xx_get_temp,
1b9ba70a 1065 .set_uvd_clocks = &r600_set_uvd_clocks,
ca361b65 1066 },
4a6369e9
AD		 1067 .dpm = {
1068 .init = &rv6xx_dpm_init,
1069 .setup_asic = &rv6xx_setup_asic,
1070 .enable = &rv6xx_dpm_enable,
a4643ba3 1071 .late_enable = &r600_dpm_late_enable,
4a6369e9 1072 .disable = &rv6xx_dpm_disable,
98243917 1073 .pre_set_power_state = &r600_dpm_pre_set_power_state,
4a6369e9 1074 .set_power_state = &rv6xx_dpm_set_power_state,
98243917 1075 .post_set_power_state = &r600_dpm_post_set_power_state,
4a6369e9
AD		 1076 .display_configuration_changed = &rv6xx_dpm_display_configuration_changed,
1077 .fini = &rv6xx_dpm_fini,
1078 .get_sclk = &rv6xx_dpm_get_sclk,
1079 .get_mclk = &rv6xx_dpm_get_mclk,
1080 .print_power_state = &rv6xx_dpm_print_power_state,
242916a5 1081 .debugfs_print_current_performance_level = &rv6xx_dpm_debugfs_print_current_performance_level,
f4f85a8c 1082 .force_performance_level = &rv6xx_dpm_force_performance_level,
d0a04d3b
AD		 1083 .get_current_sclk = &rv6xx_dpm_get_current_sclk,
1084 .get_current_mclk = &rv6xx_dpm_get_current_mclk,
4a6369e9 1085 },
ca361b65 1086 .pflip = {
ca361b65 1087 .page_flip = &rs600_page_flip,
157fa14d 1088 .page_flip_pending = &rs600_page_flip_pending,
ca361b65
AD		 1089 },
1090};
1091
f47299c5
AD		 1092static struct radeon_asic rs780_asic = {
1093 .init = &r600_init,
1094 .fini = &r600_fini,
1095 .suspend = &r600_suspend,
1096 .resume = &r600_resume,
f47299c5 1097 .vga_set_state = &r600_vga_set_state,
a2d07b74 1098 .asic_reset = &r600_asic_reset,
124764f1 1099 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1100 .gui_idle = &r600_gui_idle,
1101 .mc_wait_for_idle = &r600_mc_wait_for_idle,
454d2e2a 1102 .get_xclk = &r600_get_xclk,
d0418894 1103 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1104 .gart = {
1105 .tlb_flush = &r600_pcie_gart_tlb_flush,
cb658906 1106 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1107 .set_page = &rs600_gart_set_page,
1108 },
4c87bc26 1109 .ring = {
76a0df85
CK		 1110 [RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring,
1111 [R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring,
856754c3 1112 [R600_RING_TYPE_UVD_INDEX] = &rv6xx_uvd_ring,
4c87bc26 1113 },
b35ea4ab
AD		 1114 .irq = {
1115 .set = &r600_irq_set,
1116 .process = &r600_irq_process,
1117 },
c79a49ca
AD		 1118 .display = {
1119 .bandwidth_update = &rs690_bandwidth_update,
1120 .get_vblank_counter = &rs600_get_vblank_counter,
1121 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 1122 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1123 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1124 },
27cd7769 1125 .copy = {
8dddb993 1126 .blit = &r600_copy_cpdma,
27cd7769 1127 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
4d75658b
AD		 1128 .dma = &r600_copy_dma,
1129 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
bfea6a68 1130 .copy = &r600_copy_cpdma,
aeea40cb 1131 .copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
27cd7769 1132 },
9e6f3d02
AD		 1133 .surface = {
1134 .set_reg = r600_set_surface_reg,
1135 .clear_reg = r600_clear_surface_reg,
1136 },
901ea57d
AD		 1137 .hpd = {
1138 .init = &r600_hpd_init,
1139 .fini = &r600_hpd_fini,
1140 .sense = &r600_hpd_sense,
1141 .set_polarity = &r600_hpd_set_polarity,
1142 },
a02fa397
AD		 1143 .pm = {
1144 .misc = &r600_pm_misc,
1145 .prepare = &rs600_pm_prepare,
1146 .finish = &rs600_pm_finish,
1147 .init_profile = &rs780_pm_init_profile,
1148 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1149 .get_engine_clock = &radeon_atom_get_engine_clock,
1150 .set_engine_clock = &radeon_atom_set_engine_clock,
1151 .get_memory_clock = NULL,
1152 .set_memory_clock = NULL,
1153 .get_pcie_lanes = NULL,
1154 .set_pcie_lanes = NULL,
1155 .set_clock_gating = NULL,
6bd1c385 1156 .get_temperature = &rv6xx_get_temp,
1b9ba70a 1157 .set_uvd_clocks = &r600_set_uvd_clocks,
a02fa397 1158 },
9d67006e
AD		 1159 .dpm = {
1160 .init = &rs780_dpm_init,
1161 .setup_asic = &rs780_dpm_setup_asic,
1162 .enable = &rs780_dpm_enable,
a4643ba3 1163 .late_enable = &r600_dpm_late_enable,
9d67006e 1164 .disable = &rs780_dpm_disable,
98243917 1165 .pre_set_power_state = &r600_dpm_pre_set_power_state,
9d67006e 1166 .set_power_state = &rs780_dpm_set_power_state,
98243917 1167 .post_set_power_state = &r600_dpm_post_set_power_state,
9d67006e
AD		 1168 .display_configuration_changed = &rs780_dpm_display_configuration_changed,
1169 .fini = &rs780_dpm_fini,
1170 .get_sclk = &rs780_dpm_get_sclk,
1171 .get_mclk = &rs780_dpm_get_mclk,
1172 .print_power_state = &rs780_dpm_print_power_state,
444bddc4 1173 .debugfs_print_current_performance_level = &rs780_dpm_debugfs_print_current_performance_level,
63580c3e 1174 .force_performance_level = &rs780_dpm_force_performance_level,
3c94566c
AD		 1175 .get_current_sclk = &rs780_dpm_get_current_sclk,
1176 .get_current_mclk = &rs780_dpm_get_current_mclk,
9d67006e 1177 },
0f9e006c 1178 .pflip = {
0f9e006c 1179 .page_flip = &rs600_page_flip,
157fa14d 1180 .page_flip_pending = &rs600_page_flip_pending,
0f9e006c 1181 },
f47299c5
AD		 1182};
1183
76a0df85 1184static struct radeon_asic_ring rv770_uvd_ring = {
e409b128
CK		 1185 .ib_execute = &uvd_v1_0_ib_execute,
1186 .emit_fence = &uvd_v2_2_fence_emit,
1187 .emit_semaphore = &uvd_v1_0_semaphore_emit,
76a0df85 1188 .cs_parse = &radeon_uvd_cs_parse,
e409b128
CK		 1189 .ring_test = &uvd_v1_0_ring_test,
1190 .ib_test = &uvd_v1_0_ib_test,
76a0df85 1191 .is_lockup = &radeon_ring_test_lockup,
e409b128
CK		 1192 .get_rptr = &uvd_v1_0_get_rptr,
1193 .get_wptr = &uvd_v1_0_get_wptr,
1194 .set_wptr = &uvd_v1_0_set_wptr,
76a0df85
CK		 1195};
1196
48e7a5f1
DV		 1197static struct radeon_asic rv770_asic = {
1198 .init = &rv770_init,
1199 .fini = &rv770_fini,
1200 .suspend = &rv770_suspend,
1201 .resume = &rv770_resume,
a2d07b74 1202 .asic_reset = &r600_asic_reset,
48e7a5f1 1203 .vga_set_state = &r600_vga_set_state,
124764f1 1204 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1205 .gui_idle = &r600_gui_idle,
1206 .mc_wait_for_idle = &r600_mc_wait_for_idle,
454d2e2a 1207 .get_xclk = &rv770_get_xclk,
d0418894 1208 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1209 .gart = {
1210 .tlb_flush = &r600_pcie_gart_tlb_flush,
cb658906 1211 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1212 .set_page = &rs600_gart_set_page,
1213 },
4c87bc26 1214 .ring = {
76a0df85
CK		 1215 [RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring,
1216 [R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring,
1217 [R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring,
4c87bc26 1218 },
b35ea4ab
AD		 1219 .irq = {
1220 .set = &r600_irq_set,
1221 .process = &r600_irq_process,
1222 },
c79a49ca
AD		 1223 .display = {
1224 .bandwidth_update = &rv515_bandwidth_update,
1225 .get_vblank_counter = &rs600_get_vblank_counter,
1226 .wait_for_vblank = &avivo_wait_for_vblank,
37e9b6a6 1227 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1228 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1229 },
27cd7769 1230 .copy = {
8dddb993 1231 .blit = &r600_copy_cpdma,
27cd7769 1232 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
43fb7787 1233 .dma = &rv770_copy_dma,
4d75658b 1234 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
43fb7787 1235 .copy = &rv770_copy_dma,
2d6cc729 1236 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
27cd7769 1237 },
9e6f3d02
AD		 1238 .surface = {
1239 .set_reg = r600_set_surface_reg,
1240 .clear_reg = r600_clear_surface_reg,
1241 },
901ea57d
AD		 1242 .hpd = {
1243 .init = &r600_hpd_init,
1244 .fini = &r600_hpd_fini,
1245 .sense = &r600_hpd_sense,
1246 .set_polarity = &r600_hpd_set_polarity,
1247 },
a02fa397
AD		 1248 .pm = {
1249 .misc = &rv770_pm_misc,
1250 .prepare = &rs600_pm_prepare,
1251 .finish = &rs600_pm_finish,
1252 .init_profile = &r600_pm_init_profile,
1253 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1254 .get_engine_clock = &radeon_atom_get_engine_clock,
1255 .set_engine_clock = &radeon_atom_set_engine_clock,
1256 .get_memory_clock = &radeon_atom_get_memory_clock,
1257 .set_memory_clock = &radeon_atom_set_memory_clock,
1258 .get_pcie_lanes = &r600_get_pcie_lanes,
1259 .set_pcie_lanes = &r600_set_pcie_lanes,
1260 .set_clock_gating = &radeon_atom_set_clock_gating,
ef0e6e65 1261 .set_uvd_clocks = &rv770_set_uvd_clocks,
6bd1c385 1262 .get_temperature = &rv770_get_temp,
a02fa397 1263 },
66229b20
AD		 1264 .dpm = {
1265 .init = &rv770_dpm_init,
1266 .setup_asic = &rv770_dpm_setup_asic,
1267 .enable = &rv770_dpm_enable,
a3f11245 1268 .late_enable = &rv770_dpm_late_enable,
66229b20 1269 .disable = &rv770_dpm_disable,
98243917 1270 .pre_set_power_state = &r600_dpm_pre_set_power_state,
66229b20 1271 .set_power_state = &rv770_dpm_set_power_state,
98243917 1272 .post_set_power_state = &r600_dpm_post_set_power_state,
66229b20
AD		 1273 .display_configuration_changed = &rv770_dpm_display_configuration_changed,
1274 .fini = &rv770_dpm_fini,
1275 .get_sclk = &rv770_dpm_get_sclk,
1276 .get_mclk = &rv770_dpm_get_mclk,
1277 .print_power_state = &rv770_dpm_print_power_state,
bd210d11 1278 .debugfs_print_current_performance_level = &rv770_dpm_debugfs_print_current_performance_level,
8b5e6b7f 1279 .force_performance_level = &rv770_dpm_force_performance_level,
b06195d9 1280 .vblank_too_short = &rv770_dpm_vblank_too_short,
296deb71
AD		 1281 .get_current_sclk = &rv770_dpm_get_current_sclk,
1282 .get_current_mclk = &rv770_dpm_get_current_mclk,
66229b20 1283 },
0f9e006c 1284 .pflip = {
0f9e006c 1285 .page_flip = &rv770_page_flip,
157fa14d 1286 .page_flip_pending = &rv770_page_flip_pending,
0f9e006c 1287 },
48e7a5f1
DV		 1288};
1289
76a0df85
CK		 1290static struct radeon_asic_ring evergreen_gfx_ring = {
1291 .ib_execute = &evergreen_ring_ib_execute,
1292 .emit_fence = &r600_fence_ring_emit,
1293 .emit_semaphore = &r600_semaphore_ring_emit,
1294 .cs_parse = &evergreen_cs_parse,
1295 .ring_test = &r600_ring_test,
1296 .ib_test = &r600_ib_test,
1297 .is_lockup = &evergreen_gfx_is_lockup,
ea31bf69
AD		 1298 .get_rptr = &r600_gfx_get_rptr,
1299 .get_wptr = &r600_gfx_get_wptr,
1300 .set_wptr = &r600_gfx_set_wptr,
76a0df85
CK		 1301};
1302
1303static struct radeon_asic_ring evergreen_dma_ring = {
1304 .ib_execute = &evergreen_dma_ring_ib_execute,
1305 .emit_fence = &evergreen_dma_fence_ring_emit,
1306 .emit_semaphore = &r600_dma_semaphore_ring_emit,
1307 .cs_parse = &evergreen_dma_cs_parse,
1308 .ring_test = &r600_dma_ring_test,
1309 .ib_test = &r600_dma_ib_test,
1310 .is_lockup = &evergreen_dma_is_lockup,
2e1e6dad
CK		 1311 .get_rptr = &r600_dma_get_rptr,
1312 .get_wptr = &r600_dma_get_wptr,
1313 .set_wptr = &r600_dma_set_wptr,
76a0df85
CK		 1314};
1315
48e7a5f1
DV		 1316static struct radeon_asic evergreen_asic = {
1317 .init = &evergreen_init,
1318 .fini = &evergreen_fini,
1319 .suspend = &evergreen_suspend,
1320 .resume = &evergreen_resume,
a2d07b74 1321 .asic_reset = &evergreen_asic_reset,
48e7a5f1 1322 .vga_set_state = &r600_vga_set_state,
124764f1 1323 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1324 .gui_idle = &r600_gui_idle,
1325 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1326 .get_xclk = &rv770_get_xclk,
d0418894 1327 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1328 .gart = {
1329 .tlb_flush = &evergreen_pcie_gart_tlb_flush,
cb658906 1330 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1331 .set_page = &rs600_gart_set_page,
1332 },
4c87bc26 1333 .ring = {
76a0df85
CK		 1334 [RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring,
1335 [R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring,
1336 [R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring,
4c87bc26 1337 },
b35ea4ab
AD		 1338 .irq = {
1339 .set = &evergreen_irq_set,
1340 .process = &evergreen_irq_process,
1341 },
c79a49ca
AD		 1342 .display = {
1343 .bandwidth_update = &evergreen_bandwidth_update,
1344 .get_vblank_counter = &evergreen_get_vblank_counter,
1345 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1346 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1347 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1348 },
27cd7769 1349 .copy = {
8dddb993 1350 .blit = &r600_copy_cpdma,
27cd7769 1351 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
233d1ad5
AD		 1352 .dma = &evergreen_copy_dma,
1353 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1354 .copy = &evergreen_copy_dma,
1355 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
27cd7769 1356 },
9e6f3d02
AD		 1357 .surface = {
1358 .set_reg = r600_set_surface_reg,
1359 .clear_reg = r600_clear_surface_reg,
1360 },
901ea57d
AD		 1361 .hpd = {
1362 .init = &evergreen_hpd_init,
1363 .fini = &evergreen_hpd_fini,
1364 .sense = &evergreen_hpd_sense,
1365 .set_polarity = &evergreen_hpd_set_polarity,
1366 },
a02fa397
AD		 1367 .pm = {
1368 .misc = &evergreen_pm_misc,
1369 .prepare = &evergreen_pm_prepare,
1370 .finish = &evergreen_pm_finish,
1371 .init_profile = &r600_pm_init_profile,
1372 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1373 .get_engine_clock = &radeon_atom_get_engine_clock,
1374 .set_engine_clock = &radeon_atom_set_engine_clock,
1375 .get_memory_clock = &radeon_atom_get_memory_clock,
1376 .set_memory_clock = &radeon_atom_set_memory_clock,
1377 .get_pcie_lanes = &r600_get_pcie_lanes,
1378 .set_pcie_lanes = &r600_set_pcie_lanes,
1379 .set_clock_gating = NULL,
a8b4925c 1380 .set_uvd_clocks = &evergreen_set_uvd_clocks,
6bd1c385 1381 .get_temperature = &evergreen_get_temp,
a02fa397 1382 },
dc50ba7f
AD		 1383 .dpm = {
1384 .init = &cypress_dpm_init,
1385 .setup_asic = &cypress_dpm_setup_asic,
1386 .enable = &cypress_dpm_enable,
a3f11245 1387 .late_enable = &rv770_dpm_late_enable,
dc50ba7f 1388 .disable = &cypress_dpm_disable,
98243917 1389 .pre_set_power_state = &r600_dpm_pre_set_power_state,
dc50ba7f 1390 .set_power_state = &cypress_dpm_set_power_state,
98243917 1391 .post_set_power_state = &r600_dpm_post_set_power_state,
dc50ba7f
AD		 1392 .display_configuration_changed = &cypress_dpm_display_configuration_changed,
1393 .fini = &cypress_dpm_fini,
1394 .get_sclk = &rv770_dpm_get_sclk,
1395 .get_mclk = &rv770_dpm_get_mclk,
1396 .print_power_state = &rv770_dpm_print_power_state,
bd210d11 1397 .debugfs_print_current_performance_level = &rv770_dpm_debugfs_print_current_performance_level,
8b5e6b7f 1398 .force_performance_level = &rv770_dpm_force_performance_level,
d0b54bdc 1399 .vblank_too_short = &cypress_dpm_vblank_too_short,
296deb71
AD		 1400 .get_current_sclk = &rv770_dpm_get_current_sclk,
1401 .get_current_mclk = &rv770_dpm_get_current_mclk,
dc50ba7f 1402 },
0f9e006c 1403 .pflip = {
0f9e006c 1404 .page_flip = &evergreen_page_flip,
157fa14d 1405 .page_flip_pending = &evergreen_page_flip_pending,
0f9e006c 1406 },
48e7a5f1
DV		 1407};
1408
958261d1
AD		 1409static struct radeon_asic sumo_asic = {
1410 .init = &evergreen_init,
1411 .fini = &evergreen_fini,
1412 .suspend = &evergreen_suspend,
1413 .resume = &evergreen_resume,
958261d1
AD		 1414 .asic_reset = &evergreen_asic_reset,
1415 .vga_set_state = &r600_vga_set_state,
124764f1 1416 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1417 .gui_idle = &r600_gui_idle,
1418 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1419 .get_xclk = &r600_get_xclk,
d0418894 1420 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1421 .gart = {
1422 .tlb_flush = &evergreen_pcie_gart_tlb_flush,
cb658906 1423 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1424 .set_page = &rs600_gart_set_page,
1425 },
4c87bc26 1426 .ring = {
76a0df85
CK		 1427 [RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring,
1428 [R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring,
1429 [R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring,
4c87bc26 1430 },
b35ea4ab
AD		 1431 .irq = {
1432 .set = &evergreen_irq_set,
1433 .process = &evergreen_irq_process,
1434 },
c79a49ca
AD		 1435 .display = {
1436 .bandwidth_update = &evergreen_bandwidth_update,
1437 .get_vblank_counter = &evergreen_get_vblank_counter,
1438 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1439 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1440 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1441 },
27cd7769 1442 .copy = {
8dddb993 1443 .blit = &r600_copy_cpdma,
27cd7769 1444 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
233d1ad5
AD		 1445 .dma = &evergreen_copy_dma,
1446 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1447 .copy = &evergreen_copy_dma,
1448 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
27cd7769 1449 },
9e6f3d02
AD		 1450 .surface = {
1451 .set_reg = r600_set_surface_reg,
1452 .clear_reg = r600_clear_surface_reg,
1453 },
901ea57d
AD		 1454 .hpd = {
1455 .init = &evergreen_hpd_init,
1456 .fini = &evergreen_hpd_fini,
1457 .sense = &evergreen_hpd_sense,
1458 .set_polarity = &evergreen_hpd_set_polarity,
1459 },
a02fa397
AD		 1460 .pm = {
1461 .misc = &evergreen_pm_misc,
1462 .prepare = &evergreen_pm_prepare,
1463 .finish = &evergreen_pm_finish,
1464 .init_profile = &sumo_pm_init_profile,
1465 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1466 .get_engine_clock = &radeon_atom_get_engine_clock,
1467 .set_engine_clock = &radeon_atom_set_engine_clock,
1468 .get_memory_clock = NULL,
1469 .set_memory_clock = NULL,
1470 .get_pcie_lanes = NULL,
1471 .set_pcie_lanes = NULL,
1472 .set_clock_gating = NULL,
23d33ba3 1473 .set_uvd_clocks = &sumo_set_uvd_clocks,
6bd1c385 1474 .get_temperature = &sumo_get_temp,
a02fa397 1475 },
80ea2c12
AD		 1476 .dpm = {
1477 .init = &sumo_dpm_init,
1478 .setup_asic = &sumo_dpm_setup_asic,
1479 .enable = &sumo_dpm_enable,
14ec9fab 1480 .late_enable = &sumo_dpm_late_enable,
80ea2c12 1481 .disable = &sumo_dpm_disable,
422a56bc 1482 .pre_set_power_state = &sumo_dpm_pre_set_power_state,
80ea2c12 1483 .set_power_state = &sumo_dpm_set_power_state,
422a56bc 1484 .post_set_power_state = &sumo_dpm_post_set_power_state,
80ea2c12
AD		 1485 .display_configuration_changed = &sumo_dpm_display_configuration_changed,
1486 .fini = &sumo_dpm_fini,
1487 .get_sclk = &sumo_dpm_get_sclk,
1488 .get_mclk = &sumo_dpm_get_mclk,
1489 .print_power_state = &sumo_dpm_print_power_state,
fb70160c 1490 .debugfs_print_current_performance_level = &sumo_dpm_debugfs_print_current_performance_level,
5d5e5591 1491 .force_performance_level = &sumo_dpm_force_performance_level,
80ea2c12 1492 },
0f9e006c 1493 .pflip = {
0f9e006c 1494 .page_flip = &evergreen_page_flip,
157fa14d 1495 .page_flip_pending = &evergreen_page_flip_pending,
0f9e006c 1496 },
958261d1
AD		 1497};
1498
a43b7665
AD		 1499static struct radeon_asic btc_asic = {
1500 .init = &evergreen_init,
1501 .fini = &evergreen_fini,
1502 .suspend = &evergreen_suspend,
1503 .resume = &evergreen_resume,
a43b7665
AD		 1504 .asic_reset = &evergreen_asic_reset,
1505 .vga_set_state = &r600_vga_set_state,
124764f1 1506 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1507 .gui_idle = &r600_gui_idle,
1508 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1509 .get_xclk = &rv770_get_xclk,
d0418894 1510 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1511 .gart = {
1512 .tlb_flush = &evergreen_pcie_gart_tlb_flush,
cb658906 1513 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1514 .set_page = &rs600_gart_set_page,
1515 },
4c87bc26 1516 .ring = {
76a0df85
CK		 1517 [RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring,
1518 [R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring,
1519 [R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring,
4c87bc26 1520 },
b35ea4ab
AD		 1521 .irq = {
1522 .set = &evergreen_irq_set,
1523 .process = &evergreen_irq_process,
1524 },
c79a49ca
AD		 1525 .display = {
1526 .bandwidth_update = &evergreen_bandwidth_update,
1527 .get_vblank_counter = &evergreen_get_vblank_counter,
1528 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1529 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1530 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1531 },
27cd7769 1532 .copy = {
8dddb993 1533 .blit = &r600_copy_cpdma,
27cd7769 1534 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
233d1ad5
AD		 1535 .dma = &evergreen_copy_dma,
1536 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1537 .copy = &evergreen_copy_dma,
1538 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
27cd7769 1539 },
9e6f3d02
AD		 1540 .surface = {
1541 .set_reg = r600_set_surface_reg,
1542 .clear_reg = r600_clear_surface_reg,
1543 },
901ea57d
AD		 1544 .hpd = {
1545 .init = &evergreen_hpd_init,
1546 .fini = &evergreen_hpd_fini,
1547 .sense = &evergreen_hpd_sense,
1548 .set_polarity = &evergreen_hpd_set_polarity,
1549 },
a02fa397
AD		 1550 .pm = {
1551 .misc = &evergreen_pm_misc,
1552 .prepare = &evergreen_pm_prepare,
1553 .finish = &evergreen_pm_finish,
27810fb2 1554 .init_profile = &btc_pm_init_profile,
a02fa397 1555 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1556 .get_engine_clock = &radeon_atom_get_engine_clock,
1557 .set_engine_clock = &radeon_atom_set_engine_clock,
1558 .get_memory_clock = &radeon_atom_get_memory_clock,
1559 .set_memory_clock = &radeon_atom_set_memory_clock,
55b615ae
AD		 1560 .get_pcie_lanes = &r600_get_pcie_lanes,
1561 .set_pcie_lanes = &r600_set_pcie_lanes,
798bcf73 1562 .set_clock_gating = NULL,
a8b4925c 1563 .set_uvd_clocks = &evergreen_set_uvd_clocks,
6bd1c385 1564 .get_temperature = &evergreen_get_temp,
a02fa397 1565 },
6596afd4
AD		 1566 .dpm = {
1567 .init = &btc_dpm_init,
1568 .setup_asic = &btc_dpm_setup_asic,
1569 .enable = &btc_dpm_enable,
a3f11245 1570 .late_enable = &rv770_dpm_late_enable,
6596afd4 1571 .disable = &btc_dpm_disable,
e8a9539f 1572 .pre_set_power_state = &btc_dpm_pre_set_power_state,
6596afd4 1573 .set_power_state = &btc_dpm_set_power_state,
e8a9539f 1574 .post_set_power_state = &btc_dpm_post_set_power_state,
6596afd4
AD		 1575 .display_configuration_changed = &cypress_dpm_display_configuration_changed,
1576 .fini = &btc_dpm_fini,
e8a9539f
AD		 1577 .get_sclk = &btc_dpm_get_sclk,
1578 .get_mclk = &btc_dpm_get_mclk,
6596afd4 1579 .print_power_state = &rv770_dpm_print_power_state,
9f3f63f2 1580 .debugfs_print_current_performance_level = &btc_dpm_debugfs_print_current_performance_level,
8b5e6b7f 1581 .force_performance_level = &rv770_dpm_force_performance_level,
a84301c6 1582 .vblank_too_short = &btc_dpm_vblank_too_short,
99550ee9
AD		 1583 .get_current_sclk = &btc_dpm_get_current_sclk,
1584 .get_current_mclk = &btc_dpm_get_current_mclk,
6596afd4 1585 },
0f9e006c 1586 .pflip = {
0f9e006c 1587 .page_flip = &evergreen_page_flip,
157fa14d 1588 .page_flip_pending = &evergreen_page_flip_pending,
0f9e006c 1589 },
a43b7665
AD		 1590};
1591
76a0df85
CK		 1592static struct radeon_asic_ring cayman_gfx_ring = {
1593 .ib_execute = &cayman_ring_ib_execute,
1594 .ib_parse = &evergreen_ib_parse,
1595 .emit_fence = &cayman_fence_ring_emit,
1596 .emit_semaphore = &r600_semaphore_ring_emit,
1597 .cs_parse = &evergreen_cs_parse,
1598 .ring_test = &r600_ring_test,
1599 .ib_test = &r600_ib_test,
1600 .is_lockup = &cayman_gfx_is_lockup,
1601 .vm_flush = &cayman_vm_flush,
ea31bf69
AD		 1602 .get_rptr = &cayman_gfx_get_rptr,
1603 .get_wptr = &cayman_gfx_get_wptr,
1604 .set_wptr = &cayman_gfx_set_wptr,
76a0df85
CK		 1605};
1606
1607static struct radeon_asic_ring cayman_dma_ring = {
1608 .ib_execute = &cayman_dma_ring_ib_execute,
1609 .ib_parse = &evergreen_dma_ib_parse,
1610 .emit_fence = &evergreen_dma_fence_ring_emit,
1611 .emit_semaphore = &r600_dma_semaphore_ring_emit,
1612 .cs_parse = &evergreen_dma_cs_parse,
1613 .ring_test = &r600_dma_ring_test,
1614 .ib_test = &r600_dma_ib_test,
1615 .is_lockup = &cayman_dma_is_lockup,
1616 .vm_flush = &cayman_dma_vm_flush,
ea31bf69
AD		 1617 .get_rptr = &cayman_dma_get_rptr,
1618 .get_wptr = &cayman_dma_get_wptr,
1619 .set_wptr = &cayman_dma_set_wptr
76a0df85
CK		 1620};
1621
1622static struct radeon_asic_ring cayman_uvd_ring = {
e409b128
CK		 1623 .ib_execute = &uvd_v1_0_ib_execute,
1624 .emit_fence = &uvd_v2_2_fence_emit,
1625 .emit_semaphore = &uvd_v3_1_semaphore_emit,
76a0df85 1626 .cs_parse = &radeon_uvd_cs_parse,
e409b128
CK		 1627 .ring_test = &uvd_v1_0_ring_test,
1628 .ib_test = &uvd_v1_0_ib_test,
76a0df85 1629 .is_lockup = &radeon_ring_test_lockup,
e409b128
CK		 1630 .get_rptr = &uvd_v1_0_get_rptr,
1631 .get_wptr = &uvd_v1_0_get_wptr,
1632 .set_wptr = &uvd_v1_0_set_wptr,
76a0df85
CK		 1633};
1634
e3487629
AD		 1635static struct radeon_asic cayman_asic = {
1636 .init = &cayman_init,
1637 .fini = &cayman_fini,
1638 .suspend = &cayman_suspend,
1639 .resume = &cayman_resume,
e3487629
AD		 1640 .asic_reset = &cayman_asic_reset,
1641 .vga_set_state = &r600_vga_set_state,
124764f1 1642 .mmio_hdp_flush = r600_mmio_hdp_flush,
54e88e06
AD		 1643 .gui_idle = &r600_gui_idle,
1644 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1645 .get_xclk = &rv770_get_xclk,
d0418894 1646 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
c5b3b850
AD		 1647 .gart = {
1648 .tlb_flush = &cayman_pcie_gart_tlb_flush,
cb658906 1649 .get_page_entry = &rs600_gart_get_page_entry,
c5b3b850
AD		 1650 .set_page = &rs600_gart_set_page,
1651 },
05b07147
CK		 1652 .vm = {
1653 .init = &cayman_vm_init,
1654 .fini = &cayman_vm_fini,
03f62abd
CK		 1655 .copy_pages = &cayman_dma_vm_copy_pages,
1656 .write_pages = &cayman_dma_vm_write_pages,
1657 .set_pages = &cayman_dma_vm_set_pages,
1658 .pad_ib = &cayman_dma_vm_pad_ib,
05b07147 1659 },
4c87bc26 1660 .ring = {
76a0df85
CK		 1661 [RADEON_RING_TYPE_GFX_INDEX] = &cayman_gfx_ring,
1662 [CAYMAN_RING_TYPE_CP1_INDEX] = &cayman_gfx_ring,
1663 [CAYMAN_RING_TYPE_CP2_INDEX] = &cayman_gfx_ring,
1664 [R600_RING_TYPE_DMA_INDEX] = &cayman_dma_ring,
1665 [CAYMAN_RING_TYPE_DMA1_INDEX] = &cayman_dma_ring,
1666 [R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring,
4c87bc26 1667 },
b35ea4ab
AD		 1668 .irq = {
1669 .set = &evergreen_irq_set,
1670 .process = &evergreen_irq_process,
1671 },
c79a49ca
AD		 1672 .display = {
1673 .bandwidth_update = &evergreen_bandwidth_update,
1674 .get_vblank_counter = &evergreen_get_vblank_counter,
1675 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1676 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1677 .get_backlight_level = &atombios_get_backlight_level,
c79a49ca 1678 },
27cd7769 1679 .copy = {
8dddb993 1680 .blit = &r600_copy_cpdma,
27cd7769 1681 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
f60cbd11
AD		 1682 .dma = &evergreen_copy_dma,
1683 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1684 .copy = &evergreen_copy_dma,
1685 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
27cd7769 1686 },
9e6f3d02
AD		 1687 .surface = {
1688 .set_reg = r600_set_surface_reg,
1689 .clear_reg = r600_clear_surface_reg,
1690 },
901ea57d
AD		 1691 .hpd = {
1692 .init = &evergreen_hpd_init,
1693 .fini = &evergreen_hpd_fini,
1694 .sense = &evergreen_hpd_sense,
1695 .set_polarity = &evergreen_hpd_set_polarity,
1696 },
a02fa397
AD		 1697 .pm = {
1698 .misc = &evergreen_pm_misc,
1699 .prepare = &evergreen_pm_prepare,
1700 .finish = &evergreen_pm_finish,
27810fb2 1701 .init_profile = &btc_pm_init_profile,
a02fa397 1702 .get_dynpm_state = &r600_pm_get_dynpm_state,
798bcf73
AD		 1703 .get_engine_clock = &radeon_atom_get_engine_clock,
1704 .set_engine_clock = &radeon_atom_set_engine_clock,
1705 .get_memory_clock = &radeon_atom_get_memory_clock,
1706 .set_memory_clock = &radeon_atom_set_memory_clock,
55b615ae
AD		 1707 .get_pcie_lanes = &r600_get_pcie_lanes,
1708 .set_pcie_lanes = &r600_set_pcie_lanes,
798bcf73 1709 .set_clock_gating = NULL,
a8b4925c 1710 .set_uvd_clocks = &evergreen_set_uvd_clocks,
6bd1c385 1711 .get_temperature = &evergreen_get_temp,
a02fa397 1712 },
69e0b57a
AD		 1713 .dpm = {
1714 .init = &ni_dpm_init,
1715 .setup_asic = &ni_dpm_setup_asic,
1716 .enable = &ni_dpm_enable,
a3f11245 1717 .late_enable = &rv770_dpm_late_enable,
69e0b57a 1718 .disable = &ni_dpm_disable,
fee3d744 1719 .pre_set_power_state = &ni_dpm_pre_set_power_state,
69e0b57a 1720 .set_power_state = &ni_dpm_set_power_state,
fee3d744 1721 .post_set_power_state = &ni_dpm_post_set_power_state,
69e0b57a
AD		 1722 .display_configuration_changed = &cypress_dpm_display_configuration_changed,
1723 .fini = &ni_dpm_fini,
1724 .get_sclk = &ni_dpm_get_sclk,
1725 .get_mclk = &ni_dpm_get_mclk,
1726 .print_power_state = &ni_dpm_print_power_state,
bdf0c4f0 1727 .debugfs_print_current_performance_level = &ni_dpm_debugfs_print_current_performance_level,
170a47f0 1728 .force_performance_level = &ni_dpm_force_performance_level,
76ad73e5 1729 .vblank_too_short = &ni_dpm_vblank_too_short,
1d633e3a
AD		 1730 .get_current_sclk = &ni_dpm_get_current_sclk,
1731 .get_current_mclk = &ni_dpm_get_current_mclk,
69e0b57a 1732 },
0f9e006c 1733 .pflip = {
0f9e006c 1734 .page_flip = &evergreen_page_flip,
157fa14d 1735 .page_flip_pending = &evergreen_page_flip_pending,
0f9e006c 1736 },
e3487629
AD		 1737};
1738
be63fe8c
AD		 1739static struct radeon_asic trinity_asic = {
1740 .init = &cayman_init,
1741 .fini = &cayman_fini,
1742 .suspend = &cayman_suspend,
1743 .resume = &cayman_resume,
be63fe8c
AD		 1744 .asic_reset = &cayman_asic_reset,
1745 .vga_set_state = &r600_vga_set_state,
124764f1 1746 .mmio_hdp_flush = r600_mmio_hdp_flush,
be63fe8c
AD		 1747 .gui_idle = &r600_gui_idle,
1748 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1749 .get_xclk = &r600_get_xclk,
d0418894 1750 .get_gpu_clock_counter = &r600_get_gpu_clock_counter,
be63fe8c
AD		 1751 .gart = {
1752 .tlb_flush = &cayman_pcie_gart_tlb_flush,
cb658906 1753 .get_page_entry = &rs600_gart_get_page_entry,
be63fe8c
AD		 1754 .set_page = &rs600_gart_set_page,
1755 },
05b07147
CK		 1756 .vm = {
1757 .init = &cayman_vm_init,
1758 .fini = &cayman_vm_fini,
03f62abd
CK		 1759 .copy_pages = &cayman_dma_vm_copy_pages,
1760 .write_pages = &cayman_dma_vm_write_pages,
1761 .set_pages = &cayman_dma_vm_set_pages,
1762 .pad_ib = &cayman_dma_vm_pad_ib,
05b07147 1763 },
be63fe8c 1764 .ring = {
76a0df85
CK		 1765 [RADEON_RING_TYPE_GFX_INDEX] = &cayman_gfx_ring,
1766 [CAYMAN_RING_TYPE_CP1_INDEX] = &cayman_gfx_ring,
1767 [CAYMAN_RING_TYPE_CP2_INDEX] = &cayman_gfx_ring,
1768 [R600_RING_TYPE_DMA_INDEX] = &cayman_dma_ring,
1769 [CAYMAN_RING_TYPE_DMA1_INDEX] = &cayman_dma_ring,
1770 [R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring,
be63fe8c
AD		 1771 },
1772 .irq = {
1773 .set = &evergreen_irq_set,
1774 .process = &evergreen_irq_process,
1775 },
1776 .display = {
1777 .bandwidth_update = &dce6_bandwidth_update,
1778 .get_vblank_counter = &evergreen_get_vblank_counter,
1779 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1780 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1781 .get_backlight_level = &atombios_get_backlight_level,
be63fe8c
AD		 1782 },
1783 .copy = {
8dddb993 1784 .blit = &r600_copy_cpdma,
be63fe8c 1785 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
f60cbd11
AD		 1786 .dma = &evergreen_copy_dma,
1787 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1788 .copy = &evergreen_copy_dma,
1789 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
be63fe8c
AD		 1790 },
1791 .surface = {
1792 .set_reg = r600_set_surface_reg,
1793 .clear_reg = r600_clear_surface_reg,
1794 },
1795 .hpd = {
1796 .init = &evergreen_hpd_init,
1797 .fini = &evergreen_hpd_fini,
1798 .sense = &evergreen_hpd_sense,
1799 .set_polarity = &evergreen_hpd_set_polarity,
1800 },
1801 .pm = {
1802 .misc = &evergreen_pm_misc,
1803 .prepare = &evergreen_pm_prepare,
1804 .finish = &evergreen_pm_finish,
1805 .init_profile = &sumo_pm_init_profile,
1806 .get_dynpm_state = &r600_pm_get_dynpm_state,
1807 .get_engine_clock = &radeon_atom_get_engine_clock,
1808 .set_engine_clock = &radeon_atom_set_engine_clock,
1809 .get_memory_clock = NULL,
1810 .set_memory_clock = NULL,
1811 .get_pcie_lanes = NULL,
1812 .set_pcie_lanes = NULL,
1813 .set_clock_gating = NULL,
23d33ba3 1814 .set_uvd_clocks = &sumo_set_uvd_clocks,
29a15221 1815 .get_temperature = &tn_get_temp,
be63fe8c 1816 },
d70229f7
AD		 1817 .dpm = {
1818 .init = &trinity_dpm_init,
1819 .setup_asic = &trinity_dpm_setup_asic,
1820 .enable = &trinity_dpm_enable,
bda44c1a 1821 .late_enable = &trinity_dpm_late_enable,
d70229f7 1822 .disable = &trinity_dpm_disable,
a284c48a 1823 .pre_set_power_state = &trinity_dpm_pre_set_power_state,
d70229f7 1824 .set_power_state = &trinity_dpm_set_power_state,
a284c48a 1825 .post_set_power_state = &trinity_dpm_post_set_power_state,
d70229f7
AD		 1826 .display_configuration_changed = &trinity_dpm_display_configuration_changed,
1827 .fini = &trinity_dpm_fini,
1828 .get_sclk = &trinity_dpm_get_sclk,
1829 .get_mclk = &trinity_dpm_get_mclk,
1830 .print_power_state = &trinity_dpm_print_power_state,
490ab931 1831 .debugfs_print_current_performance_level = &trinity_dpm_debugfs_print_current_performance_level,
9b5de596 1832 .force_performance_level = &trinity_dpm_force_performance_level,
11877060 1833 .enable_bapm = &trinity_dpm_enable_bapm,
d70229f7 1834 },
be63fe8c 1835 .pflip = {
be63fe8c 1836 .page_flip = &evergreen_page_flip,
157fa14d 1837 .page_flip_pending = &evergreen_page_flip_pending,
be63fe8c
AD		 1838 },
1839};
1840
76a0df85
CK		 1841static struct radeon_asic_ring si_gfx_ring = {
1842 .ib_execute = &si_ring_ib_execute,
1843 .ib_parse = &si_ib_parse,
1844 .emit_fence = &si_fence_ring_emit,
1845 .emit_semaphore = &r600_semaphore_ring_emit,
1846 .cs_parse = NULL,
1847 .ring_test = &r600_ring_test,
1848 .ib_test = &r600_ib_test,
1849 .is_lockup = &si_gfx_is_lockup,
1850 .vm_flush = &si_vm_flush,
ea31bf69
AD		 1851 .get_rptr = &cayman_gfx_get_rptr,
1852 .get_wptr = &cayman_gfx_get_wptr,
1853 .set_wptr = &cayman_gfx_set_wptr,
76a0df85
CK		 1854};
1855
1856static struct radeon_asic_ring si_dma_ring = {
1857 .ib_execute = &cayman_dma_ring_ib_execute,
1858 .ib_parse = &evergreen_dma_ib_parse,
1859 .emit_fence = &evergreen_dma_fence_ring_emit,
1860 .emit_semaphore = &r600_dma_semaphore_ring_emit,
1861 .cs_parse = NULL,
1862 .ring_test = &r600_dma_ring_test,
1863 .ib_test = &r600_dma_ib_test,
1864 .is_lockup = &si_dma_is_lockup,
1865 .vm_flush = &si_dma_vm_flush,
ea31bf69
AD		 1866 .get_rptr = &cayman_dma_get_rptr,
1867 .get_wptr = &cayman_dma_get_wptr,
1868 .set_wptr = &cayman_dma_set_wptr,
76a0df85
CK		 1869};
1870
02779c08
AD		 1871static struct radeon_asic si_asic = {
1872 .init = &si_init,
1873 .fini = &si_fini,
1874 .suspend = &si_suspend,
1875 .resume = &si_resume,
02779c08
AD		 1876 .asic_reset = &si_asic_reset,
1877 .vga_set_state = &r600_vga_set_state,
124764f1 1878 .mmio_hdp_flush = r600_mmio_hdp_flush,
02779c08
AD		 1879 .gui_idle = &r600_gui_idle,
1880 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
454d2e2a 1881 .get_xclk = &si_get_xclk,
d0418894 1882 .get_gpu_clock_counter = &si_get_gpu_clock_counter,
02779c08
AD		 1883 .gart = {
1884 .tlb_flush = &si_pcie_gart_tlb_flush,
cb658906 1885 .get_page_entry = &rs600_gart_get_page_entry,
02779c08
AD		 1886 .set_page = &rs600_gart_set_page,
1887 },
05b07147
CK		 1888 .vm = {
1889 .init = &si_vm_init,
1890 .fini = &si_vm_fini,
03f62abd
CK		 1891 .copy_pages = &si_dma_vm_copy_pages,
1892 .write_pages = &si_dma_vm_write_pages,
1893 .set_pages = &si_dma_vm_set_pages,
1894 .pad_ib = &cayman_dma_vm_pad_ib,
05b07147 1895 },
02779c08 1896 .ring = {
76a0df85
CK		 1897 [RADEON_RING_TYPE_GFX_INDEX] = &si_gfx_ring,
1898 [CAYMAN_RING_TYPE_CP1_INDEX] = &si_gfx_ring,
1899 [CAYMAN_RING_TYPE_CP2_INDEX] = &si_gfx_ring,
1900 [R600_RING_TYPE_DMA_INDEX] = &si_dma_ring,
1901 [CAYMAN_RING_TYPE_DMA1_INDEX] = &si_dma_ring,
1902 [R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring,
02779c08
AD		 1903 },
1904 .irq = {
1905 .set = &si_irq_set,
1906 .process = &si_irq_process,
1907 },
1908 .display = {
1909 .bandwidth_update = &dce6_bandwidth_update,
1910 .get_vblank_counter = &evergreen_get_vblank_counter,
1911 .wait_for_vblank = &dce4_wait_for_vblank,
37e9b6a6 1912 .set_backlight_level = &atombios_set_backlight_level,
6d92f81d 1913 .get_backlight_level = &atombios_get_backlight_level,
02779c08
AD		 1914 },
1915 .copy = {
5c722739 1916 .blit = &r600_copy_cpdma,
02779c08 1917 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
8c5fd7ef
AD		 1918 .dma = &si_copy_dma,
1919 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2d6cc729
AD		 1920 .copy = &si_copy_dma,
1921 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
02779c08
AD		 1922 },
1923 .surface = {
1924 .set_reg = r600_set_surface_reg,
1925 .clear_reg = r600_clear_surface_reg,
1926 },
1927 .hpd = {
1928 .init = &evergreen_hpd_init,
1929 .fini = &evergreen_hpd_fini,
1930 .sense = &evergreen_hpd_sense,
1931 .set_polarity = &evergreen_hpd_set_polarity,
1932 },
1933 .pm = {
1934 .misc = &evergreen_pm_misc,
1935 .prepare = &evergreen_pm_prepare,
1936 .finish = &evergreen_pm_finish,
1937 .init_profile = &sumo_pm_init_profile,
1938 .get_dynpm_state = &r600_pm_get_dynpm_state,
1939 .get_engine_clock = &radeon_atom_get_engine_clock,
1940 .set_engine_clock = &radeon_atom_set_engine_clock,
1941 .get_memory_clock = &radeon_atom_get_memory_clock,
1942 .set_memory_clock = &radeon_atom_set_memory_clock,
55b615ae
AD		 1943 .get_pcie_lanes = &r600_get_pcie_lanes,
1944 .set_pcie_lanes = &r600_set_pcie_lanes,
02779c08 1945 .set_clock_gating = NULL,
2539eb02 1946 .set_uvd_clocks = &si_set_uvd_clocks,
6bd1c385 1947 .get_temperature = &si_get_temp,
02779c08 1948 },
a9e61410
AD		 1949 .dpm = {
1950 .init = &si_dpm_init,
1951 .setup_asic = &si_dpm_setup_asic,
1952 .enable = &si_dpm_enable,
963c115d 1953 .late_enable = &si_dpm_late_enable,
a9e61410
AD		 1954 .disable = &si_dpm_disable,
1955 .pre_set_power_state = &si_dpm_pre_set_power_state,
1956 .set_power_state = &si_dpm_set_power_state,
1957 .post_set_power_state = &si_dpm_post_set_power_state,
1958 .display_configuration_changed = &si_dpm_display_configuration_changed,
1959 .fini = &si_dpm_fini,
1960 .get_sclk = &ni_dpm_get_sclk,
1961 .get_mclk = &ni_dpm_get_mclk,
1962 .print_power_state = &ni_dpm_print_power_state,
7982128c 1963 .debugfs_print_current_performance_level = &si_dpm_debugfs_print_current_performance_level,
a160a6a3 1964 .force_performance_level = &si_dpm_force_performance_level,
f4dec318 1965 .vblank_too_short = &ni_dpm_vblank_too_short,
5e8150a6
AD		 1966 .fan_ctrl_set_mode = &si_fan_ctrl_set_mode,
1967 .fan_ctrl_get_mode = &si_fan_ctrl_get_mode,
1968 .get_fan_speed_percent = &si_fan_ctrl_get_fan_speed_percent,
1969 .set_fan_speed_percent = &si_fan_ctrl_set_fan_speed_percent,
a9e61410 1970 },
02779c08 1971 .pflip = {
02779c08 1972 .page_flip = &evergreen_page_flip,
157fa14d 1973 .page_flip_pending = &evergreen_page_flip_pending,
02779c08
AD		 1974 },
1975};
1976
76a0df85
CK		 1977static struct radeon_asic_ring ci_gfx_ring = {
1978 .ib_execute = &cik_ring_ib_execute,
1979 .ib_parse = &cik_ib_parse,
1980 .emit_fence = &cik_fence_gfx_ring_emit,
1981 .emit_semaphore = &cik_semaphore_ring_emit,
1982 .cs_parse = NULL,
1983 .ring_test = &cik_ring_test,
1984 .ib_test = &cik_ib_test,
1985 .is_lockup = &cik_gfx_is_lockup,
1986 .vm_flush = &cik_vm_flush,
ea31bf69
AD		 1987 .get_rptr = &cik_gfx_get_rptr,
1988 .get_wptr = &cik_gfx_get_wptr,
1989 .set_wptr = &cik_gfx_set_wptr,
76a0df85
CK		 1990};
1991
1992static struct radeon_asic_ring ci_cp_ring = {
1993 .ib_execute = &cik_ring_ib_execute,
1994 .ib_parse = &cik_ib_parse,
1995 .emit_fence = &cik_fence_compute_ring_emit,
1996 .emit_semaphore = &cik_semaphore_ring_emit,
1997 .cs_parse = NULL,
1998 .ring_test = &cik_ring_test,
1999 .ib_test = &cik_ib_test,
2000 .is_lockup = &cik_gfx_is_lockup,
2001 .vm_flush = &cik_vm_flush,
ea31bf69
AD		 2002 .get_rptr = &cik_compute_get_rptr,
2003 .get_wptr = &cik_compute_get_wptr,
2004 .set_wptr = &cik_compute_set_wptr,
76a0df85
CK		 2005};
2006
2007static struct radeon_asic_ring ci_dma_ring = {
2008 .ib_execute = &cik_sdma_ring_ib_execute,
2009 .ib_parse = &cik_ib_parse,
2010 .emit_fence = &cik_sdma_fence_ring_emit,
2011 .emit_semaphore = &cik_sdma_semaphore_ring_emit,
2012 .cs_parse = NULL,
2013 .ring_test = &cik_sdma_ring_test,
2014 .ib_test = &cik_sdma_ib_test,
2015 .is_lockup = &cik_sdma_is_lockup,
2016 .vm_flush = &cik_dma_vm_flush,
ea31bf69
AD		 2017 .get_rptr = &cik_sdma_get_rptr,
2018 .get_wptr = &cik_sdma_get_wptr,
2019 .set_wptr = &cik_sdma_set_wptr,
76a0df85
CK		 2020};
2021
d93f7937
CK		 2022static struct radeon_asic_ring ci_vce_ring = {
2023 .ib_execute = &radeon_vce_ib_execute,
2024 .emit_fence = &radeon_vce_fence_emit,
2025 .emit_semaphore = &radeon_vce_semaphore_emit,
2026 .cs_parse = &radeon_vce_cs_parse,
2027 .ring_test = &radeon_vce_ring_test,
2028 .ib_test = &radeon_vce_ib_test,
2029 .is_lockup = &radeon_ring_test_lockup,
2030 .get_rptr = &vce_v1_0_get_rptr,
2031 .get_wptr = &vce_v1_0_get_wptr,
2032 .set_wptr = &vce_v1_0_set_wptr,
2033};
2034
0672e27b
AD		 2035static struct radeon_asic ci_asic = {
2036 .init = &cik_init,
2037 .fini = &cik_fini,
2038 .suspend = &cik_suspend,
2039 .resume = &cik_resume,
2040 .asic_reset = &cik_asic_reset,
2041 .vga_set_state = &r600_vga_set_state,
72a9987e 2042 .mmio_hdp_flush = &r600_mmio_hdp_flush,
0672e27b
AD		 2043 .gui_idle = &r600_gui_idle,
2044 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
2045 .get_xclk = &cik_get_xclk,
2046 .get_gpu_clock_counter = &cik_get_gpu_clock_counter,
2047 .gart = {
2048 .tlb_flush = &cik_pcie_gart_tlb_flush,
cb658906 2049 .get_page_entry = &rs600_gart_get_page_entry,
0672e27b
AD		 2050 .set_page = &rs600_gart_set_page,
2051 },
2052 .vm = {
2053 .init = &cik_vm_init,
2054 .fini = &cik_vm_fini,
03f62abd
CK		 2055 .copy_pages = &cik_sdma_vm_copy_pages,
2056 .write_pages = &cik_sdma_vm_write_pages,
2057 .set_pages = &cik_sdma_vm_set_pages,
2058 .pad_ib = &cik_sdma_vm_pad_ib,
0672e27b
AD		 2059 },
2060 .ring = {
76a0df85
CK		 2061 [RADEON_RING_TYPE_GFX_INDEX] = &ci_gfx_ring,
2062 [CAYMAN_RING_TYPE_CP1_INDEX] = &ci_cp_ring,
2063 [CAYMAN_RING_TYPE_CP2_INDEX] = &ci_cp_ring,
2064 [R600_RING_TYPE_DMA_INDEX] = &ci_dma_ring,
2065 [CAYMAN_RING_TYPE_DMA1_INDEX] = &ci_dma_ring,
2066 [R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring,
d93f7937
CK		 2067 [TN_RING_TYPE_VCE1_INDEX] = &ci_vce_ring,
2068 [TN_RING_TYPE_VCE2_INDEX] = &ci_vce_ring,
0672e27b
AD		 2069 },
2070 .irq = {
2071 .set = &cik_irq_set,
2072 .process = &cik_irq_process,
2073 },
2074 .display = {
2075 .bandwidth_update = &dce8_bandwidth_update,
2076 .get_vblank_counter = &evergreen_get_vblank_counter,
2077 .wait_for_vblank = &dce4_wait_for_vblank,
7272c9d2
SL		 2078 .set_backlight_level = &atombios_set_backlight_level,
2079 .get_backlight_level = &atombios_get_backlight_level,
0672e27b
AD		 2080 },
2081 .copy = {
7819678f 2082 .blit = &cik_copy_cpdma,
0672e27b
AD		 2083 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
2084 .dma = &cik_copy_dma,
2085 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
b5be1a83
CK		 2086 .copy = &cik_copy_dma,
2087 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
0672e27b
AD		 2088 },
2089 .surface = {
2090 .set_reg = r600_set_surface_reg,
2091 .clear_reg = r600_clear_surface_reg,
2092 },
2093 .hpd = {
2094 .init = &evergreen_hpd_init,
2095 .fini = &evergreen_hpd_fini,
2096 .sense = &evergreen_hpd_sense,
2097 .set_polarity = &evergreen_hpd_set_polarity,
2098 },
2099 .pm = {
2100 .misc = &evergreen_pm_misc,
2101 .prepare = &evergreen_pm_prepare,
2102 .finish = &evergreen_pm_finish,
2103 .init_profile = &sumo_pm_init_profile,
2104 .get_dynpm_state = &r600_pm_get_dynpm_state,
2105 .get_engine_clock = &radeon_atom_get_engine_clock,
2106 .set_engine_clock = &radeon_atom_set_engine_clock,
2107 .get_memory_clock = &radeon_atom_get_memory_clock,
2108 .set_memory_clock = &radeon_atom_set_memory_clock,
2109 .get_pcie_lanes = NULL,
2110 .set_pcie_lanes = NULL,
2111 .set_clock_gating = NULL,
2112 .set_uvd_clocks = &cik_set_uvd_clocks,
5ad6bf91 2113 .set_vce_clocks = &cik_set_vce_clocks,
286d9cc6 2114 .get_temperature = &ci_get_temp,
0672e27b 2115 },
cc8dbbb4
AD		 2116 .dpm = {
2117 .init = &ci_dpm_init,
2118 .setup_asic = &ci_dpm_setup_asic,
2119 .enable = &ci_dpm_enable,
90208427 2120 .late_enable = &ci_dpm_late_enable,
cc8dbbb4
AD		 2121 .disable = &ci_dpm_disable,
2122 .pre_set_power_state = &ci_dpm_pre_set_power_state,
2123 .set_power_state = &ci_dpm_set_power_state,
2124 .post_set_power_state = &ci_dpm_post_set_power_state,
2125 .display_configuration_changed = &ci_dpm_display_configuration_changed,
2126 .fini = &ci_dpm_fini,
2127 .get_sclk = &ci_dpm_get_sclk,
2128 .get_mclk = &ci_dpm_get_mclk,
2129 .print_power_state = &ci_dpm_print_power_state,
94b4adc5 2130 .debugfs_print_current_performance_level = &ci_dpm_debugfs_print_current_performance_level,
89536fd6 2131 .force_performance_level = &ci_dpm_force_performance_level,
5496131e 2132 .vblank_too_short = &ci_dpm_vblank_too_short,
942bdf7f 2133 .powergate_uvd = &ci_dpm_powergate_uvd,
36689e57
OC		 2134 .fan_ctrl_set_mode = &ci_fan_ctrl_set_mode,
2135 .fan_ctrl_get_mode = &ci_fan_ctrl_get_mode,
2136 .get_fan_speed_percent = &ci_fan_ctrl_get_fan_speed_percent,
2137 .set_fan_speed_percent = &ci_fan_ctrl_set_fan_speed_percent,
cc8dbbb4 2138 },
0672e27b 2139 .pflip = {
0672e27b 2140 .page_flip = &evergreen_page_flip,
157fa14d 2141 .page_flip_pending = &evergreen_page_flip_pending,
0672e27b
AD		 2142 },
2143};
2144
2145static struct radeon_asic kv_asic = {
2146 .init = &cik_init,
2147 .fini = &cik_fini,
2148 .suspend = &cik_suspend,
2149 .resume = &cik_resume,
2150 .asic_reset = &cik_asic_reset,
2151 .vga_set_state = &r600_vga_set_state,
72a9987e 2152 .mmio_hdp_flush = &r600_mmio_hdp_flush,
0672e27b
AD		 2153 .gui_idle = &r600_gui_idle,
2154 .mc_wait_for_idle = &evergreen_mc_wait_for_idle,
2155 .get_xclk = &cik_get_xclk,
2156 .get_gpu_clock_counter = &cik_get_gpu_clock_counter,
2157 .gart = {
2158 .tlb_flush = &cik_pcie_gart_tlb_flush,
cb658906 2159 .get_page_entry = &rs600_gart_get_page_entry,
0672e27b
AD		 2160 .set_page = &rs600_gart_set_page,
2161 },
2162 .vm = {
2163 .init = &cik_vm_init,
2164 .fini = &cik_vm_fini,
03f62abd
CK		 2165 .copy_pages = &cik_sdma_vm_copy_pages,
2166 .write_pages = &cik_sdma_vm_write_pages,
2167 .set_pages = &cik_sdma_vm_set_pages,
2168 .pad_ib = &cik_sdma_vm_pad_ib,
0672e27b
AD		 2169 },
2170 .ring = {
76a0df85
CK		 2171 [RADEON_RING_TYPE_GFX_INDEX] = &ci_gfx_ring,
2172 [CAYMAN_RING_TYPE_CP1_INDEX] = &ci_cp_ring,
2173 [CAYMAN_RING_TYPE_CP2_INDEX] = &ci_cp_ring,
2174 [R600_RING_TYPE_DMA_INDEX] = &ci_dma_ring,
2175 [CAYMAN_RING_TYPE_DMA1_INDEX] = &ci_dma_ring,
2176 [R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring,
d93f7937
CK		 2177 [TN_RING_TYPE_VCE1_INDEX] = &ci_vce_ring,
2178 [TN_RING_TYPE_VCE2_INDEX] = &ci_vce_ring,
0672e27b
AD		 2179 },
2180 .irq = {
2181 .set = &cik_irq_set,
2182 .process = &cik_irq_process,
2183 },
2184 .display = {
2185 .bandwidth_update = &dce8_bandwidth_update,
2186 .get_vblank_counter = &evergreen_get_vblank_counter,
2187 .wait_for_vblank = &dce4_wait_for_vblank,
7272c9d2
SL		 2188 .set_backlight_level = &atombios_set_backlight_level,
2189 .get_backlight_level = &atombios_get_backlight_level,
0672e27b
AD		 2190 },
2191 .copy = {
7819678f 2192 .blit = &cik_copy_cpdma,
0672e27b
AD		 2193 .blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
2194 .dma = &cik_copy_dma,
2195 .dma_ring_index = R600_RING_TYPE_DMA_INDEX,
2196 .copy = &cik_copy_dma,
2197 .copy_ring_index = R600_RING_TYPE_DMA_INDEX,
2198 },
2199 .surface = {
2200 .set_reg = r600_set_surface_reg,
2201 .clear_reg = r600_clear_surface_reg,
2202 },
2203 .hpd = {
2204 .init = &evergreen_hpd_init,
2205 .fini = &evergreen_hpd_fini,
2206 .sense = &evergreen_hpd_sense,
2207 .set_polarity = &evergreen_hpd_set_polarity,
2208 },
2209 .pm = {
2210 .misc = &evergreen_pm_misc,
2211 .prepare = &evergreen_pm_prepare,
2212 .finish = &evergreen_pm_finish,
2213 .init_profile = &sumo_pm_init_profile,
2214 .get_dynpm_state = &r600_pm_get_dynpm_state,
2215 .get_engine_clock = &radeon_atom_get_engine_clock,
2216 .set_engine_clock = &radeon_atom_set_engine_clock,
2217 .get_memory_clock = &radeon_atom_get_memory_clock,
2218 .set_memory_clock = &radeon_atom_set_memory_clock,
2219 .get_pcie_lanes = NULL,
2220 .set_pcie_lanes = NULL,
2221 .set_clock_gating = NULL,
2222 .set_uvd_clocks = &cik_set_uvd_clocks,
5ad6bf91 2223 .set_vce_clocks = &cik_set_vce_clocks,
286d9cc6 2224 .get_temperature = &kv_get_temp,
0672e27b 2225 },
41a524ab
AD		 2226 .dpm = {
2227 .init = &kv_dpm_init,
2228 .setup_asic = &kv_dpm_setup_asic,
2229 .enable = &kv_dpm_enable,
d8852c34 2230 .late_enable = &kv_dpm_late_enable,
41a524ab
AD		 2231 .disable = &kv_dpm_disable,
2232 .pre_set_power_state = &kv_dpm_pre_set_power_state,
2233 .set_power_state = &kv_dpm_set_power_state,
2234 .post_set_power_state = &kv_dpm_post_set_power_state,
2235 .display_configuration_changed = &kv_dpm_display_configuration_changed,
2236 .fini = &kv_dpm_fini,
2237 .get_sclk = &kv_dpm_get_sclk,
2238 .get_mclk = &kv_dpm_get_mclk,
2239 .print_power_state = &kv_dpm_print_power_state,
ae3e40e8 2240 .debugfs_print_current_performance_level = &kv_dpm_debugfs_print_current_performance_level,
2b4c8022 2241 .force_performance_level = &kv_dpm_force_performance_level,
77df508a 2242 .powergate_uvd = &kv_dpm_powergate_uvd,
b7a5ae97 2243 .enable_bapm = &kv_dpm_enable_bapm,
41a524ab 2244 },
0672e27b 2245 .pflip = {
0672e27b 2246 .page_flip = &evergreen_page_flip,
157fa14d 2247 .page_flip_pending = &evergreen_page_flip_pending,
0672e27b
AD		 2248 },
2249};
2250
abf1dc67
AD		 2251/**
2252 * radeon_asic_init - register asic specific callbacks
2253 *
2254 * @rdev: radeon device pointer
2255 *
2256 * Registers the appropriate asic specific callbacks for each
2257 * chip family. Also sets other asics specific info like the number
2258 * of crtcs and the register aperture accessors (all asics).
2259 * Returns 0 for success.
2260 */
0a10c851
DV		 2261int radeon_asic_init(struct radeon_device *rdev)
2262{
2263 radeon_register_accessor_init(rdev);
ba7e05e9
AD		 2264
2265 /* set the number of crtcs */
2266 if (rdev->flags & RADEON_SINGLE_CRTC)
2267 rdev->num_crtc = 1;
2268 else
2269 rdev->num_crtc = 2;
2270
948bee3f
AD		 2271 rdev->has_uvd = false;
2272
0a10c851
DV		 2273 switch (rdev->family) {
2274 case CHIP_R100:
2275 case CHIP_RV100:
2276 case CHIP_RS100:
2277 case CHIP_RV200:
2278 case CHIP_RS200:
2279 rdev->asic = &r100_asic;
2280 break;
2281 case CHIP_R200:
2282 case CHIP_RV250:
2283 case CHIP_RS300:
2284 case CHIP_RV280:
2285 rdev->asic = &r200_asic;
2286 break;
2287 case CHIP_R300:
2288 case CHIP_R350:
2289 case CHIP_RV350:
2290 case CHIP_RV380:
2291 if (rdev->flags & RADEON_IS_PCIE)
2292 rdev->asic = &r300_asic_pcie;
2293 else
2294 rdev->asic = &r300_asic;
2295 break;
2296 case CHIP_R420:
2297 case CHIP_R423:
2298 case CHIP_RV410:
2299 rdev->asic = &r420_asic;
07bb084c
AD		 2300 /* handle macs */
2301 if (rdev->bios == NULL) {
798bcf73
AD		 2302 rdev->asic->pm.get_engine_clock = &radeon_legacy_get_engine_clock;
2303 rdev->asic->pm.set_engine_clock = &radeon_legacy_set_engine_clock;
2304 rdev->asic->pm.get_memory_clock = &radeon_legacy_get_memory_clock;
2305 rdev->asic->pm.set_memory_clock = NULL;
37e9b6a6 2306 rdev->asic->display.set_backlight_level = &radeon_legacy_set_backlight_level;
07bb084c 2307 }
0a10c851
DV		 2308 break;
2309 case CHIP_RS400:
2310 case CHIP_RS480:
2311 rdev->asic = &rs400_asic;
2312 break;
2313 case CHIP_RS600:
2314 rdev->asic = &rs600_asic;
2315 break;
2316 case CHIP_RS690:
2317 case CHIP_RS740:
2318 rdev->asic = &rs690_asic;
2319 break;
2320 case CHIP_RV515:
2321 rdev->asic = &rv515_asic;
2322 break;
2323 case CHIP_R520:
2324 case CHIP_RV530:
2325 case CHIP_RV560:
2326 case CHIP_RV570:
2327 case CHIP_R580:
2328 rdev->asic = &r520_asic;
2329 break;
2330 case CHIP_R600:
ca361b65
AD		 2331 rdev->asic = &r600_asic;
2332 break;
0a10c851
DV		 2333 case CHIP_RV610:
2334 case CHIP_RV630:
2335 case CHIP_RV620:
2336 case CHIP_RV635:
2337 case CHIP_RV670:
ca361b65
AD		 2338 rdev->asic = &rv6xx_asic;
2339 rdev->has_uvd = true;
f47299c5 2340 break;
0a10c851
DV		 2341 case CHIP_RS780:
2342 case CHIP_RS880:
f47299c5 2343 rdev->asic = &rs780_asic;
bdc99722
AD		 2344 /* 760G/780V/880V don't have UVD */
2345 if ((rdev->pdev->device == 0x9616)||
2346 (rdev->pdev->device == 0x9611)||
2347 (rdev->pdev->device == 0x9613)||
2348 (rdev->pdev->device == 0x9711)||
2349 (rdev->pdev->device == 0x9713))
2350 rdev->has_uvd = false;
2351 else
2352 rdev->has_uvd = true;
0a10c851
DV		 2353 break;
2354 case CHIP_RV770:
2355 case CHIP_RV730:
2356 case CHIP_RV710:
2357 case CHIP_RV740:
2358 rdev->asic = &rv770_asic;
948bee3f 2359 rdev->has_uvd = true;
0a10c851
DV		 2360 break;
2361 case CHIP_CEDAR:
2362 case CHIP_REDWOOD:
2363 case CHIP_JUNIPER:
2364 case CHIP_CYPRESS:
2365 case CHIP_HEMLOCK:
ba7e05e9
AD		 2366 /* set num crtcs */
2367 if (rdev->family == CHIP_CEDAR)
2368 rdev->num_crtc = 4;
2369 else
2370 rdev->num_crtc = 6;
0a10c851 2371 rdev->asic = &evergreen_asic;
948bee3f 2372 rdev->has_uvd = true;
0a10c851 2373 break;
958261d1 2374 case CHIP_PALM:
89da5a37
AD		 2375 case CHIP_SUMO:
2376 case CHIP_SUMO2:
958261d1 2377 rdev->asic = &sumo_asic;
948bee3f 2378 rdev->has_uvd = true;
958261d1 2379 break;
a43b7665
AD		 2380 case CHIP_BARTS:
2381 case CHIP_TURKS:
2382 case CHIP_CAICOS:
ba7e05e9
AD		 2383 /* set num crtcs */
2384 if (rdev->family == CHIP_CAICOS)
2385 rdev->num_crtc = 4;
2386 else
2387 rdev->num_crtc = 6;
a43b7665 2388 rdev->asic = &btc_asic;
948bee3f 2389 rdev->has_uvd = true;
a43b7665 2390 break;
e3487629
AD		 2391 case CHIP_CAYMAN:
2392 rdev->asic = &cayman_asic;
ba7e05e9
AD		 2393 /* set num crtcs */
2394 rdev->num_crtc = 6;
948bee3f 2395 rdev->has_uvd = true;
e3487629 2396 break;
be63fe8c
AD		 2397 case CHIP_ARUBA:
2398 rdev->asic = &trinity_asic;
2399 /* set num crtcs */
2400 rdev->num_crtc = 4;
948bee3f 2401 rdev->has_uvd = true;
be63fe8c 2402 break;
02779c08
AD		 2403 case CHIP_TAHITI:
2404 case CHIP_PITCAIRN:
2405 case CHIP_VERDE:
e737a14c 2406 case CHIP_OLAND:
86a45cac 2407 case CHIP_HAINAN:
02779c08
AD		 2408 rdev->asic = &si_asic;
2409 /* set num crtcs */
86a45cac
AD		 2410 if (rdev->family == CHIP_HAINAN)
2411 rdev->num_crtc = 0;
2412 else if (rdev->family == CHIP_OLAND)
e737a14c
AD		 2413 rdev->num_crtc = 2;
2414 else
2415 rdev->num_crtc = 6;
948bee3f
AD		 2416 if (rdev->family == CHIP_HAINAN)
2417 rdev->has_uvd = false;
2418 else
2419 rdev->has_uvd = true;
0116e1ef
AD		 2420 switch (rdev->family) {
2421 case CHIP_TAHITI:
2422 rdev->cg_flags =
090f4b6a 2423 RADEON_CG_SUPPORT_GFX_MGCG |
0116e1ef 2424 RADEON_CG_SUPPORT_GFX_MGLS |
e16866ec 2425 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
0116e1ef
AD		 2426 RADEON_CG_SUPPORT_GFX_CGLS |
2427 RADEON_CG_SUPPORT_GFX_CGTS |
2428 RADEON_CG_SUPPORT_GFX_CP_LS |
2429 RADEON_CG_SUPPORT_MC_MGCG |
2430 RADEON_CG_SUPPORT_SDMA_MGCG |
2431 RADEON_CG_SUPPORT_BIF_LS |
2432 RADEON_CG_SUPPORT_VCE_MGCG |
2433 RADEON_CG_SUPPORT_UVD_MGCG |
2434 RADEON_CG_SUPPORT_HDP_LS |
2435 RADEON_CG_SUPPORT_HDP_MGCG;
2436 rdev->pg_flags = 0;
2437 break;
2438 case CHIP_PITCAIRN:
2439 rdev->cg_flags =
090f4b6a 2440 RADEON_CG_SUPPORT_GFX_MGCG |
0116e1ef 2441 RADEON_CG_SUPPORT_GFX_MGLS |
e16866ec 2442 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
0116e1ef
AD		 2443 RADEON_CG_SUPPORT_GFX_CGLS |
2444 RADEON_CG_SUPPORT_GFX_CGTS |
2445 RADEON_CG_SUPPORT_GFX_CP_LS |
2446 RADEON_CG_SUPPORT_GFX_RLC_LS |
2447 RADEON_CG_SUPPORT_MC_LS |
2448 RADEON_CG_SUPPORT_MC_MGCG |
2449 RADEON_CG_SUPPORT_SDMA_MGCG |
2450 RADEON_CG_SUPPORT_BIF_LS |
2451 RADEON_CG_SUPPORT_VCE_MGCG |
2452 RADEON_CG_SUPPORT_UVD_MGCG |
2453 RADEON_CG_SUPPORT_HDP_LS |
2454 RADEON_CG_SUPPORT_HDP_MGCG;
2455 rdev->pg_flags = 0;
2456 break;
2457 case CHIP_VERDE:
2458 rdev->cg_flags =
090f4b6a 2459 RADEON_CG_SUPPORT_GFX_MGCG |
0116e1ef 2460 RADEON_CG_SUPPORT_GFX_MGLS |
e16866ec 2461 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
0116e1ef
AD		 2462 RADEON_CG_SUPPORT_GFX_CGLS |
2463 RADEON_CG_SUPPORT_GFX_CGTS |
2464 RADEON_CG_SUPPORT_GFX_CP_LS |
2465 RADEON_CG_SUPPORT_GFX_RLC_LS |
2466 RADEON_CG_SUPPORT_MC_LS |
2467 RADEON_CG_SUPPORT_MC_MGCG |
2468 RADEON_CG_SUPPORT_SDMA_MGCG |
2469 RADEON_CG_SUPPORT_BIF_LS |
2470 RADEON_CG_SUPPORT_VCE_MGCG |
2471 RADEON_CG_SUPPORT_UVD_MGCG |
2472 RADEON_CG_SUPPORT_HDP_LS |
2473 RADEON_CG_SUPPORT_HDP_MGCG;
ca6ebb39 2474 rdev->pg_flags = 0 |
2b19d17f 2475 /*RADEON_PG_SUPPORT_GFX_PG | */
ca6ebb39 2476 RADEON_PG_SUPPORT_SDMA;
0116e1ef
AD		 2477 break;
2478 case CHIP_OLAND:
2479 rdev->cg_flags =
090f4b6a 2480 RADEON_CG_SUPPORT_GFX_MGCG |
0116e1ef 2481 RADEON_CG_SUPPORT_GFX_MGLS |
e16866ec 2482 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
0116e1ef
AD		 2483 RADEON_CG_SUPPORT_GFX_CGLS |
2484 RADEON_CG_SUPPORT_GFX_CGTS |
2485 RADEON_CG_SUPPORT_GFX_CP_LS |
2486 RADEON_CG_SUPPORT_GFX_RLC_LS |
2487 RADEON_CG_SUPPORT_MC_LS |
2488 RADEON_CG_SUPPORT_MC_MGCG |
2489 RADEON_CG_SUPPORT_SDMA_MGCG |
2490 RADEON_CG_SUPPORT_BIF_LS |
2491 RADEON_CG_SUPPORT_UVD_MGCG |
2492 RADEON_CG_SUPPORT_HDP_LS |
2493 RADEON_CG_SUPPORT_HDP_MGCG;
2494 rdev->pg_flags = 0;
2495 break;
2496 case CHIP_HAINAN:
2497 rdev->cg_flags =
090f4b6a 2498 RADEON_CG_SUPPORT_GFX_MGCG |
0116e1ef 2499 RADEON_CG_SUPPORT_GFX_MGLS |
e16866ec 2500 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
0116e1ef
AD		 2501 RADEON_CG_SUPPORT_GFX_CGLS |
2502 RADEON_CG_SUPPORT_GFX_CGTS |
2503 RADEON_CG_SUPPORT_GFX_CP_LS |
2504 RADEON_CG_SUPPORT_GFX_RLC_LS |
2505 RADEON_CG_SUPPORT_MC_LS |
2506 RADEON_CG_SUPPORT_MC_MGCG |
2507 RADEON_CG_SUPPORT_SDMA_MGCG |
2508 RADEON_CG_SUPPORT_BIF_LS |
2509 RADEON_CG_SUPPORT_HDP_LS |
2510 RADEON_CG_SUPPORT_HDP_MGCG;
2511 rdev->pg_flags = 0;
2512 break;
2513 default:
2514 rdev->cg_flags = 0;
2515 rdev->pg_flags = 0;
2516 break;
2517 }
02779c08 2518 break;
0672e27b 2519 case CHIP_BONAIRE:
41971b37 2520 case CHIP_HAWAII:
0672e27b
AD		 2521 rdev->asic = &ci_asic;
2522 rdev->num_crtc = 6;
22c775ce 2523 rdev->has_uvd = true;
41971b37
AD		 2524 if (rdev->family == CHIP_BONAIRE) {
2525 rdev->cg_flags =
2526 RADEON_CG_SUPPORT_GFX_MGCG |
2527 RADEON_CG_SUPPORT_GFX_MGLS |
6960948d 2528 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
41971b37
AD		 2529 RADEON_CG_SUPPORT_GFX_CGLS |
2530 RADEON_CG_SUPPORT_GFX_CGTS |
2531 RADEON_CG_SUPPORT_GFX_CGTS_LS |
2532 RADEON_CG_SUPPORT_GFX_CP_LS |
2533 RADEON_CG_SUPPORT_MC_LS |
2534 RADEON_CG_SUPPORT_MC_MGCG |
2535 RADEON_CG_SUPPORT_SDMA_MGCG |
2536 RADEON_CG_SUPPORT_SDMA_LS |
2537 RADEON_CG_SUPPORT_BIF_LS |
2538 RADEON_CG_SUPPORT_VCE_MGCG |
2539 RADEON_CG_SUPPORT_UVD_MGCG |
2540 RADEON_CG_SUPPORT_HDP_LS |
2541 RADEON_CG_SUPPORT_HDP_MGCG;
2542 rdev->pg_flags = 0;
2543 } else {
2544 rdev->cg_flags =
2545 RADEON_CG_SUPPORT_GFX_MGCG |
2546 RADEON_CG_SUPPORT_GFX_MGLS |
6960948d 2547 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
41971b37
AD		 2548 RADEON_CG_SUPPORT_GFX_CGLS |
2549 RADEON_CG_SUPPORT_GFX_CGTS |
2550 RADEON_CG_SUPPORT_GFX_CP_LS |
2551 RADEON_CG_SUPPORT_MC_LS |
2552 RADEON_CG_SUPPORT_MC_MGCG |
2553 RADEON_CG_SUPPORT_SDMA_MGCG |
2554 RADEON_CG_SUPPORT_SDMA_LS |
2555 RADEON_CG_SUPPORT_BIF_LS |
2556 RADEON_CG_SUPPORT_VCE_MGCG |
2557 RADEON_CG_SUPPORT_UVD_MGCG |
2558 RADEON_CG_SUPPORT_HDP_LS |
2559 RADEON_CG_SUPPORT_HDP_MGCG;
2560 rdev->pg_flags = 0;
2561 }
0672e27b
AD		 2562 break;
2563 case CHIP_KAVERI:
2564 case CHIP_KABINI:
b0a9f22a 2565 case CHIP_MULLINS:
0672e27b
AD		 2566 rdev->asic = &kv_asic;
2567 /* set num crtcs */
473359bc 2568 if (rdev->family == CHIP_KAVERI) {
0672e27b 2569 rdev->num_crtc = 4;
473359bc 2570 rdev->cg_flags =
773dc10a 2571 RADEON_CG_SUPPORT_GFX_MGCG |
473359bc 2572 RADEON_CG_SUPPORT_GFX_MGLS |
6960948d 2573 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
473359bc
AD		 2574 RADEON_CG_SUPPORT_GFX_CGLS |
2575 RADEON_CG_SUPPORT_GFX_CGTS |
2576 RADEON_CG_SUPPORT_GFX_CGTS_LS |
2577 RADEON_CG_SUPPORT_GFX_CP_LS |
2578 RADEON_CG_SUPPORT_SDMA_MGCG |
2579 RADEON_CG_SUPPORT_SDMA_LS |
2580 RADEON_CG_SUPPORT_BIF_LS |
2581 RADEON_CG_SUPPORT_VCE_MGCG |
2582 RADEON_CG_SUPPORT_UVD_MGCG |
2583 RADEON_CG_SUPPORT_HDP_LS |
2584 RADEON_CG_SUPPORT_HDP_MGCG;
2585 rdev->pg_flags = 0;
2b19d17f 2586 /*RADEON_PG_SUPPORT_GFX_PG |
473359bc
AD		 2587 RADEON_PG_SUPPORT_GFX_SMG |
2588 RADEON_PG_SUPPORT_GFX_DMG |
2589 RADEON_PG_SUPPORT_UVD |
2590 RADEON_PG_SUPPORT_VCE |
2591 RADEON_PG_SUPPORT_CP |
2592 RADEON_PG_SUPPORT_GDS |
2593 RADEON_PG_SUPPORT_RLC_SMU_HS |
2594 RADEON_PG_SUPPORT_ACP |
2595 RADEON_PG_SUPPORT_SAMU;*/
2596 } else {
0672e27b 2597 rdev->num_crtc = 2;
473359bc 2598 rdev->cg_flags =
773dc10a 2599 RADEON_CG_SUPPORT_GFX_MGCG |
473359bc 2600 RADEON_CG_SUPPORT_GFX_MGLS |
6960948d 2601 /*RADEON_CG_SUPPORT_GFX_CGCG |*/
473359bc
AD		 2602 RADEON_CG_SUPPORT_GFX_CGLS |
2603 RADEON_CG_SUPPORT_GFX_CGTS |
2604 RADEON_CG_SUPPORT_GFX_CGTS_LS |
2605 RADEON_CG_SUPPORT_GFX_CP_LS |
2606 RADEON_CG_SUPPORT_SDMA_MGCG |
2607 RADEON_CG_SUPPORT_SDMA_LS |
2608 RADEON_CG_SUPPORT_BIF_LS |
2609 RADEON_CG_SUPPORT_VCE_MGCG |
2610 RADEON_CG_SUPPORT_UVD_MGCG |
2611 RADEON_CG_SUPPORT_HDP_LS |
2612 RADEON_CG_SUPPORT_HDP_MGCG;
2613 rdev->pg_flags = 0;
2b19d17f 2614 /*RADEON_PG_SUPPORT_GFX_PG |
473359bc
AD		 2615 RADEON_PG_SUPPORT_GFX_SMG |
2616 RADEON_PG_SUPPORT_UVD |
2617 RADEON_PG_SUPPORT_VCE |
2618 RADEON_PG_SUPPORT_CP |
2619 RADEON_PG_SUPPORT_GDS |
2620 RADEON_PG_SUPPORT_RLC_SMU_HS |
2621 RADEON_PG_SUPPORT_SAMU;*/
2622 }
22c775ce 2623 rdev->has_uvd = true;
0672e27b 2624 break;
0a10c851
DV		 2625 default:
2626 /* FIXME: not supported yet */
2627 return -EINVAL;
2628 }
2629
2630 if (rdev->flags & RADEON_IS_IGP) {
798bcf73
AD		 2631 rdev->asic->pm.get_memory_clock = NULL;
2632 rdev->asic->pm.set_memory_clock = NULL;
0a10c851
DV		 2633 }
2634
2635 return 0;
2636}
2637
Linux kernel - Deliverables
This page took 0.42461 seconds and 5 git commands to generate.