projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/kms: update atombios.h to latest upstream.
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_atombios.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include "drmP.h"
27#include "radeon_drm.h"
28#include "radeon.h"
29
30#include "atom.h"
31#include "atom-bits.h"
32
33/* from radeon_encoder.c */
34extern uint32_t
35radeon_get_encoder_id(struct drm_device *dev, uint32_t supported_device,
36 uint8_t dac);
37extern void radeon_link_encoder_connector(struct drm_device *dev);
38extern void
39radeon_add_atom_encoder(struct drm_device *dev, uint32_t encoder_id,
40 uint32_t supported_device);
41
42/* from radeon_connector.c */
43extern void
44radeon_add_atom_connector(struct drm_device *dev,
45 uint32_t connector_id,
46 uint32_t supported_device,
47 int connector_type,
48 struct radeon_i2c_bus_rec *i2c_bus,
b75fad06 49 bool linkb, uint32_t igp_lane_info,
eed45b30
AD		 50 uint16_t connector_object_id,
51 struct radeon_hpd *hpd);
771fe6b9
JG		 52
53/* from radeon_legacy_encoder.c */
54extern void
55radeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_id,
56 uint32_t supported_device);
57
58union atom_supported_devices {
59 struct _ATOM_SUPPORTED_DEVICES_INFO info;
60 struct _ATOM_SUPPORTED_DEVICES_INFO_2 info_2;
61 struct _ATOM_SUPPORTED_DEVICES_INFO_2d1 info_2d1;
62};
63
eed45b30
AD		 64static inline struct radeon_i2c_bus_rec radeon_lookup_i2c_gpio(struct radeon_device *rdev,
65 uint8_t id)
771fe6b9 66{
771fe6b9 67 struct atom_context *ctx = rdev->mode_info.atom_context;
6a93cb25 68 ATOM_GPIO_I2C_ASSIGMENT *gpio;
771fe6b9
JG		 69 struct radeon_i2c_bus_rec i2c;
70 int index = GetIndexIntoMasterTable(DATA, GPIO_I2C_Info);
71 struct _ATOM_GPIO_I2C_INFO *i2c_info;
72 uint16_t data_offset;
d3f420d1 73 int i;
771fe6b9
JG		 74
75 memset(&i2c, 0, sizeof(struct radeon_i2c_bus_rec));
76 i2c.valid = false;
77
78 atom_parse_data_header(ctx, index, NULL, NULL, NULL, &data_offset);
79
80 i2c_info = (struct _ATOM_GPIO_I2C_INFO *)(ctx->bios + data_offset);
81
6a93cb25 82
d3f420d1
AD		 83 for (i = 0; i < ATOM_MAX_SUPPORTED_DEVICE; i++) {
84 gpio = &i2c_info->asGPIO_Info[i];
85
86 if (gpio->sucI2cId.ucAccess == id) {
87 i2c.mask_clk_reg = le16_to_cpu(gpio->usClkMaskRegisterIndex) * 4;
88 i2c.mask_data_reg = le16_to_cpu(gpio->usDataMaskRegisterIndex) * 4;
89 i2c.en_clk_reg = le16_to_cpu(gpio->usClkEnRegisterIndex) * 4;
90 i2c.en_data_reg = le16_to_cpu(gpio->usDataEnRegisterIndex) * 4;
91 i2c.y_clk_reg = le16_to_cpu(gpio->usClkY_RegisterIndex) * 4;
92 i2c.y_data_reg = le16_to_cpu(gpio->usDataY_RegisterIndex) * 4;
93 i2c.a_clk_reg = le16_to_cpu(gpio->usClkA_RegisterIndex) * 4;
94 i2c.a_data_reg = le16_to_cpu(gpio->usDataA_RegisterIndex) * 4;
95 i2c.mask_clk_mask = (1 << gpio->ucClkMaskShift);
96 i2c.mask_data_mask = (1 << gpio->ucDataMaskShift);
97 i2c.en_clk_mask = (1 << gpio->ucClkEnShift);
98 i2c.en_data_mask = (1 << gpio->ucDataEnShift);
99 i2c.y_clk_mask = (1 << gpio->ucClkY_Shift);
100 i2c.y_data_mask = (1 << gpio->ucDataY_Shift);
101 i2c.a_clk_mask = (1 << gpio->ucClkA_Shift);
102 i2c.a_data_mask = (1 << gpio->ucDataA_Shift);
103
104 if (gpio->sucI2cId.sbfAccess.bfHW_Capable)
105 i2c.hw_capable = true;
106 else
107 i2c.hw_capable = false;
6a93cb25 108
d3f420d1
AD		 109 if (gpio->sucI2cId.ucAccess == 0xa0)
110 i2c.mm_i2c = true;
111 else
112 i2c.mm_i2c = false;
6a93cb25 113
d3f420d1
AD		 114 i2c.i2c_id = gpio->sucI2cId.ucAccess;
115
116 i2c.valid = true;
1d3d51b6 117 break;
d3f420d1
AD		 118 }
119 }
771fe6b9
JG		 120
121 return i2c;
122}
123
eed45b30
AD		 124static inline struct radeon_gpio_rec radeon_lookup_gpio(struct radeon_device *rdev,
125 u8 id)
126{
127 struct atom_context *ctx = rdev->mode_info.atom_context;
128 struct radeon_gpio_rec gpio;
129 int index = GetIndexIntoMasterTable(DATA, GPIO_Pin_LUT);
130 struct _ATOM_GPIO_PIN_LUT *gpio_info;
131 ATOM_GPIO_PIN_ASSIGNMENT *pin;
132 u16 data_offset, size;
133 int i, num_indices;
134
135 memset(&gpio, 0, sizeof(struct radeon_gpio_rec));
136 gpio.valid = false;
137
138 atom_parse_data_header(ctx, index, &size, NULL, NULL, &data_offset);
139
140 gpio_info = (struct _ATOM_GPIO_PIN_LUT *)(ctx->bios + data_offset);
141
142 num_indices = (size - sizeof(ATOM_COMMON_TABLE_HEADER)) / sizeof(ATOM_GPIO_PIN_ASSIGNMENT);
143
144 for (i = 0; i < num_indices; i++) {
145 pin = &gpio_info->asGPIO_Pin[i];
146 if (id == pin->ucGPIO_ID) {
147 gpio.id = pin->ucGPIO_ID;
148 gpio.reg = pin->usGpioPin_AIndex * 4;
149 gpio.mask = (1 << pin->ucGpioPinBitShift);
150 gpio.valid = true;
151 break;
152 }
153 }
154
155 return gpio;
156}
157
158static struct radeon_hpd radeon_atom_get_hpd_info_from_gpio(struct radeon_device *rdev,
159 struct radeon_gpio_rec *gpio)
160{
161 struct radeon_hpd hpd;
162 hpd.gpio = *gpio;
163 if (gpio->reg == AVIVO_DC_GPIO_HPD_A) {
164 switch(gpio->mask) {
165 case (1 << 0):
166 hpd.hpd = RADEON_HPD_1;
167 break;
168 case (1 << 8):
169 hpd.hpd = RADEON_HPD_2;
170 break;
171 case (1 << 16):
172 hpd.hpd = RADEON_HPD_3;
173 break;
174 case (1 << 24):
175 hpd.hpd = RADEON_HPD_4;
176 break;
177 case (1 << 26):
178 hpd.hpd = RADEON_HPD_5;
179 break;
180 case (1 << 28):
181 hpd.hpd = RADEON_HPD_6;
182 break;
183 default:
184 hpd.hpd = RADEON_HPD_NONE;
185 break;
186 }
187 } else
188 hpd.hpd = RADEON_HPD_NONE;
189 return hpd;
190}
191
771fe6b9
JG		 192static bool radeon_atom_apply_quirks(struct drm_device *dev,
193 uint32_t supported_device,
194 int *connector_type,
848577ee 195 struct radeon_i2c_bus_rec *i2c_bus,
eed45b30
AD		 196 uint16_t *line_mux,
197 struct radeon_hpd *hpd)
771fe6b9
JG		 198{
199
200 /* Asus M2A-VM HDMI board lists the DVI port as HDMI */
201 if ((dev->pdev->device == 0x791e) &&
202 (dev->pdev->subsystem_vendor == 0x1043) &&
203 (dev->pdev->subsystem_device == 0x826d)) {
204 if ((*connector_type == DRM_MODE_CONNECTOR_HDMIA) &&
205 (supported_device == ATOM_DEVICE_DFP3_SUPPORT))
206 *connector_type = DRM_MODE_CONNECTOR_DVID;
207 }
208
209 /* a-bit f-i90hd - ciaranm on #radeonhd - this board has no DVI */
210 if ((dev->pdev->device == 0x7941) &&
211 (dev->pdev->subsystem_vendor == 0x147b) &&
212 (dev->pdev->subsystem_device == 0x2412)) {
213 if (*connector_type == DRM_MODE_CONNECTOR_DVII)
214 return false;
215 }
216
217 /* Falcon NW laptop lists vga ddc line for LVDS */
218 if ((dev->pdev->device == 0x5653) &&
219 (dev->pdev->subsystem_vendor == 0x1462) &&
220 (dev->pdev->subsystem_device == 0x0291)) {
848577ee 221 if (*connector_type == DRM_MODE_CONNECTOR_LVDS) {
771fe6b9 222 i2c_bus->valid = false;
848577ee
AD		 223 *line_mux = 53;
224 }
771fe6b9
JG		 225 }
226
4e3f9b78
AD		 227 /* HIS X1300 is DVI+VGA, not DVI+DVI */
228 if ((dev->pdev->device == 0x7146) &&
229 (dev->pdev->subsystem_vendor == 0x17af) &&
230 (dev->pdev->subsystem_device == 0x2058)) {
231 if (supported_device == ATOM_DEVICE_DFP1_SUPPORT)
232 return false;
233 }
234
aa1a750e
DA		 235 /* Gigabyte X1300 is DVI+VGA, not DVI+DVI */
236 if ((dev->pdev->device == 0x7142) &&
237 (dev->pdev->subsystem_vendor == 0x1458) &&
238 (dev->pdev->subsystem_device == 0x2134)) {
239 if (supported_device == ATOM_DEVICE_DFP1_SUPPORT)
240 return false;
241 }
242
243
771fe6b9
JG		 244 /* Funky macbooks */
245 if ((dev->pdev->device == 0x71C5) &&
246 (dev->pdev->subsystem_vendor == 0x106b) &&
247 (dev->pdev->subsystem_device == 0x0080)) {
248 if ((supported_device == ATOM_DEVICE_CRT1_SUPPORT) ||
249 (supported_device == ATOM_DEVICE_DFP2_SUPPORT))
250 return false;
251 }
252
771fe6b9
JG		 253 /* ASUS HD 3600 XT board lists the DVI port as HDMI */
254 if ((dev->pdev->device == 0x9598) &&
255 (dev->pdev->subsystem_vendor == 0x1043) &&
256 (dev->pdev->subsystem_device == 0x01da)) {
705af9c7 257 if (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {
d42571ef 258 *connector_type = DRM_MODE_CONNECTOR_DVII;
705af9c7
AD		 259 }
260 }
261
262 /* ASUS HD 3450 board lists the DVI port as HDMI */
263 if ((dev->pdev->device == 0x95C5) &&
264 (dev->pdev->subsystem_vendor == 0x1043) &&
265 (dev->pdev->subsystem_device == 0x01e2)) {
266 if (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {
d42571ef 267 *connector_type = DRM_MODE_CONNECTOR_DVII;
771fe6b9
JG		 268 }
269 }
270
705af9c7
AD		 271 /* some BIOSes seem to report DAC on HDMI - usually this is a board with
272 * HDMI + VGA reporting as HDMI
273 */
274 if (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {
275 if (supported_device & (ATOM_DEVICE_CRT_SUPPORT)) {
276 *connector_type = DRM_MODE_CONNECTOR_VGA;
277 *line_mux = 0;
278 }
279 }
280
3e5f8ff3
AD		 281 /* Acer laptop reports DVI-D as DVI-I */
282 if ((dev->pdev->device == 0x95c4) &&
283 (dev->pdev->subsystem_vendor == 0x1025) &&
284 (dev->pdev->subsystem_device == 0x013c)) {
285 if ((*connector_type == DRM_MODE_CONNECTOR_DVII) &&
286 (supported_device == ATOM_DEVICE_DFP1_SUPPORT))
287 *connector_type = DRM_MODE_CONNECTOR_DVID;
288 }
289
771fe6b9
JG		 290 return true;
291}
292
293const int supported_devices_connector_convert[] = {
294 DRM_MODE_CONNECTOR_Unknown,
295 DRM_MODE_CONNECTOR_VGA,
296 DRM_MODE_CONNECTOR_DVII,
297 DRM_MODE_CONNECTOR_DVID,
298 DRM_MODE_CONNECTOR_DVIA,
299 DRM_MODE_CONNECTOR_SVIDEO,
300 DRM_MODE_CONNECTOR_Composite,
301 DRM_MODE_CONNECTOR_LVDS,
302 DRM_MODE_CONNECTOR_Unknown,
303 DRM_MODE_CONNECTOR_Unknown,
304 DRM_MODE_CONNECTOR_HDMIA,
305 DRM_MODE_CONNECTOR_HDMIB,
306 DRM_MODE_CONNECTOR_Unknown,
307 DRM_MODE_CONNECTOR_Unknown,
308 DRM_MODE_CONNECTOR_9PinDIN,
309 DRM_MODE_CONNECTOR_DisplayPort
310};
311
b75fad06
AD		 312const uint16_t supported_devices_connector_object_id_convert[] = {
313 CONNECTOR_OBJECT_ID_NONE,
314 CONNECTOR_OBJECT_ID_VGA,
315 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I, /* not all boards support DL */
316 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D, /* not all boards support DL */
317 CONNECTOR_OBJECT_ID_VGA, /* technically DVI-A */
318 CONNECTOR_OBJECT_ID_COMPOSITE,
319 CONNECTOR_OBJECT_ID_SVIDEO,
320 CONNECTOR_OBJECT_ID_LVDS,
321 CONNECTOR_OBJECT_ID_9PIN_DIN,
322 CONNECTOR_OBJECT_ID_9PIN_DIN,
323 CONNECTOR_OBJECT_ID_DISPLAYPORT,
324 CONNECTOR_OBJECT_ID_HDMI_TYPE_A,
325 CONNECTOR_OBJECT_ID_HDMI_TYPE_B,
326 CONNECTOR_OBJECT_ID_SVIDEO
327};
328
771fe6b9
JG		 329const int object_connector_convert[] = {
330 DRM_MODE_CONNECTOR_Unknown,
331 DRM_MODE_CONNECTOR_DVII,
332 DRM_MODE_CONNECTOR_DVII,
333 DRM_MODE_CONNECTOR_DVID,
334 DRM_MODE_CONNECTOR_DVID,
335 DRM_MODE_CONNECTOR_VGA,
336 DRM_MODE_CONNECTOR_Composite,
337 DRM_MODE_CONNECTOR_SVIDEO,
338 DRM_MODE_CONNECTOR_Unknown,
705af9c7 339 DRM_MODE_CONNECTOR_Unknown,
771fe6b9
JG		 340 DRM_MODE_CONNECTOR_9PinDIN,
341 DRM_MODE_CONNECTOR_Unknown,
342 DRM_MODE_CONNECTOR_HDMIA,
343 DRM_MODE_CONNECTOR_HDMIB,
771fe6b9
JG		 344 DRM_MODE_CONNECTOR_LVDS,
345 DRM_MODE_CONNECTOR_9PinDIN,
346 DRM_MODE_CONNECTOR_Unknown,
347 DRM_MODE_CONNECTOR_Unknown,
348 DRM_MODE_CONNECTOR_Unknown,
196c58d2
AD		 349 DRM_MODE_CONNECTOR_DisplayPort,
350 DRM_MODE_CONNECTOR_eDP,
351 DRM_MODE_CONNECTOR_Unknown
771fe6b9
JG		 352};
353
354bool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev)
355{
356 struct radeon_device *rdev = dev->dev_private;
357 struct radeon_mode_info *mode_info = &rdev->mode_info;
358 struct atom_context *ctx = mode_info->atom_context;
359 int index = GetIndexIntoMasterTable(DATA, Object_Header);
eed45b30
AD		 360 u16 size, data_offset;
361 u8 frev, crev;
771fe6b9
JG		 362 ATOM_CONNECTOR_OBJECT_TABLE *con_obj;
363 ATOM_DISPLAY_OBJECT_PATH_TABLE *path_obj;
364 ATOM_OBJECT_HEADER *obj_header;
365 int i, j, path_size, device_support;
366 int connector_type;
eed45b30 367 u16 igp_lane_info, conn_id, connector_object_id;
771fe6b9
JG		 368 bool linkb;
369 struct radeon_i2c_bus_rec ddc_bus;
eed45b30
AD		 370 struct radeon_gpio_rec gpio;
371 struct radeon_hpd hpd;
372
771fe6b9
JG		 373 atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset);
374
375 if (data_offset == 0)
376 return false;
377
378 if (crev < 2)
379 return false;
380
381 obj_header = (ATOM_OBJECT_HEADER *) (ctx->bios + data_offset);
382 path_obj = (ATOM_DISPLAY_OBJECT_PATH_TABLE *)
383 (ctx->bios + data_offset +
384 le16_to_cpu(obj_header->usDisplayPathTableOffset));
385 con_obj = (ATOM_CONNECTOR_OBJECT_TABLE *)
386 (ctx->bios + data_offset +
387 le16_to_cpu(obj_header->usConnectorObjectTableOffset));
388 device_support = le16_to_cpu(obj_header->usDeviceSupport);
389
390 path_size = 0;
391 for (i = 0; i < path_obj->ucNumOfDispPath; i++) {
392 uint8_t *addr = (uint8_t *) path_obj->asDispPath;
393 ATOM_DISPLAY_OBJECT_PATH *path;
394 addr += path_size;
395 path = (ATOM_DISPLAY_OBJECT_PATH *) addr;
396 path_size += le16_to_cpu(path->usSize);
397 linkb = false;
771fe6b9
JG		 398 if (device_support & le16_to_cpu(path->usDeviceTag)) {
399 uint8_t con_obj_id, con_obj_num, con_obj_type;
400
401 con_obj_id =
402 (le16_to_cpu(path->usConnObjectId) & OBJECT_ID_MASK)
403 >> OBJECT_ID_SHIFT;
404 con_obj_num =
405 (le16_to_cpu(path->usConnObjectId) & ENUM_ID_MASK)
406 >> ENUM_ID_SHIFT;
407 con_obj_type =
408 (le16_to_cpu(path->usConnObjectId) &
409 OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;
410
4bbd4973
DA		 411 /* TODO CV support */
412 if (le16_to_cpu(path->usDeviceTag) ==
413 ATOM_DEVICE_CV_SUPPORT)
771fe6b9
JG		 414 continue;
415
ee59f2b4
AD		 416 /* IGP chips */
417 if ((rdev->flags & RADEON_IS_IGP) &&
771fe6b9
JG		 418 (con_obj_id ==
419 CONNECTOR_OBJECT_ID_PCIE_CONNECTOR)) {
420 uint16_t igp_offset = 0;
421 ATOM_INTEGRATED_SYSTEM_INFO_V2 *igp_obj;
422
423 index =
424 GetIndexIntoMasterTable(DATA,
425 IntegratedSystemInfo);
426
427 atom_parse_data_header(ctx, index, &size, &frev,
428 &crev, &igp_offset);
429
430 if (crev >= 2) {
431 igp_obj =
432 (ATOM_INTEGRATED_SYSTEM_INFO_V2
433 *) (ctx->bios + igp_offset);
434
435 if (igp_obj) {
436 uint32_t slot_config, ct;
437
438 if (con_obj_num == 1)
439 slot_config =
440 igp_obj->
441 ulDDISlot1Config;
442 else
443 slot_config =
444 igp_obj->
445 ulDDISlot2Config;
446
447 ct = (slot_config >> 16) & 0xff;
448 connector_type =
449 object_connector_convert
450 [ct];
b75fad06 451 connector_object_id = ct;
771fe6b9
JG		 452 igp_lane_info =
453 slot_config & 0xffff;
454 } else
455 continue;
456 } else
457 continue;
458 } else {
459 igp_lane_info = 0;
460 connector_type =
461 object_connector_convert[con_obj_id];
b75fad06 462 connector_object_id = con_obj_id;
771fe6b9
JG		 463 }
464
465 if (connector_type == DRM_MODE_CONNECTOR_Unknown)
466 continue;
467
468 for (j = 0; j < ((le16_to_cpu(path->usSize) - 8) / 2);
469 j++) {
470 uint8_t enc_obj_id, enc_obj_num, enc_obj_type;
471
472 enc_obj_id =
473 (le16_to_cpu(path->usGraphicObjIds[j]) &
474 OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
475 enc_obj_num =
476 (le16_to_cpu(path->usGraphicObjIds[j]) &
477 ENUM_ID_MASK) >> ENUM_ID_SHIFT;
478 enc_obj_type =
479 (le16_to_cpu(path->usGraphicObjIds[j]) &
480 OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;
481
482 /* FIXME: add support for router objects */
483 if (enc_obj_type == GRAPH_OBJECT_TYPE_ENCODER) {
484 if (enc_obj_num == 2)
485 linkb = true;
486 else
487 linkb = false;
488
489 radeon_add_atom_encoder(dev,
490 enc_obj_id,
491 le16_to_cpu
492 (path->
493 usDeviceTag));
494
495 }
496 }
497
eed45b30 498 /* look up gpio for ddc, hpd */
771fe6b9 499 if ((le16_to_cpu(path->usDeviceTag) &
eed45b30 500 (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) == 0) {
771fe6b9
JG		 501 for (j = 0; j < con_obj->ucNumberOfObjects; j++) {
502 if (le16_to_cpu(path->usConnObjectId) ==
503 le16_to_cpu(con_obj->asObjects[j].
504 usObjectID)) {
505 ATOM_COMMON_RECORD_HEADER
506 *record =
507 (ATOM_COMMON_RECORD_HEADER
508 *)
509 (ctx->bios + data_offset +
510 le16_to_cpu(con_obj->
511 asObjects[j].
512 usRecordOffset));
513 ATOM_I2C_RECORD *i2c_record;
eed45b30 514 ATOM_HPD_INT_RECORD *hpd_record;
d3f420d1 515 ATOM_I2C_ID_CONFIG_ACCESS *i2c_config;
eed45b30 516 hpd.hpd = RADEON_HPD_NONE;
6a93cb25 517
771fe6b9
JG		 518 while (record->ucRecordType > 0
519 && record->
520 ucRecordType <=
521 ATOM_MAX_OBJECT_RECORD_NUMBER) {
eed45b30 522 switch (record->ucRecordType) {
771fe6b9
JG		 523 case ATOM_I2C_RECORD_TYPE:
524 i2c_record =
eed45b30
AD		 525 (ATOM_I2C_RECORD *)
526 record;
d3f420d1
AD		 527 i2c_config =
528 (ATOM_I2C_ID_CONFIG_ACCESS *)
529 &i2c_record->sucI2cId;
eed45b30 530 ddc_bus = radeon_lookup_i2c_gpio(rdev,
d3f420d1
AD		 531 i2c_config->
532 ucAccess);
eed45b30
AD		 533 break;
534 case ATOM_HPD_INT_RECORD_TYPE:
535 hpd_record =
536 (ATOM_HPD_INT_RECORD *)
537 record;
538 gpio = radeon_lookup_gpio(rdev,
539 hpd_record->ucHPDIntGPIOID);
540 hpd = radeon_atom_get_hpd_info_from_gpio(rdev, &gpio);
541 hpd.plugged_state = hpd_record->ucPlugged_PinState;
771fe6b9
JG		 542 break;
543 }
544 record =
545 (ATOM_COMMON_RECORD_HEADER
546 *) ((char *)record
547 +
548 record->
549 ucRecordSize);
550 }
551 break;
552 }
553 }
eed45b30
AD		 554 } else {
555 hpd.hpd = RADEON_HPD_NONE;
771fe6b9 556 ddc_bus.valid = false;
eed45b30 557 }
771fe6b9 558
705af9c7
AD		 559 conn_id = le16_to_cpu(path->usConnObjectId);
560
561 if (!radeon_atom_apply_quirks
562 (dev, le16_to_cpu(path->usDeviceTag), &connector_type,
eed45b30 563 &ddc_bus, &conn_id, &hpd))
705af9c7
AD		 564 continue;
565
771fe6b9 566 radeon_add_atom_connector(dev,
705af9c7 567 conn_id,
771fe6b9
JG		 568 le16_to_cpu(path->
569 usDeviceTag),
570 connector_type, &ddc_bus,
b75fad06 571 linkb, igp_lane_info,
eed45b30
AD		 572 connector_object_id,
573 &hpd);
771fe6b9
JG		 574
575 }
576 }
577
578 radeon_link_encoder_connector(dev);
579
580 return true;
581}
582
b75fad06
AD		 583static uint16_t atombios_get_connector_object_id(struct drm_device *dev,
584 int connector_type,
585 uint16_t devices)
586{
587 struct radeon_device *rdev = dev->dev_private;
588
589 if (rdev->flags & RADEON_IS_IGP) {
590 return supported_devices_connector_object_id_convert
591 [connector_type];
592 } else if (((connector_type == DRM_MODE_CONNECTOR_DVII) ||
593 (connector_type == DRM_MODE_CONNECTOR_DVID)) &&
594 (devices & ATOM_DEVICE_DFP2_SUPPORT)) {
595 struct radeon_mode_info *mode_info = &rdev->mode_info;
596 struct atom_context *ctx = mode_info->atom_context;
597 int index = GetIndexIntoMasterTable(DATA, XTMDS_Info);
598 uint16_t size, data_offset;
599 uint8_t frev, crev;
600 ATOM_XTMDS_INFO *xtmds;
601
602 atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset);
603 xtmds = (ATOM_XTMDS_INFO *)(ctx->bios + data_offset);
604
605 if (xtmds->ucSupportedLink & ATOM_XTMDS_SUPPORTED_DUALLINK) {
606 if (connector_type == DRM_MODE_CONNECTOR_DVII)
607 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;
608 else
609 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;
610 } else {
611 if (connector_type == DRM_MODE_CONNECTOR_DVII)
612 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
613 else
614 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;
615 }
616 } else {
617 return supported_devices_connector_object_id_convert
618 [connector_type];
619 }
620}
621
771fe6b9
JG		 622struct bios_connector {
623 bool valid;
705af9c7 624 uint16_t line_mux;
771fe6b9
JG		 625 uint16_t devices;
626 int connector_type;
627 struct radeon_i2c_bus_rec ddc_bus;
eed45b30 628 struct radeon_hpd hpd;
771fe6b9
JG		 629};
630
631bool radeon_get_atom_connector_info_from_supported_devices_table(struct
632 drm_device
633 *dev)
634{
635 struct radeon_device *rdev = dev->dev_private;
636 struct radeon_mode_info *mode_info = &rdev->mode_info;
637 struct atom_context *ctx = mode_info->atom_context;
638 int index = GetIndexIntoMasterTable(DATA, SupportedDevicesInfo);
639 uint16_t size, data_offset;
640 uint8_t frev, crev;
641 uint16_t device_support;
642 uint8_t dac;
643 union atom_supported_devices *supported_devices;
eed45b30 644 int i, j, max_device;
771fe6b9
JG		 645 struct bios_connector bios_connectors[ATOM_MAX_SUPPORTED_DEVICE];
646
647 atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset);
648
649 supported_devices =
650 (union atom_supported_devices *)(ctx->bios + data_offset);
651
652 device_support = le16_to_cpu(supported_devices->info.usDeviceSupport);
653
eed45b30
AD		 654 if (frev > 1)
655 max_device = ATOM_MAX_SUPPORTED_DEVICE;
656 else
657 max_device = ATOM_MAX_SUPPORTED_DEVICE_INFO;
658
659 for (i = 0; i < max_device; i++) {
771fe6b9
JG		 660 ATOM_CONNECTOR_INFO_I2C ci =
661 supported_devices->info.asConnInfo[i];
662
663 bios_connectors[i].valid = false;
664
665 if (!(device_support & (1 << i))) {
666 continue;
667 }
668
669 if (i == ATOM_DEVICE_CV_INDEX) {
670 DRM_DEBUG("Skipping Component Video\n");
671 continue;
672 }
673
771fe6b9
JG		 674 bios_connectors[i].connector_type =
675 supported_devices_connector_convert[ci.sucConnectorInfo.
676 sbfAccess.
677 bfConnectorType];
678
679 if (bios_connectors[i].connector_type ==
680 DRM_MODE_CONNECTOR_Unknown)
681 continue;
682
683 dac = ci.sucConnectorInfo.sbfAccess.bfAssociatedDAC;
684
d3f420d1
AD		 685 bios_connectors[i].line_mux =
686 ci.sucI2cId.ucAccess;
771fe6b9
JG		 687
688 /* give tv unique connector ids */
689 if (i == ATOM_DEVICE_TV1_INDEX) {
690 bios_connectors[i].ddc_bus.valid = false;
691 bios_connectors[i].line_mux = 50;
692 } else if (i == ATOM_DEVICE_TV2_INDEX) {
693 bios_connectors[i].ddc_bus.valid = false;
694 bios_connectors[i].line_mux = 51;
695 } else if (i == ATOM_DEVICE_CV_INDEX) {
696 bios_connectors[i].ddc_bus.valid = false;
697 bios_connectors[i].line_mux = 52;
698 } else
699 bios_connectors[i].ddc_bus =
eed45b30
AD		 700 radeon_lookup_i2c_gpio(rdev,
701 bios_connectors[i].line_mux);
702
703 if ((crev > 1) && (frev > 1)) {
704 u8 isb = supported_devices->info_2d1.asIntSrcInfo[i].ucIntSrcBitmap;
705 switch (isb) {
706 case 0x4:
707 bios_connectors[i].hpd.hpd = RADEON_HPD_1;
708 break;
709 case 0xa:
710 bios_connectors[i].hpd.hpd = RADEON_HPD_2;
711 break;
712 default:
713 bios_connectors[i].hpd.hpd = RADEON_HPD_NONE;
714 break;
715 }
716 } else {
717 if (i == ATOM_DEVICE_DFP1_INDEX)
718 bios_connectors[i].hpd.hpd = RADEON_HPD_1;
719 else if (i == ATOM_DEVICE_DFP2_INDEX)
720 bios_connectors[i].hpd.hpd = RADEON_HPD_2;
721 else
722 bios_connectors[i].hpd.hpd = RADEON_HPD_NONE;
723 }
771fe6b9
JG		 724
725 /* Always set the connector type to VGA for CRT1/CRT2. if they are
726 * shared with a DVI port, we'll pick up the DVI connector when we
727 * merge the outputs. Some bioses incorrectly list VGA ports as DVI.
728 */
729 if (i == ATOM_DEVICE_CRT1_INDEX || i == ATOM_DEVICE_CRT2_INDEX)
730 bios_connectors[i].connector_type =
731 DRM_MODE_CONNECTOR_VGA;
732
733 if (!radeon_atom_apply_quirks
734 (dev, (1 << i), &bios_connectors[i].connector_type,
eed45b30
AD		 735 &bios_connectors[i].ddc_bus, &bios_connectors[i].line_mux,
736 &bios_connectors[i].hpd))
771fe6b9
JG		 737 continue;
738
739 bios_connectors[i].valid = true;
740 bios_connectors[i].devices = (1 << i);
741
742 if (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom)
743 radeon_add_atom_encoder(dev,
744 radeon_get_encoder_id(dev,
745 (1 << i),
746 dac),
747 (1 << i));
748 else
749 radeon_add_legacy_encoder(dev,
750 radeon_get_encoder_id(dev,
f56cd64f 751 (1 << i),
771fe6b9
JG		 752 dac),
753 (1 << i));
754 }
755
756 /* combine shared connectors */
eed45b30 757 for (i = 0; i < max_device; i++) {
771fe6b9 758 if (bios_connectors[i].valid) {
eed45b30 759 for (j = 0; j < max_device; j++) {
771fe6b9
JG		 760 if (bios_connectors[j].valid && (i != j)) {
761 if (bios_connectors[i].line_mux ==
762 bios_connectors[j].line_mux) {
f56cd64f
AD		 763 /* make sure not to combine LVDS */
764 if (bios_connectors[i].devices & (ATOM_DEVICE_LCD_SUPPORT)) {
765 bios_connectors[i].line_mux = 53;
766 bios_connectors[i].ddc_bus.valid = false;
767 continue;
768 }
769 if (bios_connectors[j].devices & (ATOM_DEVICE_LCD_SUPPORT)) {
770 bios_connectors[j].line_mux = 53;
771 bios_connectors[j].ddc_bus.valid = false;
772 continue;
773 }
774 /* combine analog and digital for DVI-I */
775 if (((bios_connectors[i].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&
776 (bios_connectors[j].devices & (ATOM_DEVICE_CRT_SUPPORT))) ||
777 ((bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&
778 (bios_connectors[i].devices & (ATOM_DEVICE_CRT_SUPPORT)))) {
779 bios_connectors[i].devices |=
780 bios_connectors[j].devices;
781 bios_connectors[i].connector_type =
782 DRM_MODE_CONNECTOR_DVII;
783 if (bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT))
eed45b30
AD		 784 bios_connectors[i].hpd =
785 bios_connectors[j].hpd;
f56cd64f 786 bios_connectors[j].valid = false;
771fe6b9
JG		 787 }
788 }
789 }
790 }
791 }
792 }
793
794 /* add the connectors */
eed45b30 795 for (i = 0; i < max_device; i++) {
b75fad06
AD		 796 if (bios_connectors[i].valid) {
797 uint16_t connector_object_id =
798 atombios_get_connector_object_id(dev,
799 bios_connectors[i].connector_type,
800 bios_connectors[i].devices);
771fe6b9
JG		 801 radeon_add_atom_connector(dev,
802 bios_connectors[i].line_mux,
803 bios_connectors[i].devices,
804 bios_connectors[i].
805 connector_type,
806 &bios_connectors[i].ddc_bus,
b75fad06 807 false, 0,
eed45b30
AD		 808 connector_object_id,
809 &bios_connectors[i].hpd);
b75fad06 810 }
771fe6b9
JG		 811 }
812
813 radeon_link_encoder_connector(dev);
814
815 return true;
816}
817
818union firmware_info {
819 ATOM_FIRMWARE_INFO info;
820 ATOM_FIRMWARE_INFO_V1_2 info_12;
821 ATOM_FIRMWARE_INFO_V1_3 info_13;
822 ATOM_FIRMWARE_INFO_V1_4 info_14;
823};
824
825bool radeon_atom_get_clock_info(struct drm_device *dev)
826{
827 struct radeon_device *rdev = dev->dev_private;
828 struct radeon_mode_info *mode_info = &rdev->mode_info;
829 int index = GetIndexIntoMasterTable(DATA, FirmwareInfo);
830 union firmware_info *firmware_info;
831 uint8_t frev, crev;
832 struct radeon_pll *p1pll = &rdev->clock.p1pll;
833 struct radeon_pll *p2pll = &rdev->clock.p2pll;
834 struct radeon_pll *spll = &rdev->clock.spll;
835 struct radeon_pll *mpll = &rdev->clock.mpll;
836 uint16_t data_offset;
837
838 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev,
839 &crev, &data_offset);
840
841 firmware_info =
842 (union firmware_info *)(mode_info->atom_context->bios +
843 data_offset);
844
845 if (firmware_info) {
846 /* pixel clocks */
847 p1pll->reference_freq =
848 le16_to_cpu(firmware_info->info.usReferenceClock);
849 p1pll->reference_div = 0;
850
bc293e58
MF		 851 if (crev < 2)
852 p1pll->pll_out_min =
853 le16_to_cpu(firmware_info->info.usMinPixelClockPLL_Output);
854 else
855 p1pll->pll_out_min =
856 le32_to_cpu(firmware_info->info_12.ulMinPixelClockPLL_Output);
771fe6b9
JG		 857 p1pll->pll_out_max =
858 le32_to_cpu(firmware_info->info.ulMaxPixelClockPLL_Output);
859
860 if (p1pll->pll_out_min == 0) {
861 if (ASIC_IS_AVIVO(rdev))
862 p1pll->pll_out_min = 64800;
863 else
864 p1pll->pll_out_min = 20000;
8f552a66
AD		 865 } else if (p1pll->pll_out_min > 64800) {
866 /* Limiting the pll output range is a good thing generally as
867 * it limits the number of possible pll combinations for a given
868 * frequency presumably to the ones that work best on each card.
869 * However, certain duallink DVI monitors seem to like
870 * pll combinations that would be limited by this at least on
871 * pre-DCE 3.0 r6xx hardware. This might need to be adjusted per
872 * family.
873 */
b27b6375
AD		 874 if (!radeon_new_pll)
875 p1pll->pll_out_min = 64800;
771fe6b9
JG		 876 }
877
878 p1pll->pll_in_min =
879 le16_to_cpu(firmware_info->info.usMinPixelClockPLL_Input);
880 p1pll->pll_in_max =
881 le16_to_cpu(firmware_info->info.usMaxPixelClockPLL_Input);
882
883 *p2pll = *p1pll;
884
885 /* system clock */
886 spll->reference_freq =
887 le16_to_cpu(firmware_info->info.usReferenceClock);
888 spll->reference_div = 0;
889
890 spll->pll_out_min =
891 le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Output);
892 spll->pll_out_max =
893 le32_to_cpu(firmware_info->info.ulMaxEngineClockPLL_Output);
894
895 /* ??? */
896 if (spll->pll_out_min == 0) {
897 if (ASIC_IS_AVIVO(rdev))
898 spll->pll_out_min = 64800;
899 else
900 spll->pll_out_min = 20000;
901 }
902
903 spll->pll_in_min =
904 le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Input);
905 spll->pll_in_max =
906 le16_to_cpu(firmware_info->info.usMaxEngineClockPLL_Input);
907
908 /* memory clock */
909 mpll->reference_freq =
910 le16_to_cpu(firmware_info->info.usReferenceClock);
911 mpll->reference_div = 0;
912
913 mpll->pll_out_min =
914 le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Output);
915 mpll->pll_out_max =
916 le32_to_cpu(firmware_info->info.ulMaxMemoryClockPLL_Output);
917
918 /* ??? */
919 if (mpll->pll_out_min == 0) {
920 if (ASIC_IS_AVIVO(rdev))
921 mpll->pll_out_min = 64800;
922 else
923 mpll->pll_out_min = 20000;
924 }
925
926 mpll->pll_in_min =
927 le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Input);
928 mpll->pll_in_max =
929 le16_to_cpu(firmware_info->info.usMaxMemoryClockPLL_Input);
930
931 rdev->clock.default_sclk =
932 le32_to_cpu(firmware_info->info.ulDefaultEngineClock);
933 rdev->clock.default_mclk =
934 le32_to_cpu(firmware_info->info.ulDefaultMemoryClock);
935
936 return true;
937 }
938 return false;
939}
940
06b6476d
AD		 941union igp_info {
942 struct _ATOM_INTEGRATED_SYSTEM_INFO info;
943 struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2;
944};
945
946bool radeon_atombios_sideport_present(struct radeon_device *rdev)
947{
948 struct radeon_mode_info *mode_info = &rdev->mode_info;
949 int index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);
950 union igp_info *igp_info;
951 u8 frev, crev;
952 u16 data_offset;
953
954 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev,
955 &crev, &data_offset);
956
957 igp_info = (union igp_info *)(mode_info->atom_context->bios +
958 data_offset);
959
960 if (igp_info) {
961 switch (crev) {
962 case 1:
963 if (igp_info->info.ucMemoryType & 0xf0)
964 return true;
965 break;
966 case 2:
967 if (igp_info->info_2.ucMemoryType & 0x0f)
968 return true;
969 break;
970 default:
971 DRM_ERROR("Unsupported IGP table: %d %d\n", frev, crev);
972 break;
973 }
974 }
975 return false;
976}
977
445282db
DA		 978bool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,
979 struct radeon_encoder_int_tmds *tmds)
771fe6b9
JG		 980{
981 struct drm_device *dev = encoder->base.dev;
982 struct radeon_device *rdev = dev->dev_private;
983 struct radeon_mode_info *mode_info = &rdev->mode_info;
984 int index = GetIndexIntoMasterTable(DATA, TMDS_Info);
985 uint16_t data_offset;
986 struct _ATOM_TMDS_INFO *tmds_info;
987 uint8_t frev, crev;
988 uint16_t maxfreq;
989 int i;
771fe6b9
JG		 990
991 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev,
992 &crev, &data_offset);
993
994 tmds_info =
995 (struct _ATOM_TMDS_INFO *)(mode_info->atom_context->bios +
996 data_offset);
997
998 if (tmds_info) {
771fe6b9
JG		 999 maxfreq = le16_to_cpu(tmds_info->usMaxFrequency);
1000 for (i = 0; i < 4; i++) {
1001 tmds->tmds_pll[i].freq =
1002 le16_to_cpu(tmds_info->asMiscInfo[i].usFrequency);
1003 tmds->tmds_pll[i].value =
1004 tmds_info->asMiscInfo[i].ucPLL_ChargePump & 0x3f;
1005 tmds->tmds_pll[i].value |=
1006 (tmds_info->asMiscInfo[i].
1007 ucPLL_VCO_Gain & 0x3f) << 6;
1008 tmds->tmds_pll[i].value |=
1009 (tmds_info->asMiscInfo[i].
1010 ucPLL_DutyCycle & 0xf) << 12;
1011 tmds->tmds_pll[i].value |=
1012 (tmds_info->asMiscInfo[i].
1013 ucPLL_VoltageSwing & 0xf) << 16;
1014
1015 DRM_DEBUG("TMDS PLL From ATOMBIOS %u %x\n",
1016 tmds->tmds_pll[i].freq,
1017 tmds->tmds_pll[i].value);
1018
1019 if (maxfreq == tmds->tmds_pll[i].freq) {
1020 tmds->tmds_pll[i].freq = 0xffffffff;
1021 break;
1022 }
1023 }
445282db 1024 return true;
771fe6b9 1025 }
445282db 1026 return false;
771fe6b9
JG		 1027}
1028
ebbe1cb9
AD		 1029static struct radeon_atom_ss *radeon_atombios_get_ss_info(struct
1030 radeon_encoder
1031 *encoder,
1032 int id)
1033{
1034 struct drm_device *dev = encoder->base.dev;
1035 struct radeon_device *rdev = dev->dev_private;
1036 struct radeon_mode_info *mode_info = &rdev->mode_info;
1037 int index = GetIndexIntoMasterTable(DATA, PPLL_SS_Info);
1038 uint16_t data_offset;
1039 struct _ATOM_SPREAD_SPECTRUM_INFO *ss_info;
1040 uint8_t frev, crev;
1041 struct radeon_atom_ss *ss = NULL;
279b215e 1042 int i;
ebbe1cb9
AD		 1043
1044 if (id > ATOM_MAX_SS_ENTRY)
1045 return NULL;
1046
1047 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev,
1048 &crev, &data_offset);
1049
1050 ss_info =
1051 (struct _ATOM_SPREAD_SPECTRUM_INFO *)(mode_info->atom_context->bios + data_offset);
1052
1053 if (ss_info) {
1054 ss =
1055 kzalloc(sizeof(struct radeon_atom_ss), GFP_KERNEL);
1056
1057 if (!ss)
1058 return NULL;
1059
279b215e
AD		 1060 for (i = 0; i < ATOM_MAX_SS_ENTRY; i++) {
1061 if (ss_info->asSS_Info[i].ucSS_Id == id) {
1062 ss->percentage =
1063 le16_to_cpu(ss_info->asSS_Info[i].usSpreadSpectrumPercentage);
1064 ss->type = ss_info->asSS_Info[i].ucSpreadSpectrumType;
1065 ss->step = ss_info->asSS_Info[i].ucSS_Step;
1066 ss->delay = ss_info->asSS_Info[i].ucSS_Delay;
1067 ss->range = ss_info->asSS_Info[i].ucSS_Range;
1068 ss->refdiv = ss_info->asSS_Info[i].ucRecommendedRef_Div;
1d3d51b6 1069 break;
279b215e
AD		 1070 }
1071 }
ebbe1cb9
AD		 1072 }
1073 return ss;
1074}
1075
09397278
AD		 1076static void radeon_atom_apply_lvds_quirks(struct drm_device *dev,
1077 struct radeon_encoder_atom_dig *lvds)
1078{
1079
1080 /* Toshiba A300-1BU laptop panel doesn't like new pll divider algo */
1081 if ((dev->pdev->device == 0x95c4) &&
1082 (dev->pdev->subsystem_vendor == 0x1179) &&
1083 (dev->pdev->subsystem_device == 0xff50)) {
1084 if ((lvds->native_mode.hdisplay == 1280) &&
1085 (lvds->native_mode.vdisplay == 800))
1086 lvds->pll_algo = PLL_ALGO_LEGACY;
1087 }
1088
1089}
1090
771fe6b9
JG		 1091union lvds_info {
1092 struct _ATOM_LVDS_INFO info;
1093 struct _ATOM_LVDS_INFO_V12 info_12;
1094};
1095
1096struct radeon_encoder_atom_dig *radeon_atombios_get_lvds_info(struct
1097 radeon_encoder
1098 *encoder)
1099{
1100 struct drm_device *dev = encoder->base.dev;
1101 struct radeon_device *rdev = dev->dev_private;
1102 struct radeon_mode_info *mode_info = &rdev->mode_info;
1103 int index = GetIndexIntoMasterTable(DATA, LVDS_Info);
7dde8a19 1104 uint16_t data_offset, misc;
771fe6b9
JG		 1105 union lvds_info *lvds_info;
1106 uint8_t frev, crev;
1107 struct radeon_encoder_atom_dig *lvds = NULL;
1108
1109 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev,
1110 &crev, &data_offset);
1111
1112 lvds_info =
1113 (union lvds_info *)(mode_info->atom_context->bios + data_offset);
1114
1115 if (lvds_info) {
1116 lvds =
1117 kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL);
1118
1119 if (!lvds)
1120 return NULL;
1121
de2103e4 1122 lvds->native_mode.clock =
771fe6b9 1123 le16_to_cpu(lvds_info->info.sLCDTiming.usPixClk) * 10;
de2103e4 1124 lvds->native_mode.hdisplay =
771fe6b9 1125 le16_to_cpu(lvds_info->info.sLCDTiming.usHActive);
de2103e4 1126 lvds->native_mode.vdisplay =
771fe6b9 1127 le16_to_cpu(lvds_info->info.sLCDTiming.usVActive);
de2103e4
AD		 1128 lvds->native_mode.htotal = lvds->native_mode.hdisplay +
1129 le16_to_cpu(lvds_info->info.sLCDTiming.usHBlanking_Time);
1130 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay +
1131 le16_to_cpu(lvds_info->info.sLCDTiming.usHSyncOffset);
1132 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start +
1133 le16_to_cpu(lvds_info->info.sLCDTiming.usHSyncWidth);
1134 lvds->native_mode.vtotal = lvds->native_mode.vdisplay +
1135 le16_to_cpu(lvds_info->info.sLCDTiming.usVBlanking_Time);
1136 lvds->native_mode.vsync_start = lvds->native_mode.vdisplay +
1137 le16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);
1138 lvds->native_mode.vsync_end = lvds->native_mode.vsync_start +
1139 le16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);
771fe6b9
JG		 1140 lvds->panel_pwr_delay =
1141 le16_to_cpu(lvds_info->info.usOffDelayInMs);
1142 lvds->lvds_misc = lvds_info->info.ucLVDS_Misc;
7dde8a19
AD		 1143
1144 misc = le16_to_cpu(lvds_info->info.sLCDTiming.susModeMiscInfo.usAccess);
1145 if (misc & ATOM_VSYNC_POLARITY)
1146 lvds->native_mode.flags |= DRM_MODE_FLAG_NVSYNC;
1147 if (misc & ATOM_HSYNC_POLARITY)
1148 lvds->native_mode.flags |= DRM_MODE_FLAG_NHSYNC;
1149 if (misc & ATOM_COMPOSITESYNC)
1150 lvds->native_mode.flags |= DRM_MODE_FLAG_CSYNC;
1151 if (misc & ATOM_INTERLACE)
1152 lvds->native_mode.flags |= DRM_MODE_FLAG_INTERLACE;
1153 if (misc & ATOM_DOUBLE_CLOCK_MODE)
1154 lvds->native_mode.flags |= DRM_MODE_FLAG_DBLSCAN;
1155
de2103e4
AD		 1156 /* set crtc values */
1157 drm_mode_set_crtcinfo(&lvds->native_mode, CRTC_INTERLACE_HALVE_V);
771fe6b9 1158
ebbe1cb9
AD		 1159 lvds->ss = radeon_atombios_get_ss_info(encoder, lvds_info->info.ucSS_Id);
1160
7c27f87d
AD		 1161 if (ASIC_IS_AVIVO(rdev)) {
1162 if (radeon_new_pll)
1163 lvds->pll_algo = PLL_ALGO_AVIVO;
1164 else
1165 lvds->pll_algo = PLL_ALGO_LEGACY;
1166 } else
1167 lvds->pll_algo = PLL_ALGO_LEGACY;
1168
09397278
AD		 1169 /* LVDS quirks */
1170 radeon_atom_apply_lvds_quirks(dev, lvds);
1171
771fe6b9
JG		 1172 encoder->native_mode = lvds->native_mode;
1173 }
1174 return lvds;
1175}
1176
6fe7ac3f
AD		 1177struct radeon_encoder_primary_dac *
1178radeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder)
1179{
1180 struct drm_device *dev = encoder->base.dev;
1181 struct radeon_device *rdev = dev->dev_private;
1182 struct radeon_mode_info *mode_info = &rdev->mode_info;
1183 int index = GetIndexIntoMasterTable(DATA, CompassionateData);
1184 uint16_t data_offset;
1185 struct _COMPASSIONATE_DATA *dac_info;
1186 uint8_t frev, crev;
1187 uint8_t bg, dac;
6fe7ac3f
AD		 1188 struct radeon_encoder_primary_dac *p_dac = NULL;
1189
1190 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev, &crev, &data_offset);
1191
1192 dac_info = (struct _COMPASSIONATE_DATA *)(mode_info->atom_context->bios + data_offset);
1193
1194 if (dac_info) {
1195 p_dac = kzalloc(sizeof(struct radeon_encoder_primary_dac), GFP_KERNEL);
1196
1197 if (!p_dac)
1198 return NULL;
1199
1200 bg = dac_info->ucDAC1_BG_Adjustment;
1201 dac = dac_info->ucDAC1_DAC_Adjustment;
1202 p_dac->ps2_pdac_adj = (bg << 8) | (dac);
1203
1204 }
1205 return p_dac;
1206}
1207
4ce001ab 1208bool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index,
5a9bcacc 1209 struct drm_display_mode *mode)
4ce001ab
DA		 1210{
1211 struct radeon_mode_info *mode_info = &rdev->mode_info;
1212 ATOM_ANALOG_TV_INFO *tv_info;
1213 ATOM_ANALOG_TV_INFO_V1_2 *tv_info_v1_2;
1214 ATOM_DTD_FORMAT *dtd_timings;
1215 int data_index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);
1216 u8 frev, crev;
5a9bcacc 1217 u16 data_offset, misc;
4ce001ab
DA		 1218
1219 atom_parse_data_header(mode_info->atom_context, data_index, NULL, &frev, &crev, &data_offset);
1220
1221 switch (crev) {
1222 case 1:
1223 tv_info = (ATOM_ANALOG_TV_INFO *)(mode_info->atom_context->bios + data_offset);
1224 if (index > MAX_SUPPORTED_TV_TIMING)
1225 return false;
1226
5a9bcacc
AD		 1227 mode->crtc_htotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Total);
1228 mode->crtc_hdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Disp);
1229 mode->crtc_hsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart);
1230 mode->crtc_hsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart) +
1231 le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncWidth);
1232
1233 mode->crtc_vtotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Total);
1234 mode->crtc_vdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Disp);
1235 mode->crtc_vsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart);
1236 mode->crtc_vsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart) +
1237 le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncWidth);
1238
1239 mode->flags = 0;
1240 misc = le16_to_cpu(tv_info->aModeTimings[index].susModeMiscInfo.usAccess);
1241 if (misc & ATOM_VSYNC_POLARITY)
1242 mode->flags |= DRM_MODE_FLAG_NVSYNC;
1243 if (misc & ATOM_HSYNC_POLARITY)
1244 mode->flags |= DRM_MODE_FLAG_NHSYNC;
1245 if (misc & ATOM_COMPOSITESYNC)
1246 mode->flags |= DRM_MODE_FLAG_CSYNC;
1247 if (misc & ATOM_INTERLACE)
1248 mode->flags |= DRM_MODE_FLAG_INTERLACE;
1249 if (misc & ATOM_DOUBLE_CLOCK_MODE)
1250 mode->flags |= DRM_MODE_FLAG_DBLSCAN;
1251
1252 mode->clock = le16_to_cpu(tv_info->aModeTimings[index].usPixelClock) * 10;
4ce001ab
DA		 1253
1254 if (index == 1) {
1255 /* PAL timings appear to have wrong values for totals */
5a9bcacc
AD		 1256 mode->crtc_htotal -= 1;
1257 mode->crtc_vtotal -= 1;
4ce001ab
DA		 1258 }
1259 break;
1260 case 2:
1261 tv_info_v1_2 = (ATOM_ANALOG_TV_INFO_V1_2 *)(mode_info->atom_context->bios + data_offset);
1262 if (index > MAX_SUPPORTED_TV_TIMING_V1_2)
1263 return false;
1264
1265 dtd_timings = &tv_info_v1_2->aModeTimings[index];
5a9bcacc
AD		 1266 mode->crtc_htotal = le16_to_cpu(dtd_timings->usHActive) +
1267 le16_to_cpu(dtd_timings->usHBlanking_Time);
1268 mode->crtc_hdisplay = le16_to_cpu(dtd_timings->usHActive);
1269 mode->crtc_hsync_start = le16_to_cpu(dtd_timings->usHActive) +
1270 le16_to_cpu(dtd_timings->usHSyncOffset);
1271 mode->crtc_hsync_end = mode->crtc_hsync_start +
1272 le16_to_cpu(dtd_timings->usHSyncWidth);
1273
1274 mode->crtc_vtotal = le16_to_cpu(dtd_timings->usVActive) +
1275 le16_to_cpu(dtd_timings->usVBlanking_Time);
1276 mode->crtc_vdisplay = le16_to_cpu(dtd_timings->usVActive);
1277 mode->crtc_vsync_start = le16_to_cpu(dtd_timings->usVActive) +
1278 le16_to_cpu(dtd_timings->usVSyncOffset);
1279 mode->crtc_vsync_end = mode->crtc_vsync_start +
1280 le16_to_cpu(dtd_timings->usVSyncWidth);
1281
1282 mode->flags = 0;
1283 misc = le16_to_cpu(dtd_timings->susModeMiscInfo.usAccess);
1284 if (misc & ATOM_VSYNC_POLARITY)
1285 mode->flags |= DRM_MODE_FLAG_NVSYNC;
1286 if (misc & ATOM_HSYNC_POLARITY)
1287 mode->flags |= DRM_MODE_FLAG_NHSYNC;
1288 if (misc & ATOM_COMPOSITESYNC)
1289 mode->flags |= DRM_MODE_FLAG_CSYNC;
1290 if (misc & ATOM_INTERLACE)
1291 mode->flags |= DRM_MODE_FLAG_INTERLACE;
1292 if (misc & ATOM_DOUBLE_CLOCK_MODE)
1293 mode->flags |= DRM_MODE_FLAG_DBLSCAN;
1294
1295 mode->clock = le16_to_cpu(dtd_timings->usPixClk) * 10;
4ce001ab
DA		 1296 break;
1297 }
1298 return true;
1299}
1300
d79766fa
AD		 1301enum radeon_tv_std
1302radeon_atombios_get_tv_info(struct radeon_device *rdev)
1303{
1304 struct radeon_mode_info *mode_info = &rdev->mode_info;
1305 int index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);
1306 uint16_t data_offset;
1307 uint8_t frev, crev;
1308 struct _ATOM_ANALOG_TV_INFO *tv_info;
1309 enum radeon_tv_std tv_std = TV_STD_NTSC;
1310
1311 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev, &crev, &data_offset);
1312
1313 tv_info = (struct _ATOM_ANALOG_TV_INFO *)(mode_info->atom_context->bios + data_offset);
1314
1315 switch (tv_info->ucTV_BootUpDefaultStandard) {
1316 case ATOM_TV_NTSC:
1317 tv_std = TV_STD_NTSC;
1318 DRM_INFO("Default TV standard: NTSC\n");
1319 break;
1320 case ATOM_TV_NTSCJ:
1321 tv_std = TV_STD_NTSC_J;
1322 DRM_INFO("Default TV standard: NTSC-J\n");
1323 break;
1324 case ATOM_TV_PAL:
1325 tv_std = TV_STD_PAL;
1326 DRM_INFO("Default TV standard: PAL\n");
1327 break;
1328 case ATOM_TV_PALM:
1329 tv_std = TV_STD_PAL_M;
1330 DRM_INFO("Default TV standard: PAL-M\n");
1331 break;
1332 case ATOM_TV_PALN:
1333 tv_std = TV_STD_PAL_N;
1334 DRM_INFO("Default TV standard: PAL-N\n");
1335 break;
1336 case ATOM_TV_PALCN:
1337 tv_std = TV_STD_PAL_CN;
1338 DRM_INFO("Default TV standard: PAL-CN\n");
1339 break;
1340 case ATOM_TV_PAL60:
1341 tv_std = TV_STD_PAL_60;
1342 DRM_INFO("Default TV standard: PAL-60\n");
1343 break;
1344 case ATOM_TV_SECAM:
1345 tv_std = TV_STD_SECAM;
1346 DRM_INFO("Default TV standard: SECAM\n");
1347 break;
1348 default:
1349 tv_std = TV_STD_NTSC;
1350 DRM_INFO("Unknown TV standard; defaulting to NTSC\n");
1351 break;
1352 }
1353 return tv_std;
1354}
1355
6fe7ac3f
AD		 1356struct radeon_encoder_tv_dac *
1357radeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder)
1358{
1359 struct drm_device *dev = encoder->base.dev;
1360 struct radeon_device *rdev = dev->dev_private;
1361 struct radeon_mode_info *mode_info = &rdev->mode_info;
1362 int index = GetIndexIntoMasterTable(DATA, CompassionateData);
1363 uint16_t data_offset;
1364 struct _COMPASSIONATE_DATA *dac_info;
1365 uint8_t frev, crev;
1366 uint8_t bg, dac;
6fe7ac3f
AD		 1367 struct radeon_encoder_tv_dac *tv_dac = NULL;
1368
1369 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev, &crev, &data_offset);
1370
1371 dac_info = (struct _COMPASSIONATE_DATA *)(mode_info->atom_context->bios + data_offset);
1372
1373 if (dac_info) {
1374 tv_dac = kzalloc(sizeof(struct radeon_encoder_tv_dac), GFP_KERNEL);
1375
1376 if (!tv_dac)
1377 return NULL;
1378
1379 bg = dac_info->ucDAC2_CRT2_BG_Adjustment;
1380 dac = dac_info->ucDAC2_CRT2_DAC_Adjustment;
1381 tv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);
1382
1383 bg = dac_info->ucDAC2_PAL_BG_Adjustment;
1384 dac = dac_info->ucDAC2_PAL_DAC_Adjustment;
1385 tv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);
1386
1387 bg = dac_info->ucDAC2_NTSC_BG_Adjustment;
1388 dac = dac_info->ucDAC2_NTSC_DAC_Adjustment;
1389 tv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);
1390
d79766fa 1391 tv_dac->tv_std = radeon_atombios_get_tv_info(rdev);
6fe7ac3f
AD		 1392 }
1393 return tv_dac;
1394}
1395
56278a8e
AD		 1396union power_info {
1397 struct _ATOM_POWERPLAY_INFO info;
1398 struct _ATOM_POWERPLAY_INFO_V2 info_2;
1399 struct _ATOM_POWERPLAY_INFO_V3 info_3;
1400 struct _ATOM_PPLIB_POWERPLAYTABLE info_4;
1401};
1402
1403void radeon_atombios_get_power_modes(struct radeon_device *rdev)
1404{
1405 struct radeon_mode_info *mode_info = &rdev->mode_info;
1406 int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
1407 u16 data_offset;
1408 u8 frev, crev;
1409 u32 misc, misc2 = 0, sclk, mclk;
1410 union power_info *power_info;
1411 struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
1412 struct _ATOM_PPLIB_STATE *power_state;
1413 int num_modes = 0, i, j;
1414 int state_index = 0, mode_index = 0;
1415
1416 atom_parse_data_header(mode_info->atom_context, index, NULL, &frev, &crev, &data_offset);
1417
1418 power_info = (union power_info *)(mode_info->atom_context->bios + data_offset);
1419
1420 rdev->pm.default_power_state = NULL;
1421 rdev->pm.current_power_state = NULL;
1422
1423 if (power_info) {
1424 if (frev < 4) {
1425 num_modes = power_info->info.ucNumOfPowerModeEntries;
1426 if (num_modes > ATOM_MAX_NUMBEROF_POWER_BLOCK)
1427 num_modes = ATOM_MAX_NUMBEROF_POWER_BLOCK;
1428 for (i = 0; i < num_modes; i++) {
1429 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
1430 switch (frev) {
1431 case 1:
1432 rdev->pm.power_state[state_index].num_clock_modes = 1;
1433 rdev->pm.power_state[state_index].clock_info[0].mclk =
1434 le16_to_cpu(power_info->info.asPowerPlayInfo[i].usMemoryClock);
1435 rdev->pm.power_state[state_index].clock_info[0].sclk =
1436 le16_to_cpu(power_info->info.asPowerPlayInfo[i].usEngineClock);
1437 /* skip invalid modes */
1438 if ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||
1439 (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))
1440 continue;
1441 /* skip overclock modes for now */
1442 if ((rdev->pm.power_state[state_index].clock_info[0].mclk >
1443 rdev->clock.default_mclk) ||
1444 (rdev->pm.power_state[state_index].clock_info[0].sclk >
1445 rdev->clock.default_sclk))
1446 continue;
1447 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes =
1448 power_info->info.asPowerPlayInfo[i].ucNumPciELanes;
1449 misc = le32_to_cpu(power_info->info.asPowerPlayInfo[i].ulMiscInfo);
1450 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {
1451 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1452 VOLTAGE_GPIO;
1453 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio =
1454 radeon_lookup_gpio(rdev,
1455 power_info->info.asPowerPlayInfo[i].ucVoltageDropIndex);
1456 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)
1457 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1458 true;
1459 else
1460 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1461 false;
1462 } else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {
1463 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1464 VOLTAGE_VDDC;
1465 rdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =
1466 power_info->info.asPowerPlayInfo[i].ucVoltageDropIndex;
1467 }
0ec0e74f
AD		 1468 /* order matters! */
1469 if (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)
1470 rdev->pm.power_state[state_index].type =
1471 POWER_STATE_TYPE_POWERSAVE;
1472 if (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)
1473 rdev->pm.power_state[state_index].type =
1474 POWER_STATE_TYPE_BATTERY;
1475 if (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)
1476 rdev->pm.power_state[state_index].type =
1477 POWER_STATE_TYPE_BATTERY;
1478 if (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)
1479 rdev->pm.power_state[state_index].type =
1480 POWER_STATE_TYPE_BALANCED;
1481 if (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)
1482 rdev->pm.power_state[state_index].type =
1483 POWER_STATE_TYPE_PERFORMANCE;
56278a8e 1484 if (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {
0ec0e74f
AD		 1485 rdev->pm.power_state[state_index].type =
1486 POWER_STATE_TYPE_DEFAULT;
56278a8e
AD		 1487 rdev->pm.default_power_state = &rdev->pm.power_state[state_index];
1488 rdev->pm.current_power_state = &rdev->pm.power_state[state_index];
1489 rdev->pm.power_state[state_index].default_clock_mode =
1490 &rdev->pm.power_state[state_index].clock_info[0];
1491 rdev->pm.power_state[state_index].current_clock_mode =
1492 &rdev->pm.power_state[state_index].clock_info[0];
1493 }
1494 state_index++;
1495 break;
1496 case 2:
1497 rdev->pm.power_state[state_index].num_clock_modes = 1;
1498 rdev->pm.power_state[state_index].clock_info[0].mclk =
1499 le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMemoryClock);
1500 rdev->pm.power_state[state_index].clock_info[0].sclk =
1501 le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulEngineClock);
1502 /* skip invalid modes */
1503 if ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||
1504 (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))
1505 continue;
1506 /* skip overclock modes for now */
1507 if ((rdev->pm.power_state[state_index].clock_info[0].mclk >
1508 rdev->clock.default_mclk) ||
1509 (rdev->pm.power_state[state_index].clock_info[0].sclk >
1510 rdev->clock.default_sclk))
1511 continue;
1512 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes =
1513 power_info->info_2.asPowerPlayInfo[i].ucNumPciELanes;
1514 misc = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo);
1515 misc2 = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo2);
1516 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {
1517 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1518 VOLTAGE_GPIO;
1519 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio =
1520 radeon_lookup_gpio(rdev,
1521 power_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex);
1522 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)
1523 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1524 true;
1525 else
1526 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1527 false;
1528 } else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {
1529 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1530 VOLTAGE_VDDC;
1531 rdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =
1532 power_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex;
1533 }
0ec0e74f
AD		 1534 /* order matters! */
1535 if (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)
1536 rdev->pm.power_state[state_index].type =
1537 POWER_STATE_TYPE_POWERSAVE;
1538 if (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)
1539 rdev->pm.power_state[state_index].type =
1540 POWER_STATE_TYPE_BATTERY;
1541 if (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)
1542 rdev->pm.power_state[state_index].type =
1543 POWER_STATE_TYPE_BATTERY;
1544 if (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)
1545 rdev->pm.power_state[state_index].type =
1546 POWER_STATE_TYPE_BALANCED;
1547 if (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)
1548 rdev->pm.power_state[state_index].type =
1549 POWER_STATE_TYPE_PERFORMANCE;
1550 if (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)
1551 rdev->pm.power_state[state_index].type =
1552 POWER_STATE_TYPE_BALANCED;
56278a8e 1553 if (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {
0ec0e74f
AD		 1554 rdev->pm.power_state[state_index].type =
1555 POWER_STATE_TYPE_DEFAULT;
56278a8e
AD		 1556 rdev->pm.default_power_state = &rdev->pm.power_state[state_index];
1557 rdev->pm.current_power_state = &rdev->pm.power_state[state_index];
1558 rdev->pm.power_state[state_index].default_clock_mode =
1559 &rdev->pm.power_state[state_index].clock_info[0];
1560 rdev->pm.power_state[state_index].current_clock_mode =
1561 &rdev->pm.power_state[state_index].clock_info[0];
1562 }
1563 state_index++;
1564 break;
1565 case 3:
1566 rdev->pm.power_state[state_index].num_clock_modes = 1;
1567 rdev->pm.power_state[state_index].clock_info[0].mclk =
1568 le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMemoryClock);
1569 rdev->pm.power_state[state_index].clock_info[0].sclk =
1570 le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulEngineClock);
1571 /* skip invalid modes */
1572 if ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||
1573 (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))
1574 continue;
1575 /* skip overclock modes for now */
1576 if ((rdev->pm.power_state[state_index].clock_info[0].mclk >
1577 rdev->clock.default_mclk) ||
1578 (rdev->pm.power_state[state_index].clock_info[0].sclk >
1579 rdev->clock.default_sclk))
1580 continue;
1581 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes =
1582 power_info->info_3.asPowerPlayInfo[i].ucNumPciELanes;
1583 misc = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo);
1584 misc2 = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo2);
1585 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {
1586 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1587 VOLTAGE_GPIO;
1588 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio =
1589 radeon_lookup_gpio(rdev,
1590 power_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex);
1591 if (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)
1592 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1593 true;
1594 else
1595 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
1596 false;
1597 } else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {
1598 rdev->pm.power_state[state_index].clock_info[0].voltage.type =
1599 VOLTAGE_VDDC;
1600 rdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =
1601 power_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex;
1602 if (misc2 & ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN) {
1603 rdev->pm.power_state[state_index].clock_info[0].voltage.vddci_enabled =
1604 true;
1605 rdev->pm.power_state[state_index].clock_info[0].voltage.vddci_id =
1606 power_info->info_3.asPowerPlayInfo[i].ucVDDCI_VoltageDropIndex;
1607 }
1608 }
0ec0e74f
AD		 1609 /* order matters! */
1610 if (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)
1611 rdev->pm.power_state[state_index].type =
1612 POWER_STATE_TYPE_POWERSAVE;
1613 if (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)
1614 rdev->pm.power_state[state_index].type =
1615 POWER_STATE_TYPE_BATTERY;
1616 if (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)
1617 rdev->pm.power_state[state_index].type =
1618 POWER_STATE_TYPE_BATTERY;
1619 if (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)
1620 rdev->pm.power_state[state_index].type =
1621 POWER_STATE_TYPE_BALANCED;
1622 if (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)
1623 rdev->pm.power_state[state_index].type =
1624 POWER_STATE_TYPE_PERFORMANCE;
1625 if (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)
1626 rdev->pm.power_state[state_index].type =
1627 POWER_STATE_TYPE_BALANCED;
56278a8e 1628 if (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {
0ec0e74f
AD		 1629 rdev->pm.power_state[state_index].type =
1630 POWER_STATE_TYPE_DEFAULT;
56278a8e
AD		 1631 rdev->pm.default_power_state = &rdev->pm.power_state[state_index];
1632 rdev->pm.current_power_state = &rdev->pm.power_state[state_index];
1633 rdev->pm.power_state[state_index].default_clock_mode =
1634 &rdev->pm.power_state[state_index].clock_info[0];
1635 rdev->pm.power_state[state_index].current_clock_mode =
1636 &rdev->pm.power_state[state_index].clock_info[0];
1637 }
1638 state_index++;
1639 break;
1640 }
1641 }
1642 } else if (frev == 4) {
1643 for (i = 0; i < power_info->info_4.ucNumStates; i++) {
1644 mode_index = 0;
1645 power_state = (struct _ATOM_PPLIB_STATE *)
1646 (mode_info->atom_context->bios +
1647 data_offset +
1648 le16_to_cpu(power_info->info_4.usStateArrayOffset) +
1649 i * power_info->info_4.ucStateEntrySize);
1650 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
1651 (mode_info->atom_context->bios +
1652 data_offset +
1653 le16_to_cpu(power_info->info_4.usNonClockInfoArrayOffset) +
1654 (power_state->ucNonClockStateIndex *
1655 power_info->info_4.ucNonClockSize));
56278a8e
AD		 1656 for (j = 0; j < (power_info->info_4.ucStateEntrySize - 1); j++) {
1657 if (rdev->flags & RADEON_IS_IGP) {
1658 struct _ATOM_PPLIB_RS780_CLOCK_INFO *clock_info =
1659 (struct _ATOM_PPLIB_RS780_CLOCK_INFO *)
1660 (mode_info->atom_context->bios +
1661 data_offset +
1662 le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +
1663 (power_state->ucClockStateIndices[j] *
1664 power_info->info_4.ucClockInfoSize));
1665 sclk = le16_to_cpu(clock_info->usLowEngineClockLow);
1666 sclk |= clock_info->ucLowEngineClockHigh << 16;
1667 rdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;
1668 /* skip invalid modes */
1669 if (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0)
1670 continue;
1671 /* skip overclock modes for now */
1672 if (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >
1673 rdev->clock.default_sclk)
1674 continue;
1675 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =
1676 VOLTAGE_SW;
1677 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =
1678 clock_info->usVDDC;
1679 mode_index++;
1680 } else {
1681 struct _ATOM_PPLIB_R600_CLOCK_INFO *clock_info =
1682 (struct _ATOM_PPLIB_R600_CLOCK_INFO *)
1683 (mode_info->atom_context->bios +
1684 data_offset +
1685 le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +
1686 (power_state->ucClockStateIndices[j] *
1687 power_info->info_4.ucClockInfoSize));
1688 sclk = le16_to_cpu(clock_info->usEngineClockLow);
1689 sclk |= clock_info->ucEngineClockHigh << 16;
1690 mclk = le16_to_cpu(clock_info->usMemoryClockLow);
1691 mclk |= clock_info->ucMemoryClockHigh << 16;
1692 rdev->pm.power_state[state_index].clock_info[mode_index].mclk = mclk;
1693 rdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;
1694 /* skip invalid modes */
1695 if ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk == 0) ||
1696 (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0))
1697 continue;
1698 /* skip overclock modes for now */
1699 if ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk >
1700 rdev->clock.default_mclk) ||
1701 (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >
1702 rdev->clock.default_sclk))
1703 continue;
1704 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =
1705 VOLTAGE_SW;
1706 rdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =
1707 clock_info->usVDDC;
1708 mode_index++;
1709 }
1710 }
1711 rdev->pm.power_state[state_index].num_clock_modes = mode_index;
1712 if (mode_index) {
845db70d 1713 misc = le32_to_cpu(non_clock_info->ulCapsAndSettings);
56278a8e 1714 misc2 = le16_to_cpu(non_clock_info->usClassification);
845db70d
RM		 1715 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes =
1716 ((misc & ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) >>
1717 ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;
0ec0e74f
AD		 1718 switch (misc2 & ATOM_PPLIB_CLASSIFICATION_UI_MASK) {
1719 case ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:
1720 rdev->pm.power_state[state_index].type =
1721 POWER_STATE_TYPE_BATTERY;
1722 break;
1723 case ATOM_PPLIB_CLASSIFICATION_UI_BALANCED:
1724 rdev->pm.power_state[state_index].type =
1725 POWER_STATE_TYPE_BALANCED;
1726 break;
1727 case ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:
1728 rdev->pm.power_state[state_index].type =
1729 POWER_STATE_TYPE_PERFORMANCE;
1730 break;
1731 }
56278a8e 1732 if (misc2 & ATOM_PPLIB_CLASSIFICATION_BOOT) {
0ec0e74f
AD		 1733 rdev->pm.power_state[state_index].type =
1734 POWER_STATE_TYPE_DEFAULT;
56278a8e
AD		 1735 rdev->pm.default_power_state = &rdev->pm.power_state[state_index];
1736 rdev->pm.current_power_state = &rdev->pm.power_state[state_index];
1737 rdev->pm.power_state[state_index].default_clock_mode =
1738 &rdev->pm.power_state[state_index].clock_info[mode_index - 1];
1739 rdev->pm.power_state[state_index].current_clock_mode =
1740 &rdev->pm.power_state[state_index].clock_info[mode_index - 1];
1741 }
1742 state_index++;
1743 }
1744 }
1745 }
1746 } else {
1747 /* XXX figure out some good default low power mode for cards w/out power tables */
1748 }
1749
1750 if (rdev->pm.default_power_state == NULL) {
1751 /* add the default mode */
0ec0e74f
AD		 1752 rdev->pm.power_state[state_index].type =
1753 POWER_STATE_TYPE_DEFAULT;
56278a8e
AD		 1754 rdev->pm.power_state[state_index].num_clock_modes = 1;
1755 rdev->pm.power_state[state_index].clock_info[0].mclk = rdev->clock.default_mclk;
1756 rdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;
1757 rdev->pm.power_state[state_index].default_clock_mode =
1758 &rdev->pm.power_state[state_index].clock_info[0];
1759 rdev->pm.power_state[state_index].current_clock_mode =
1760 &rdev->pm.power_state[state_index].clock_info[0];
1761 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
1762 if (rdev->asic->get_pcie_lanes)
1763 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes = radeon_get_pcie_lanes(rdev);
1764 else
1765 rdev->pm.power_state[state_index].non_clock_info.pcie_lanes = 16;
1766 rdev->pm.default_power_state = &rdev->pm.power_state[state_index];
1767 rdev->pm.current_power_state = &rdev->pm.power_state[state_index];
1768 state_index++;
1769 }
1770 rdev->pm.num_power_states = state_index;
1771}
1772
771fe6b9
JG		 1773void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable)
1774{
1775 DYNAMIC_CLOCK_GATING_PS_ALLOCATION args;
1776 int index = GetIndexIntoMasterTable(COMMAND, DynamicClockGating);
1777
1778 args.ucEnable = enable;
1779
1780 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1781}
1782
7433874e
RM		 1783uint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev)
1784{
1785 GET_ENGINE_CLOCK_PS_ALLOCATION args;
1786 int index = GetIndexIntoMasterTable(COMMAND, GetEngineClock);
1787
1788 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1789 return args.ulReturnEngineClock;
1790}
1791
1792uint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev)
1793{
1794 GET_MEMORY_CLOCK_PS_ALLOCATION args;
1795 int index = GetIndexIntoMasterTable(COMMAND, GetMemoryClock);
1796
1797 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1798 return args.ulReturnMemoryClock;
1799}
1800
771fe6b9
JG		 1801void radeon_atom_set_engine_clock(struct radeon_device *rdev,
1802 uint32_t eng_clock)
1803{
1804 SET_ENGINE_CLOCK_PS_ALLOCATION args;
1805 int index = GetIndexIntoMasterTable(COMMAND, SetEngineClock);
1806
1807 args.ulTargetEngineClock = eng_clock; /* 10 khz */
1808
1809 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1810}
1811
1812void radeon_atom_set_memory_clock(struct radeon_device *rdev,
1813 uint32_t mem_clock)
1814{
1815 SET_MEMORY_CLOCK_PS_ALLOCATION args;
1816 int index = GetIndexIntoMasterTable(COMMAND, SetMemoryClock);
1817
1818 if (rdev->flags & RADEON_IS_IGP)
1819 return;
1820
1821 args.ulTargetMemoryClock = mem_clock; /* 10 khz */
1822
1823 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1824}
1825
1826void radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev)
1827{
1828 struct radeon_device *rdev = dev->dev_private;
1829 uint32_t bios_2_scratch, bios_6_scratch;
1830
1831 if (rdev->family >= CHIP_R600) {
4ce001ab 1832 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
771fe6b9
JG		 1833 bios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);
1834 } else {
4ce001ab 1835 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
771fe6b9
JG		 1836 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
1837 }
1838
1839 /* let the bios control the backlight */
1840 bios_2_scratch &= ~ATOM_S2_VRI_BRIGHT_ENABLE;
1841
1842 /* tell the bios not to handle mode switching */
1843 bios_6_scratch |= (ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH | ATOM_S6_ACC_MODE);
1844
1845 if (rdev->family >= CHIP_R600) {
1846 WREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);
1847 WREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);
1848 } else {
1849 WREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);
1850 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
1851 }
1852
1853}
1854
f657c2a7
YZ		 1855void radeon_save_bios_scratch_regs(struct radeon_device *rdev)
1856{
1857 uint32_t scratch_reg;
1858 int i;
1859
1860 if (rdev->family >= CHIP_R600)
1861 scratch_reg = R600_BIOS_0_SCRATCH;
1862 else
1863 scratch_reg = RADEON_BIOS_0_SCRATCH;
1864
1865 for (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)
1866 rdev->bios_scratch[i] = RREG32(scratch_reg + (i * 4));
1867}
1868
1869void radeon_restore_bios_scratch_regs(struct radeon_device *rdev)
1870{
1871 uint32_t scratch_reg;
1872 int i;
1873
1874 if (rdev->family >= CHIP_R600)
1875 scratch_reg = R600_BIOS_0_SCRATCH;
1876 else
1877 scratch_reg = RADEON_BIOS_0_SCRATCH;
1878
1879 for (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)
1880 WREG32(scratch_reg + (i * 4), rdev->bios_scratch[i]);
1881}
1882
771fe6b9
JG		 1883void radeon_atom_output_lock(struct drm_encoder *encoder, bool lock)
1884{
1885 struct drm_device *dev = encoder->dev;
1886 struct radeon_device *rdev = dev->dev_private;
1887 uint32_t bios_6_scratch;
1888
1889 if (rdev->family >= CHIP_R600)
1890 bios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);
1891 else
1892 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
1893
1894 if (lock)
1895 bios_6_scratch |= ATOM_S6_CRITICAL_STATE;
1896 else
1897 bios_6_scratch &= ~ATOM_S6_CRITICAL_STATE;
1898
1899 if (rdev->family >= CHIP_R600)
1900 WREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);
1901 else
1902 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
1903}
1904
1905/* at some point we may want to break this out into individual functions */
1906void
1907radeon_atombios_connected_scratch_regs(struct drm_connector *connector,
1908 struct drm_encoder *encoder,
1909 bool connected)
1910{
1911 struct drm_device *dev = connector->dev;
1912 struct radeon_device *rdev = dev->dev_private;
1913 struct radeon_connector *radeon_connector =
1914 to_radeon_connector(connector);
1915 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1916 uint32_t bios_0_scratch, bios_3_scratch, bios_6_scratch;
1917
1918 if (rdev->family >= CHIP_R600) {
1919 bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);
1920 bios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);
1921 bios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);
1922 } else {
1923 bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);
1924 bios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);
1925 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
1926 }
1927
1928 if ((radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) &&
1929 (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT)) {
1930 if (connected) {
1931 DRM_DEBUG("TV1 connected\n");
1932 bios_3_scratch |= ATOM_S3_TV1_ACTIVE;
1933 bios_6_scratch |= ATOM_S6_ACC_REQ_TV1;
1934 } else {
1935 DRM_DEBUG("TV1 disconnected\n");
1936 bios_0_scratch &= ~ATOM_S0_TV1_MASK;
1937 bios_3_scratch &= ~ATOM_S3_TV1_ACTIVE;
1938 bios_6_scratch &= ~ATOM_S6_ACC_REQ_TV1;
1939 }
1940 }
1941 if ((radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) &&
1942 (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT)) {
1943 if (connected) {
1944 DRM_DEBUG("CV connected\n");
1945 bios_3_scratch |= ATOM_S3_CV_ACTIVE;
1946 bios_6_scratch |= ATOM_S6_ACC_REQ_CV;
1947 } else {
1948 DRM_DEBUG("CV disconnected\n");
1949 bios_0_scratch &= ~ATOM_S0_CV_MASK;
1950 bios_3_scratch &= ~ATOM_S3_CV_ACTIVE;
1951 bios_6_scratch &= ~ATOM_S6_ACC_REQ_CV;
1952 }
1953 }
1954 if ((radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) &&
1955 (radeon_connector->devices & ATOM_DEVICE_LCD1_SUPPORT)) {
1956 if (connected) {
1957 DRM_DEBUG("LCD1 connected\n");
1958 bios_0_scratch |= ATOM_S0_LCD1;
1959 bios_3_scratch |= ATOM_S3_LCD1_ACTIVE;
1960 bios_6_scratch |= ATOM_S6_ACC_REQ_LCD1;
1961 } else {
1962 DRM_DEBUG("LCD1 disconnected\n");
1963 bios_0_scratch &= ~ATOM_S0_LCD1;
1964 bios_3_scratch &= ~ATOM_S3_LCD1_ACTIVE;
1965 bios_6_scratch &= ~ATOM_S6_ACC_REQ_LCD1;
1966 }
1967 }
1968 if ((radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) &&
1969 (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)) {
1970 if (connected) {
1971 DRM_DEBUG("CRT1 connected\n");
1972 bios_0_scratch |= ATOM_S0_CRT1_COLOR;
1973 bios_3_scratch |= ATOM_S3_CRT1_ACTIVE;
1974 bios_6_scratch |= ATOM_S6_ACC_REQ_CRT1;
1975 } else {
1976 DRM_DEBUG("CRT1 disconnected\n");
1977 bios_0_scratch &= ~ATOM_S0_CRT1_MASK;
1978 bios_3_scratch &= ~ATOM_S3_CRT1_ACTIVE;
1979 bios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT1;
1980 }
1981 }
1982 if ((radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) &&
1983 (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)) {
1984 if (connected) {
1985 DRM_DEBUG("CRT2 connected\n");
1986 bios_0_scratch |= ATOM_S0_CRT2_COLOR;
1987 bios_3_scratch |= ATOM_S3_CRT2_ACTIVE;
1988 bios_6_scratch |= ATOM_S6_ACC_REQ_CRT2;
1989 } else {
1990 DRM_DEBUG("CRT2 disconnected\n");
1991 bios_0_scratch &= ~ATOM_S0_CRT2_MASK;
1992 bios_3_scratch &= ~ATOM_S3_CRT2_ACTIVE;
1993 bios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT2;
1994 }
1995 }
1996 if ((radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) &&
1997 (radeon_connector->devices & ATOM_DEVICE_DFP1_SUPPORT)) {
1998 if (connected) {
1999 DRM_DEBUG("DFP1 connected\n");
2000 bios_0_scratch |= ATOM_S0_DFP1;
2001 bios_3_scratch |= ATOM_S3_DFP1_ACTIVE;
2002 bios_6_scratch |= ATOM_S6_ACC_REQ_DFP1;
2003 } else {
2004 DRM_DEBUG("DFP1 disconnected\n");
2005 bios_0_scratch &= ~ATOM_S0_DFP1;
2006 bios_3_scratch &= ~ATOM_S3_DFP1_ACTIVE;
2007 bios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP1;
2008 }
2009 }
2010 if ((radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) &&
2011 (radeon_connector->devices & ATOM_DEVICE_DFP2_SUPPORT)) {
2012 if (connected) {
2013 DRM_DEBUG("DFP2 connected\n");
2014 bios_0_scratch |= ATOM_S0_DFP2;
2015 bios_3_scratch |= ATOM_S3_DFP2_ACTIVE;
2016 bios_6_scratch |= ATOM_S6_ACC_REQ_DFP2;
2017 } else {
2018 DRM_DEBUG("DFP2 disconnected\n");
2019 bios_0_scratch &= ~ATOM_S0_DFP2;
2020 bios_3_scratch &= ~ATOM_S3_DFP2_ACTIVE;
2021 bios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP2;
2022 }
2023 }
2024 if ((radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) &&
2025 (radeon_connector->devices & ATOM_DEVICE_DFP3_SUPPORT)) {
2026 if (connected) {
2027 DRM_DEBUG("DFP3 connected\n");
2028 bios_0_scratch |= ATOM_S0_DFP3;
2029 bios_3_scratch |= ATOM_S3_DFP3_ACTIVE;
2030 bios_6_scratch |= ATOM_S6_ACC_REQ_DFP3;
2031 } else {
2032 DRM_DEBUG("DFP3 disconnected\n");
2033 bios_0_scratch &= ~ATOM_S0_DFP3;
2034 bios_3_scratch &= ~ATOM_S3_DFP3_ACTIVE;
2035 bios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP3;
2036 }
2037 }
2038 if ((radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) &&
2039 (radeon_connector->devices & ATOM_DEVICE_DFP4_SUPPORT)) {
2040 if (connected) {
2041 DRM_DEBUG("DFP4 connected\n");
2042 bios_0_scratch |= ATOM_S0_DFP4;
2043 bios_3_scratch |= ATOM_S3_DFP4_ACTIVE;
2044 bios_6_scratch |= ATOM_S6_ACC_REQ_DFP4;
2045 } else {
2046 DRM_DEBUG("DFP4 disconnected\n");
2047 bios_0_scratch &= ~ATOM_S0_DFP4;
2048 bios_3_scratch &= ~ATOM_S3_DFP4_ACTIVE;
2049 bios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP4;
2050 }
2051 }
2052 if ((radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) &&
2053 (radeon_connector->devices & ATOM_DEVICE_DFP5_SUPPORT)) {
2054 if (connected) {
2055 DRM_DEBUG("DFP5 connected\n");
2056 bios_0_scratch |= ATOM_S0_DFP5;
2057 bios_3_scratch |= ATOM_S3_DFP5_ACTIVE;
2058 bios_6_scratch |= ATOM_S6_ACC_REQ_DFP5;
2059 } else {
2060 DRM_DEBUG("DFP5 disconnected\n");
2061 bios_0_scratch &= ~ATOM_S0_DFP5;
2062 bios_3_scratch &= ~ATOM_S3_DFP5_ACTIVE;
2063 bios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP5;
2064 }
2065 }
2066
2067 if (rdev->family >= CHIP_R600) {
2068 WREG32(R600_BIOS_0_SCRATCH, bios_0_scratch);
2069 WREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);
2070 WREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);
2071 } else {
2072 WREG32(RADEON_BIOS_0_SCRATCH, bios_0_scratch);
2073 WREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);
2074 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
2075 }
2076}
2077
2078void
2079radeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc)
2080{
2081 struct drm_device *dev = encoder->dev;
2082 struct radeon_device *rdev = dev->dev_private;
2083 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2084 uint32_t bios_3_scratch;
2085
2086 if (rdev->family >= CHIP_R600)
2087 bios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);
2088 else
2089 bios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);
2090
2091 if (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {
2092 bios_3_scratch &= ~ATOM_S3_TV1_CRTC_ACTIVE;
2093 bios_3_scratch |= (crtc << 18);
2094 }
2095 if (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {
2096 bios_3_scratch &= ~ATOM_S3_CV_CRTC_ACTIVE;
2097 bios_3_scratch |= (crtc << 24);
2098 }
2099 if (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2100 bios_3_scratch &= ~ATOM_S3_CRT1_CRTC_ACTIVE;
2101 bios_3_scratch |= (crtc << 16);
2102 }
2103 if (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2104 bios_3_scratch &= ~ATOM_S3_CRT2_CRTC_ACTIVE;
2105 bios_3_scratch |= (crtc << 20);
2106 }
2107 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
2108 bios_3_scratch &= ~ATOM_S3_LCD1_CRTC_ACTIVE;
2109 bios_3_scratch |= (crtc << 17);
2110 }
2111 if (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {
2112 bios_3_scratch &= ~ATOM_S3_DFP1_CRTC_ACTIVE;
2113 bios_3_scratch |= (crtc << 19);
2114 }
2115 if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {
2116 bios_3_scratch &= ~ATOM_S3_DFP2_CRTC_ACTIVE;
2117 bios_3_scratch |= (crtc << 23);
2118 }
2119 if (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {
2120 bios_3_scratch &= ~ATOM_S3_DFP3_CRTC_ACTIVE;
2121 bios_3_scratch |= (crtc << 25);
2122 }
2123
2124 if (rdev->family >= CHIP_R600)
2125 WREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);
2126 else
2127 WREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);
2128}
2129
2130void
2131radeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on)
2132{
2133 struct drm_device *dev = encoder->dev;
2134 struct radeon_device *rdev = dev->dev_private;
2135 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2136 uint32_t bios_2_scratch;
2137
2138 if (rdev->family >= CHIP_R600)
2139 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
2140 else
2141 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
2142
2143 if (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {
2144 if (on)
2145 bios_2_scratch &= ~ATOM_S2_TV1_DPMS_STATE;
2146 else
2147 bios_2_scratch |= ATOM_S2_TV1_DPMS_STATE;
2148 }
2149 if (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {
2150 if (on)
2151 bios_2_scratch &= ~ATOM_S2_CV_DPMS_STATE;
2152 else
2153 bios_2_scratch |= ATOM_S2_CV_DPMS_STATE;
2154 }
2155 if (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2156 if (on)
2157 bios_2_scratch &= ~ATOM_S2_CRT1_DPMS_STATE;
2158 else
2159 bios_2_scratch |= ATOM_S2_CRT1_DPMS_STATE;
2160 }
2161 if (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2162 if (on)
2163 bios_2_scratch &= ~ATOM_S2_CRT2_DPMS_STATE;
2164 else
2165 bios_2_scratch |= ATOM_S2_CRT2_DPMS_STATE;
2166 }
2167 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
2168 if (on)
2169 bios_2_scratch &= ~ATOM_S2_LCD1_DPMS_STATE;
2170 else
2171 bios_2_scratch |= ATOM_S2_LCD1_DPMS_STATE;
2172 }
2173 if (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {
2174 if (on)
2175 bios_2_scratch &= ~ATOM_S2_DFP1_DPMS_STATE;
2176 else
2177 bios_2_scratch |= ATOM_S2_DFP1_DPMS_STATE;
2178 }
2179 if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {
2180 if (on)
2181 bios_2_scratch &= ~ATOM_S2_DFP2_DPMS_STATE;
2182 else
2183 bios_2_scratch |= ATOM_S2_DFP2_DPMS_STATE;
2184 }
2185 if (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {
2186 if (on)
2187 bios_2_scratch &= ~ATOM_S2_DFP3_DPMS_STATE;
2188 else
2189 bios_2_scratch |= ATOM_S2_DFP3_DPMS_STATE;
2190 }
2191 if (radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) {
2192 if (on)
2193 bios_2_scratch &= ~ATOM_S2_DFP4_DPMS_STATE;
2194 else
2195 bios_2_scratch |= ATOM_S2_DFP4_DPMS_STATE;
2196 }
2197 if (radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) {
2198 if (on)
2199 bios_2_scratch &= ~ATOM_S2_DFP5_DPMS_STATE;
2200 else
2201 bios_2_scratch |= ATOM_S2_DFP5_DPMS_STATE;
2202 }
2203
2204 if (rdev->family >= CHIP_R600)
2205 WREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);
2206 else
2207 WREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);
2208}
Linux kernel - Deliverables
This page took 0.165061 seconds and 5 git commands to generate.