projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/r600/kms: fixup number of loops per blit calculation.
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_device.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include <linux/console.h>
29#include <drm/drmP.h>
30#include <drm/drm_crtc_helper.h>
31#include <drm/radeon_drm.h>
32#include "radeon_reg.h"
33#include "radeon.h"
34#include "radeon_asic.h"
35#include "atom.h"
36
b1e3a6d1
MD		 37/*
38 * Clear GPU surface registers.
39 */
3ce0a23d 40void radeon_surface_init(struct radeon_device *rdev)
b1e3a6d1
MD		 41{
42 /* FIXME: check this out */
43 if (rdev->family < CHIP_R600) {
44 int i;
45
46 for (i = 0; i < 8; i++) {
47 WREG32(RADEON_SURFACE0_INFO +
48 i * (RADEON_SURFACE1_INFO - RADEON_SURFACE0_INFO),
49 0);
50 }
e024e110
DA		 51 /* enable surfaces */
52 WREG32(RADEON_SURFACE_CNTL, 0);
b1e3a6d1
MD		 53 }
54}
55
771fe6b9
JG		 56/*
57 * GPU scratch registers helpers function.
58 */
3ce0a23d 59void radeon_scratch_init(struct radeon_device *rdev)
771fe6b9
JG		 60{
61 int i;
62
63 /* FIXME: check this out */
64 if (rdev->family < CHIP_R300) {
65 rdev->scratch.num_reg = 5;
66 } else {
67 rdev->scratch.num_reg = 7;
68 }
69 for (i = 0; i < rdev->scratch.num_reg; i++) {
70 rdev->scratch.free[i] = true;
71 rdev->scratch.reg[i] = RADEON_SCRATCH_REG0 + (i * 4);
72 }
73}
74
75int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg)
76{
77 int i;
78
79 for (i = 0; i < rdev->scratch.num_reg; i++) {
80 if (rdev->scratch.free[i]) {
81 rdev->scratch.free[i] = false;
82 *reg = rdev->scratch.reg[i];
83 return 0;
84 }
85 }
86 return -EINVAL;
87}
88
89void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg)
90{
91 int i;
92
93 for (i = 0; i < rdev->scratch.num_reg; i++) {
94 if (rdev->scratch.reg[i] == reg) {
95 rdev->scratch.free[i] = true;
96 return;
97 }
98 }
99}
100
101/*
102 * MC common functions
103 */
104int radeon_mc_setup(struct radeon_device *rdev)
105{
106 uint32_t tmp;
107
108 /* Some chips have an "issue" with the memory controller, the
109 * location must be aligned to the size. We just align it down,
110 * too bad if we walk over the top of system memory, we don't
111 * use DMA without a remapped anyway.
112 * Affected chips are rv280, all r3xx, and all r4xx, but not IGP
113 */
114 /* FGLRX seems to setup like this, VRAM a 0, then GART.
115 */
116 /*
117 * Note: from R6xx the address space is 40bits but here we only
118 * use 32bits (still have to see a card which would exhaust 4G
119 * address space).
120 */
121 if (rdev->mc.vram_location != 0xFFFFFFFFUL) {
122 /* vram location was already setup try to put gtt after
123 * if it fits */
7a50f01a 124 tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size;
771fe6b9
JG		 125 tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1);
126 if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) {
127 rdev->mc.gtt_location = tmp;
128 } else {
129 if (rdev->mc.gtt_size >= rdev->mc.vram_location) {
130 printk(KERN_ERR "[drm] GTT too big to fit "
131 "before or after vram location.\n");
132 return -EINVAL;
133 }
134 rdev->mc.gtt_location = 0;
135 }
136 } else if (rdev->mc.gtt_location != 0xFFFFFFFFUL) {
137 /* gtt location was already setup try to put vram before
138 * if it fits */
7a50f01a 139 if (rdev->mc.mc_vram_size < rdev->mc.gtt_location) {
771fe6b9
JG		 140 rdev->mc.vram_location = 0;
141 } else {
142 tmp = rdev->mc.gtt_location + rdev->mc.gtt_size;
7a50f01a
DA		 143 tmp += (rdev->mc.mc_vram_size - 1);
144 tmp &= ~(rdev->mc.mc_vram_size - 1);
145 if ((0xFFFFFFFFUL - tmp) >= rdev->mc.mc_vram_size) {
771fe6b9
JG		 146 rdev->mc.vram_location = tmp;
147 } else {
148 printk(KERN_ERR "[drm] vram too big to fit "
149 "before or after GTT location.\n");
150 return -EINVAL;
151 }
152 }
153 } else {
154 rdev->mc.vram_location = 0;
17332925
DA		 155 tmp = rdev->mc.mc_vram_size;
156 tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1);
157 rdev->mc.gtt_location = tmp;
771fe6b9 158 }
9f022ddf
JG		 159 rdev->mc.vram_start = rdev->mc.vram_location;
160 rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size - 1;
161 rdev->mc.gtt_start = rdev->mc.gtt_location;
162 rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size - 1;
3ce0a23d 163 DRM_INFO("radeon: VRAM %uM\n", (unsigned)(rdev->mc.mc_vram_size >> 20));
771fe6b9 164 DRM_INFO("radeon: VRAM from 0x%08X to 0x%08X\n",
3ce0a23d
JG		 165 (unsigned)rdev->mc.vram_location,
166 (unsigned)(rdev->mc.vram_location + rdev->mc.mc_vram_size - 1));
167 DRM_INFO("radeon: GTT %uM\n", (unsigned)(rdev->mc.gtt_size >> 20));
771fe6b9 168 DRM_INFO("radeon: GTT from 0x%08X to 0x%08X\n",
3ce0a23d
JG		 169 (unsigned)rdev->mc.gtt_location,
170 (unsigned)(rdev->mc.gtt_location + rdev->mc.gtt_size - 1));
771fe6b9
JG		 171 return 0;
172}
173
174
175/*
176 * GPU helpers function.
177 */
9f022ddf 178bool radeon_card_posted(struct radeon_device *rdev)
771fe6b9
JG		 179{
180 uint32_t reg;
181
182 /* first check CRTCs */
183 if (ASIC_IS_AVIVO(rdev)) {
184 reg = RREG32(AVIVO_D1CRTC_CONTROL) |
185 RREG32(AVIVO_D2CRTC_CONTROL);
186 if (reg & AVIVO_CRTC_EN) {
187 return true;
188 }
189 } else {
190 reg = RREG32(RADEON_CRTC_GEN_CNTL) |
191 RREG32(RADEON_CRTC2_GEN_CNTL);
192 if (reg & RADEON_CRTC_EN) {
193 return true;
194 }
195 }
196
197 /* then check MEM_SIZE, in case the crtcs are off */
198 if (rdev->family >= CHIP_R600)
199 reg = RREG32(R600_CONFIG_MEMSIZE);
200 else
201 reg = RREG32(RADEON_CONFIG_MEMSIZE);
202
203 if (reg)
204 return true;
205
206 return false;
207
208}
209
3ce0a23d
JG		 210int radeon_dummy_page_init(struct radeon_device *rdev)
211{
212 rdev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO);
213 if (rdev->dummy_page.page == NULL)
214 return -ENOMEM;
215 rdev->dummy_page.addr = pci_map_page(rdev->pdev, rdev->dummy_page.page,
216 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
217 if (!rdev->dummy_page.addr) {
218 __free_page(rdev->dummy_page.page);
219 rdev->dummy_page.page = NULL;
220 return -ENOMEM;
221 }
222 return 0;
223}
224
225void radeon_dummy_page_fini(struct radeon_device *rdev)
226{
227 if (rdev->dummy_page.page == NULL)
228 return;
229 pci_unmap_page(rdev->pdev, rdev->dummy_page.addr,
230 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
231 __free_page(rdev->dummy_page.page);
232 rdev->dummy_page.page = NULL;
233}
234
771fe6b9
JG		 235
236/*
237 * Registers accessors functions.
238 */
239uint32_t radeon_invalid_rreg(struct radeon_device *rdev, uint32_t reg)
240{
241 DRM_ERROR("Invalid callback to read register 0x%04X\n", reg);
242 BUG_ON(1);
243 return 0;
244}
245
246void radeon_invalid_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
247{
248 DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n",
249 reg, v);
250 BUG_ON(1);
251}
252
253void radeon_register_accessor_init(struct radeon_device *rdev)
254{
771fe6b9
JG		 255 rdev->mc_rreg = &radeon_invalid_rreg;
256 rdev->mc_wreg = &radeon_invalid_wreg;
257 rdev->pll_rreg = &radeon_invalid_rreg;
258 rdev->pll_wreg = &radeon_invalid_wreg;
771fe6b9
JG		 259 rdev->pciep_rreg = &radeon_invalid_rreg;
260 rdev->pciep_wreg = &radeon_invalid_wreg;
261
262 /* Don't change order as we are overridding accessor. */
263 if (rdev->family < CHIP_RV515) {
de1b2898
DA		 264 rdev->pcie_reg_mask = 0xff;
265 } else {
266 rdev->pcie_reg_mask = 0x7ff;
771fe6b9
JG		 267 }
268 /* FIXME: not sure here */
269 if (rdev->family <= CHIP_R580) {
270 rdev->pll_rreg = &r100_pll_rreg;
271 rdev->pll_wreg = &r100_pll_wreg;
272 }
905b6822
JG		 273 if (rdev->family >= CHIP_R420) {
274 rdev->mc_rreg = &r420_mc_rreg;
275 rdev->mc_wreg = &r420_mc_wreg;
276 }
771fe6b9
JG		 277 if (rdev->family >= CHIP_RV515) {
278 rdev->mc_rreg = &rv515_mc_rreg;
279 rdev->mc_wreg = &rv515_mc_wreg;
280 }
281 if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) {
282 rdev->mc_rreg = &rs400_mc_rreg;
283 rdev->mc_wreg = &rs400_mc_wreg;
284 }
285 if (rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
286 rdev->mc_rreg = &rs690_mc_rreg;
287 rdev->mc_wreg = &rs690_mc_wreg;
288 }
289 if (rdev->family == CHIP_RS600) {
290 rdev->mc_rreg = &rs600_mc_rreg;
291 rdev->mc_wreg = &rs600_mc_wreg;
292 }
293 if (rdev->family >= CHIP_R600) {
294 rdev->pciep_rreg = &r600_pciep_rreg;
295 rdev->pciep_wreg = &r600_pciep_wreg;
296 }
297}
298
299
300/*
301 * ASIC
302 */
303int radeon_asic_init(struct radeon_device *rdev)
304{
305 radeon_register_accessor_init(rdev);
306 switch (rdev->family) {
307 case CHIP_R100:
308 case CHIP_RV100:
309 case CHIP_RS100:
310 case CHIP_RV200:
311 case CHIP_RS200:
312 case CHIP_R200:
313 case CHIP_RV250:
314 case CHIP_RS300:
315 case CHIP_RV280:
316 rdev->asic = &r100_asic;
317 break;
318 case CHIP_R300:
319 case CHIP_R350:
320 case CHIP_RV350:
321 case CHIP_RV380:
322 rdev->asic = &r300_asic;
4aac0473
JG		 323 if (rdev->flags & RADEON_IS_PCIE) {
324 rdev->asic->gart_init = &rv370_pcie_gart_init;
325 rdev->asic->gart_fini = &rv370_pcie_gart_fini;
326 rdev->asic->gart_enable = &rv370_pcie_gart_enable;
327 rdev->asic->gart_disable = &rv370_pcie_gart_disable;
328 rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush;
329 rdev->asic->gart_set_page = &rv370_pcie_gart_set_page;
330 }
771fe6b9
JG		 331 break;
332 case CHIP_R420:
333 case CHIP_R423:
334 case CHIP_RV410:
335 rdev->asic = &r420_asic;
336 break;
337 case CHIP_RS400:
338 case CHIP_RS480:
339 rdev->asic = &rs400_asic;
340 break;
341 case CHIP_RS600:
342 rdev->asic = &rs600_asic;
343 break;
344 case CHIP_RS690:
345 case CHIP_RS740:
346 rdev->asic = &rs690_asic;
347 break;
348 case CHIP_RV515:
349 rdev->asic = &rv515_asic;
350 break;
351 case CHIP_R520:
352 case CHIP_RV530:
353 case CHIP_RV560:
354 case CHIP_RV570:
355 case CHIP_R580:
356 rdev->asic = &r520_asic;
357 break;
358 case CHIP_R600:
359 case CHIP_RV610:
360 case CHIP_RV630:
361 case CHIP_RV620:
362 case CHIP_RV635:
363 case CHIP_RV670:
364 case CHIP_RS780:
3ce0a23d
JG		 365 case CHIP_RS880:
366 rdev->asic = &r600_asic;
367 break;
771fe6b9
JG		 368 case CHIP_RV770:
369 case CHIP_RV730:
370 case CHIP_RV710:
3ce0a23d
JG		 371 case CHIP_RV740:
372 rdev->asic = &rv770_asic;
373 break;
771fe6b9
JG		 374 default:
375 /* FIXME: not supported yet */
376 return -EINVAL;
377 }
378 return 0;
379}
380
381
382/*
383 * Wrapper around modesetting bits.
384 */
385int radeon_clocks_init(struct radeon_device *rdev)
386{
387 int r;
388
389 radeon_get_clock_info(rdev->ddev);
390 r = radeon_static_clocks_init(rdev->ddev);
391 if (r) {
392 return r;
393 }
394 DRM_INFO("Clocks initialized !\n");
395 return 0;
396}
397
398void radeon_clocks_fini(struct radeon_device *rdev)
399{
400}
401
402/* ATOM accessor methods */
403static uint32_t cail_pll_read(struct card_info *info, uint32_t reg)
404{
405 struct radeon_device *rdev = info->dev->dev_private;
406 uint32_t r;
407
408 r = rdev->pll_rreg(rdev, reg);
409 return r;
410}
411
412static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val)
413{
414 struct radeon_device *rdev = info->dev->dev_private;
415
416 rdev->pll_wreg(rdev, reg, val);
417}
418
419static uint32_t cail_mc_read(struct card_info *info, uint32_t reg)
420{
421 struct radeon_device *rdev = info->dev->dev_private;
422 uint32_t r;
423
424 r = rdev->mc_rreg(rdev, reg);
425 return r;
426}
427
428static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val)
429{
430 struct radeon_device *rdev = info->dev->dev_private;
431
432 rdev->mc_wreg(rdev, reg, val);
433}
434
435static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val)
436{
437 struct radeon_device *rdev = info->dev->dev_private;
438
439 WREG32(reg*4, val);
440}
441
442static uint32_t cail_reg_read(struct card_info *info, uint32_t reg)
443{
444 struct radeon_device *rdev = info->dev->dev_private;
445 uint32_t r;
446
447 r = RREG32(reg*4);
448 return r;
449}
450
451static struct card_info atom_card_info = {
452 .dev = NULL,
453 .reg_read = cail_reg_read,
454 .reg_write = cail_reg_write,
455 .mc_read = cail_mc_read,
456 .mc_write = cail_mc_write,
457 .pll_read = cail_pll_read,
458 .pll_write = cail_pll_write,
459};
460
461int radeon_atombios_init(struct radeon_device *rdev)
462{
463 atom_card_info.dev = rdev->ddev;
464 rdev->mode_info.atom_context = atom_parse(&atom_card_info, rdev->bios);
465 radeon_atom_initialize_bios_scratch_regs(rdev->ddev);
466 return 0;
467}
468
469void radeon_atombios_fini(struct radeon_device *rdev)
470{
471 kfree(rdev->mode_info.atom_context);
472}
473
474int radeon_combios_init(struct radeon_device *rdev)
475{
476 radeon_combios_initialize_bios_scratch_regs(rdev->ddev);
477 return 0;
478}
479
480void radeon_combios_fini(struct radeon_device *rdev)
481{
482}
483
771fe6b9
JG		 484
485/*
486 * Radeon device.
487 */
488int radeon_device_init(struct radeon_device *rdev,
489 struct drm_device *ddev,
490 struct pci_dev *pdev,
491 uint32_t flags)
492{
6cf8a3f5 493 int r;
ad49f501 494 int dma_bits;
771fe6b9
JG		 495
496 DRM_INFO("radeon: Initializing kernel modesetting.\n");
497 rdev->shutdown = false;
9f022ddf 498 rdev->dev = &pdev->dev;
771fe6b9
JG		 499 rdev->ddev = ddev;
500 rdev->pdev = pdev;
501 rdev->flags = flags;
502 rdev->family = flags & RADEON_FAMILY_MASK;
503 rdev->is_atom_bios = false;
504 rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT;
505 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
506 rdev->gpu_lockup = false;
507 /* mutex initialization are all done here so we
508 * can recall function without having locking issues */
509 mutex_init(&rdev->cs_mutex);
510 mutex_init(&rdev->ib_pool.mutex);
511 mutex_init(&rdev->cp.mutex);
512 rwlock_init(&rdev->fence_drv.lock);
9f022ddf 513 INIT_LIST_HEAD(&rdev->gem.objects);
771fe6b9 514
4aac0473
JG		 515 /* Set asic functions */
516 r = radeon_asic_init(rdev);
517 if (r) {
518 return r;
519 }
520
771fe6b9
JG		 521 if (radeon_agpmode == -1) {
522 rdev->flags &= ~RADEON_IS_AGP;
c000273e 523 if (rdev->family >= CHIP_RV515 ||
771fe6b9
JG		 524 rdev->family == CHIP_RV380 ||
525 rdev->family == CHIP_RV410 ||
526 rdev->family == CHIP_R423) {
527 DRM_INFO("Forcing AGP to PCIE mode\n");
528 rdev->flags |= RADEON_IS_PCIE;
4aac0473
JG		 529 rdev->asic->gart_init = &rv370_pcie_gart_init;
530 rdev->asic->gart_fini = &rv370_pcie_gart_fini;
531 rdev->asic->gart_enable = &rv370_pcie_gart_enable;
532 rdev->asic->gart_disable = &rv370_pcie_gart_disable;
533 rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush;
534 rdev->asic->gart_set_page = &rv370_pcie_gart_set_page;
771fe6b9
JG		 535 } else {
536 DRM_INFO("Forcing AGP to PCI mode\n");
537 rdev->flags |= RADEON_IS_PCI;
4aac0473
JG		 538 rdev->asic->gart_init = &r100_pci_gart_init;
539 rdev->asic->gart_fini = &r100_pci_gart_fini;
540 rdev->asic->gart_enable = &r100_pci_gart_enable;
541 rdev->asic->gart_disable = &r100_pci_gart_disable;
542 rdev->asic->gart_tlb_flush = &r100_pci_gart_tlb_flush;
543 rdev->asic->gart_set_page = &r100_pci_gart_set_page;
771fe6b9
JG		 544 }
545 }
546
ad49f501
DA		 547 /* set DMA mask + need_dma32 flags.
548 * PCIE - can handle 40-bits.
549 * IGP - can handle 40-bits (in theory)
550 * AGP - generally dma32 is safest
551 * PCI - only dma32
552 */
553 rdev->need_dma32 = false;
554 if (rdev->flags & RADEON_IS_AGP)
555 rdev->need_dma32 = true;
556 if (rdev->flags & RADEON_IS_PCI)
557 rdev->need_dma32 = true;
558
559 dma_bits = rdev->need_dma32 ? 32 : 40;
560 r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
771fe6b9
JG		 561 if (r) {
562 printk(KERN_WARNING "radeon: No suitable DMA available.\n");
563 }
564
565 /* Registers mapping */
566 /* TODO: block userspace mapping of io register */
567 rdev->rmmio_base = drm_get_resource_start(rdev->ddev, 2);
568 rdev->rmmio_size = drm_get_resource_len(rdev->ddev, 2);
569 rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size);
570 if (rdev->rmmio == NULL) {
571 return -ENOMEM;
572 }
573 DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base);
574 DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size);
575
3ce0a23d
JG		 576 rdev->new_init_path = false;
577 r = radeon_init(rdev);
578 if (r) {
579 return r;
580 }
581 if (!rdev->new_init_path) {
582 /* Setup errata flags */
583 radeon_errata(rdev);
584 /* Initialize scratch registers */
585 radeon_scratch_init(rdev);
586 /* Initialize surface registers */
587 radeon_surface_init(rdev);
588
589 /* TODO: disable VGA need to use VGA request */
590 /* BIOS*/
591 if (!radeon_get_bios(rdev)) {
592 if (ASIC_IS_AVIVO(rdev))
593 return -EINVAL;
594 }
595 if (rdev->is_atom_bios) {
596 r = radeon_atombios_init(rdev);
597 if (r) {
598 return r;
599 }
600 } else {
601 r = radeon_combios_init(rdev);
602 if (r) {
603 return r;
604 }
605 }
606 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
607 if (radeon_gpu_reset(rdev)) {
608 /* FIXME: what do we want to do here ? */
609 }
610 /* check if cards are posted or not */
611 if (!radeon_card_posted(rdev) && rdev->bios) {
612 DRM_INFO("GPU not posted. posting now...\n");
613 if (rdev->is_atom_bios) {
614 atom_asic_init(rdev->mode_info.atom_context);
615 } else {
616 radeon_combios_asic_init(rdev->ddev);
617 }
618 }
95a8f1bf
MD		 619 /* Get vram informations */
620 radeon_vram_info(rdev);
3ce0a23d
JG		 621 /* Initialize clocks */
622 r = radeon_clocks_init(rdev);
771fe6b9
JG		 623 if (r) {
624 return r;
625 }
3ce0a23d 626
3ce0a23d
JG		 627 /* Initialize memory controller (also test AGP) */
628 r = radeon_mc_init(rdev);
771fe6b9
JG		 629 if (r) {
630 return r;
631 }
3ce0a23d
JG		 632 /* Fence driver */
633 r = radeon_fence_driver_init(rdev);
771fe6b9 634 if (r) {
771fe6b9
JG		 635 return r;
636 }
3ce0a23d 637 r = radeon_irq_kms_init(rdev);
771fe6b9 638 if (r) {
771fe6b9
JG		 639 return r;
640 }
3ce0a23d
JG		 641 /* Memory manager */
642 r = radeon_object_init(rdev);
771fe6b9 643 if (r) {
771fe6b9
JG		 644 return r;
645 }
4aac0473
JG		 646 r = radeon_gpu_gart_init(rdev);
647 if (r)
648 return r;
3ce0a23d
JG		 649 /* Initialize GART (initialize after TTM so we can allocate
650 * memory through TTM but finalize after TTM) */
651 r = radeon_gart_enable(rdev);
652 if (!r) {
653 r = radeon_gem_init(rdev);
654 }
655
656 /* 1M ring buffer */
657 if (!r) {
658 r = radeon_cp_init(rdev, 1024 * 1024);
659 }
660 if (!r) {
661 r = radeon_wb_init(rdev);
662 if (r) {
663 DRM_ERROR("radeon: failled initializing WB (%d).\n", r);
664 return r;
665 }
666 }
667 if (!r) {
668 r = radeon_ib_pool_init(rdev);
669 if (r) {
670 DRM_ERROR("radeon: failled initializing IB pool (%d).\n", r);
671 return r;
672 }
673 }
674 if (!r) {
675 r = radeon_ib_test(rdev);
676 if (r) {
677 DRM_ERROR("radeon: failled testing IB (%d).\n", r);
678 return r;
679 }
680 }
771fe6b9 681 }
6cf8a3f5 682 DRM_INFO("radeon: kernel modesetting successfully initialized.\n");
ecc0b326
MD		 683 if (radeon_testing) {
684 radeon_test_moves(rdev);
685 }
771fe6b9
JG		 686 if (radeon_benchmarking) {
687 radeon_benchmark(rdev);
688 }
6cf8a3f5 689 return 0;
771fe6b9
JG		 690}
691
692void radeon_device_fini(struct radeon_device *rdev)
693{
771fe6b9
JG		 694 DRM_INFO("radeon: finishing device.\n");
695 rdev->shutdown = true;
696 /* Order matter so becarefull if you rearrange anythings */
3ce0a23d
JG		 697 if (!rdev->new_init_path) {
698 radeon_ib_pool_fini(rdev);
699 radeon_cp_fini(rdev);
700 radeon_wb_fini(rdev);
4aac0473 701 radeon_gpu_gart_fini(rdev);
3ce0a23d
JG		 702 radeon_gem_fini(rdev);
703 radeon_mc_fini(rdev);
771fe6b9 704#if __OS_HAS_AGP
3ce0a23d 705 radeon_agp_fini(rdev);
771fe6b9 706#endif
3ce0a23d
JG		 707 radeon_irq_kms_fini(rdev);
708 radeon_fence_driver_fini(rdev);
709 radeon_clocks_fini(rdev);
710 radeon_object_fini(rdev);
711 if (rdev->is_atom_bios) {
712 radeon_atombios_fini(rdev);
713 } else {
714 radeon_combios_fini(rdev);
715 }
716 kfree(rdev->bios);
717 rdev->bios = NULL;
771fe6b9 718 } else {
3ce0a23d 719 radeon_fini(rdev);
771fe6b9 720 }
771fe6b9
JG		 721 iounmap(rdev->rmmio);
722 rdev->rmmio = NULL;
723}
724
725
726/*
727 * Suspend & resume.
728 */
729int radeon_suspend_kms(struct drm_device *dev, pm_message_t state)
730{
731 struct radeon_device *rdev = dev->dev_private;
732 struct drm_crtc *crtc;
733
734 if (dev == NULL || rdev == NULL) {
735 return -ENODEV;
736 }
737 if (state.event == PM_EVENT_PRETHAW) {
738 return 0;
739 }
740 /* unpin the front buffers */
741 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
742 struct radeon_framebuffer *rfb = to_radeon_framebuffer(crtc->fb);
743 struct radeon_object *robj;
744
745 if (rfb == NULL || rfb->obj == NULL) {
746 continue;
747 }
748 robj = rfb->obj->driver_private;
749 if (robj != rdev->fbdev_robj) {
750 radeon_object_unpin(robj);
751 }
752 }
753 /* evict vram memory */
754 radeon_object_evict_vram(rdev);
755 /* wait for gpu to finish processing current batch */
756 radeon_fence_wait_last(rdev);
757
f657c2a7
YZ		 758 radeon_save_bios_scratch_regs(rdev);
759
3ce0a23d
JG		 760 if (!rdev->new_init_path) {
761 radeon_cp_disable(rdev);
762 radeon_gart_disable(rdev);
9f022ddf
JG		 763 rdev->irq.sw_int = false;
764 radeon_irq_set(rdev);
3ce0a23d
JG		 765 } else {
766 radeon_suspend(rdev);
767 }
771fe6b9
JG		 768 /* evict remaining vram memory */
769 radeon_object_evict_vram(rdev);
770
771fe6b9
JG		 771 pci_save_state(dev->pdev);
772 if (state.event == PM_EVENT_SUSPEND) {
773 /* Shut down the device */
774 pci_disable_device(dev->pdev);
775 pci_set_power_state(dev->pdev, PCI_D3hot);
776 }
777 acquire_console_sem();
778 fb_set_suspend(rdev->fbdev_info, 1);
779 release_console_sem();
780 return 0;
781}
782
783int radeon_resume_kms(struct drm_device *dev)
784{
785 struct radeon_device *rdev = dev->dev_private;
786 int r;
787
788 acquire_console_sem();
789 pci_set_power_state(dev->pdev, PCI_D0);
790 pci_restore_state(dev->pdev);
791 if (pci_enable_device(dev->pdev)) {
792 release_console_sem();
793 return -1;
794 }
795 pci_set_master(dev->pdev);
796 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
3ce0a23d 797 if (!rdev->new_init_path) {
9f022ddf
JG		 798 if (radeon_gpu_reset(rdev)) {
799 /* FIXME: what do we want to do here ? */
800 }
3ce0a23d
JG		 801 /* post card */
802 if (rdev->is_atom_bios) {
803 atom_asic_init(rdev->mode_info.atom_context);
804 } else {
805 radeon_combios_asic_init(rdev->ddev);
806 }
807 /* Initialize clocks */
808 r = radeon_clocks_init(rdev);
809 if (r) {
810 release_console_sem();
811 return r;
812 }
813 /* Enable IRQ */
814 rdev->irq.sw_int = true;
815 radeon_irq_set(rdev);
816 /* Initialize GPU Memory Controller */
817 r = radeon_mc_init(rdev);
818 if (r) {
819 goto out;
820 }
821 r = radeon_gart_enable(rdev);
822 if (r) {
823 goto out;
824 }
825 r = radeon_cp_init(rdev, rdev->cp.ring_size);
826 if (r) {
827 goto out;
828 }
771fe6b9 829 } else {
3ce0a23d 830 radeon_resume(rdev);
771fe6b9
JG		 831 }
832out:
f657c2a7 833 radeon_restore_bios_scratch_regs(rdev);
771fe6b9
JG		 834 fb_set_suspend(rdev->fbdev_info, 0);
835 release_console_sem();
836
837 /* blat the mode back in */
838 drm_helper_resume_force_mode(dev);
839 return 0;
840}
841
842
843/*
844 * Debugfs
845 */
846struct radeon_debugfs {
847 struct drm_info_list *files;
848 unsigned num_files;
849};
850static struct radeon_debugfs _radeon_debugfs[RADEON_DEBUGFS_MAX_NUM_FILES];
851static unsigned _radeon_debugfs_count = 0;
852
853int radeon_debugfs_add_files(struct radeon_device *rdev,
854 struct drm_info_list *files,
855 unsigned nfiles)
856{
857 unsigned i;
858
859 for (i = 0; i < _radeon_debugfs_count; i++) {
860 if (_radeon_debugfs[i].files == files) {
861 /* Already registered */
862 return 0;
863 }
864 }
865 if ((_radeon_debugfs_count + nfiles) > RADEON_DEBUGFS_MAX_NUM_FILES) {
866 DRM_ERROR("Reached maximum number of debugfs files.\n");
867 DRM_ERROR("Report so we increase RADEON_DEBUGFS_MAX_NUM_FILES.\n");
868 return -EINVAL;
869 }
870 _radeon_debugfs[_radeon_debugfs_count].files = files;
871 _radeon_debugfs[_radeon_debugfs_count].num_files = nfiles;
872 _radeon_debugfs_count++;
873#if defined(CONFIG_DEBUG_FS)
874 drm_debugfs_create_files(files, nfiles,
875 rdev->ddev->control->debugfs_root,
876 rdev->ddev->control);
877 drm_debugfs_create_files(files, nfiles,
878 rdev->ddev->primary->debugfs_root,
879 rdev->ddev->primary);
880#endif
881 return 0;
882}
883
884#if defined(CONFIG_DEBUG_FS)
885int radeon_debugfs_init(struct drm_minor *minor)
886{
887 return 0;
888}
889
890void radeon_debugfs_cleanup(struct drm_minor *minor)
891{
892 unsigned i;
893
894 for (i = 0; i < _radeon_debugfs_count; i++) {
895 drm_debugfs_remove_files(_radeon_debugfs[i].files,
896 _radeon_debugfs[i].num_files, minor);
897 }
898}
899#endif
Linux kernel - Deliverables
This page took 0.076497 seconds and 5 git commands to generate.