Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /** |
2 | * \file radeon_drv.c | |
3 | * ATI Radeon driver | |
4 | * | |
5 | * \author Gareth Hughes <gareth@valinux.com> | |
6 | */ | |
7 | ||
8 | /* | |
9 | * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California. | |
10 | * All Rights Reserved. | |
11 | * | |
12 | * Permission is hereby granted, free of charge, to any person obtaining a | |
13 | * copy of this software and associated documentation files (the "Software"), | |
14 | * to deal in the Software without restriction, including without limitation | |
15 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
16 | * and/or sell copies of the Software, and to permit persons to whom the | |
17 | * Software is furnished to do so, subject to the following conditions: | |
18 | * | |
19 | * The above copyright notice and this permission notice (including the next | |
20 | * paragraph) shall be included in all copies or substantial portions of the | |
21 | * Software. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
24 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
25 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
26 | * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
27 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
28 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
29 | * OTHER DEALINGS IN THE SOFTWARE. | |
30 | */ | |
31 | ||
1da177e4 LT |
32 | #include "drmP.h" |
33 | #include "drm.h" | |
34 | #include "radeon_drm.h" | |
35 | #include "radeon_drv.h" | |
36 | ||
37 | #include "drm_pciids.h" | |
771fe6b9 JG |
38 | #include <linux/console.h> |
39 | ||
40 | ||
41 | #if defined(CONFIG_DRM_RADEON_KMS) | |
42 | /* | |
43 | * KMS wrapper. | |
44 | */ | |
45 | #define KMS_DRIVER_MAJOR 2 | |
46 | #define KMS_DRIVER_MINOR 0 | |
47 | #define KMS_DRIVER_PATCHLEVEL 0 | |
48 | int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags); | |
49 | int radeon_driver_unload_kms(struct drm_device *dev); | |
50 | int radeon_driver_firstopen_kms(struct drm_device *dev); | |
51 | void radeon_driver_lastclose_kms(struct drm_device *dev); | |
52 | int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv); | |
53 | void radeon_driver_postclose_kms(struct drm_device *dev, | |
54 | struct drm_file *file_priv); | |
55 | void radeon_driver_preclose_kms(struct drm_device *dev, | |
56 | struct drm_file *file_priv); | |
57 | int radeon_suspend_kms(struct drm_device *dev, pm_message_t state); | |
58 | int radeon_resume_kms(struct drm_device *dev); | |
59 | u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc); | |
60 | int radeon_enable_vblank_kms(struct drm_device *dev, int crtc); | |
61 | void radeon_disable_vblank_kms(struct drm_device *dev, int crtc); | |
62 | void radeon_driver_irq_preinstall_kms(struct drm_device *dev); | |
63 | int radeon_driver_irq_postinstall_kms(struct drm_device *dev); | |
64 | void radeon_driver_irq_uninstall_kms(struct drm_device *dev); | |
65 | irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS); | |
66 | int radeon_master_create_kms(struct drm_device *dev, struct drm_master *master); | |
67 | void radeon_master_destroy_kms(struct drm_device *dev, | |
68 | struct drm_master *master); | |
69 | int radeon_dma_ioctl_kms(struct drm_device *dev, void *data, | |
70 | struct drm_file *file_priv); | |
71 | int radeon_gem_object_init(struct drm_gem_object *obj); | |
72 | void radeon_gem_object_free(struct drm_gem_object *obj); | |
73 | extern struct drm_ioctl_desc radeon_ioctls_kms[]; | |
74 | extern int radeon_max_kms_ioctl; | |
75 | int radeon_mmap(struct file *filp, struct vm_area_struct *vma); | |
76 | #if defined(CONFIG_DEBUG_FS) | |
77 | int radeon_debugfs_init(struct drm_minor *minor); | |
78 | void radeon_debugfs_cleanup(struct drm_minor *minor); | |
79 | #endif | |
80 | #endif | |
81 | ||
1da177e4 | 82 | |
689b9d74 | 83 | int radeon_no_wb; |
771fe6b9 JG |
84 | #if defined(CONFIG_DRM_RADEON_KMS) |
85 | int radeon_modeset = -1; | |
86 | int radeon_dynclks = -1; | |
87 | int radeon_r4xx_atom = 0; | |
88 | int radeon_agpmode = 0; | |
89 | int radeon_vram_limit = 0; | |
90 | int radeon_gart_size = 512; /* default gart size */ | |
91 | int radeon_benchmarking = 0; | |
ecc0b326 | 92 | int radeon_testing = 0; |
771fe6b9 | 93 | int radeon_connector_table = 0; |
4ce001ab | 94 | int radeon_tv = 1; |
771fe6b9 | 95 | #endif |
689b9d74 | 96 | |
61a2d07d | 97 | MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers"); |
689b9d74 DA |
98 | module_param_named(no_wb, radeon_no_wb, int, 0444); |
99 | ||
771fe6b9 JG |
100 | #if defined(CONFIG_DRM_RADEON_KMS) |
101 | MODULE_PARM_DESC(modeset, "Disable/Enable modesetting"); | |
102 | module_param_named(modeset, radeon_modeset, int, 0400); | |
103 | ||
104 | MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks"); | |
105 | module_param_named(dynclks, radeon_dynclks, int, 0444); | |
106 | ||
107 | MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx"); | |
108 | module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444); | |
109 | ||
110 | MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing"); | |
111 | module_param_named(vramlimit, radeon_vram_limit, int, 0600); | |
112 | ||
113 | MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)"); | |
114 | module_param_named(agpmode, radeon_agpmode, int, 0444); | |
115 | ||
116 | MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32,64, etc)\n"); | |
117 | module_param_named(gartsize, radeon_gart_size, int, 0600); | |
118 | ||
119 | MODULE_PARM_DESC(benchmark, "Run benchmark"); | |
120 | module_param_named(benchmark, radeon_benchmarking, int, 0444); | |
121 | ||
ecc0b326 MD |
122 | MODULE_PARM_DESC(test, "Run tests"); |
123 | module_param_named(test, radeon_testing, int, 0444); | |
124 | ||
771fe6b9 JG |
125 | MODULE_PARM_DESC(connector_table, "Force connector table"); |
126 | module_param_named(connector_table, radeon_connector_table, int, 0444); | |
4ce001ab DA |
127 | |
128 | MODULE_PARM_DESC(tv, "TV enable (0 = disable)"); | |
129 | module_param_named(tv, radeon_tv, int, 0444); | |
771fe6b9 JG |
130 | #endif |
131 | ||
0a3e67a4 JB |
132 | static int radeon_suspend(struct drm_device *dev, pm_message_t state) |
133 | { | |
134 | drm_radeon_private_t *dev_priv = dev->dev_private; | |
135 | ||
03efb885 DA |
136 | if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) |
137 | return 0; | |
138 | ||
0a3e67a4 | 139 | /* Disable *all* interrupts */ |
800b6995 | 140 | if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600) |
0a3e67a4 JB |
141 | RADEON_WRITE(R500_DxMODE_INT_MASK, 0); |
142 | RADEON_WRITE(RADEON_GEN_INT_CNTL, 0); | |
143 | return 0; | |
144 | } | |
145 | ||
146 | static int radeon_resume(struct drm_device *dev) | |
147 | { | |
148 | drm_radeon_private_t *dev_priv = dev->dev_private; | |
149 | ||
03efb885 DA |
150 | if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) |
151 | return 0; | |
152 | ||
0a3e67a4 | 153 | /* Restore interrupt registers */ |
800b6995 | 154 | if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600) |
0a3e67a4 JB |
155 | RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg); |
156 | RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg); | |
157 | return 0; | |
158 | } | |
159 | ||
1da177e4 LT |
160 | static struct pci_device_id pciidlist[] = { |
161 | radeon_PCI_IDS | |
162 | }; | |
163 | ||
771fe6b9 JG |
164 | #if defined(CONFIG_DRM_RADEON_KMS) |
165 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
166 | #endif | |
167 | ||
168 | static struct drm_driver driver_old = { | |
b5e89ed5 DA |
169 | .driver_features = |
170 | DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG | | |
0a3e67a4 | 171 | DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED, |
1da177e4 | 172 | .dev_priv_size = sizeof(drm_radeon_buf_priv_t), |
22eae947 DA |
173 | .load = radeon_driver_load, |
174 | .firstopen = radeon_driver_firstopen, | |
175 | .open = radeon_driver_open, | |
176 | .preclose = radeon_driver_preclose, | |
177 | .postclose = radeon_driver_postclose, | |
178 | .lastclose = radeon_driver_lastclose, | |
179 | .unload = radeon_driver_unload, | |
0a3e67a4 JB |
180 | .suspend = radeon_suspend, |
181 | .resume = radeon_resume, | |
182 | .get_vblank_counter = radeon_get_vblank_counter, | |
183 | .enable_vblank = radeon_enable_vblank, | |
184 | .disable_vblank = radeon_disable_vblank, | |
60f2ee0b DA |
185 | .master_create = radeon_master_create, |
186 | .master_destroy = radeon_master_destroy, | |
1da177e4 LT |
187 | .irq_preinstall = radeon_driver_irq_preinstall, |
188 | .irq_postinstall = radeon_driver_irq_postinstall, | |
189 | .irq_uninstall = radeon_driver_irq_uninstall, | |
190 | .irq_handler = radeon_driver_irq_handler, | |
1da177e4 LT |
191 | .reclaim_buffers = drm_core_reclaim_buffers, |
192 | .get_map_ofs = drm_core_get_map_ofs, | |
193 | .get_reg_ofs = drm_core_get_reg_ofs, | |
1da177e4 LT |
194 | .ioctls = radeon_ioctls, |
195 | .dma_ioctl = radeon_cp_buffers, | |
196 | .fops = { | |
b5e89ed5 DA |
197 | .owner = THIS_MODULE, |
198 | .open = drm_open, | |
199 | .release = drm_release, | |
200 | .ioctl = drm_ioctl, | |
201 | .mmap = drm_mmap, | |
202 | .poll = drm_poll, | |
203 | .fasync = drm_fasync, | |
9a186645 | 204 | #ifdef CONFIG_COMPAT |
b5e89ed5 | 205 | .compat_ioctl = radeon_compat_ioctl, |
9a186645 | 206 | #endif |
22eae947 DA |
207 | }, |
208 | ||
1da177e4 | 209 | .pci_driver = { |
22eae947 DA |
210 | .name = DRIVER_NAME, |
211 | .id_table = pciidlist, | |
212 | }, | |
213 | ||
214 | .name = DRIVER_NAME, | |
215 | .desc = DRIVER_DESC, | |
216 | .date = DRIVER_DATE, | |
217 | .major = DRIVER_MAJOR, | |
218 | .minor = DRIVER_MINOR, | |
219 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
220 | }; |
221 | ||
771fe6b9 JG |
222 | #if defined(CONFIG_DRM_RADEON_KMS) |
223 | static struct drm_driver kms_driver; | |
224 | ||
225 | static int __devinit | |
226 | radeon_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) | |
227 | { | |
228 | return drm_get_dev(pdev, ent, &kms_driver); | |
229 | } | |
230 | ||
231 | static void | |
232 | radeon_pci_remove(struct pci_dev *pdev) | |
233 | { | |
234 | struct drm_device *dev = pci_get_drvdata(pdev); | |
235 | ||
236 | drm_put_dev(dev); | |
237 | } | |
238 | ||
239 | static int | |
240 | radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state) | |
241 | { | |
242 | struct drm_device *dev = pci_get_drvdata(pdev); | |
243 | return radeon_suspend_kms(dev, state); | |
244 | } | |
245 | ||
246 | static int | |
247 | radeon_pci_resume(struct pci_dev *pdev) | |
248 | { | |
249 | struct drm_device *dev = pci_get_drvdata(pdev); | |
250 | return radeon_resume_kms(dev); | |
251 | } | |
252 | ||
253 | static struct drm_driver kms_driver = { | |
254 | .driver_features = | |
255 | DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG | | |
256 | DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM, | |
257 | .dev_priv_size = 0, | |
258 | .load = radeon_driver_load_kms, | |
259 | .firstopen = radeon_driver_firstopen_kms, | |
260 | .open = radeon_driver_open_kms, | |
261 | .preclose = radeon_driver_preclose_kms, | |
262 | .postclose = radeon_driver_postclose_kms, | |
263 | .lastclose = radeon_driver_lastclose_kms, | |
264 | .unload = radeon_driver_unload_kms, | |
265 | .suspend = radeon_suspend_kms, | |
266 | .resume = radeon_resume_kms, | |
267 | .get_vblank_counter = radeon_get_vblank_counter_kms, | |
268 | .enable_vblank = radeon_enable_vblank_kms, | |
269 | .disable_vblank = radeon_disable_vblank_kms, | |
270 | .master_create = radeon_master_create_kms, | |
271 | .master_destroy = radeon_master_destroy_kms, | |
272 | #if defined(CONFIG_DEBUG_FS) | |
273 | .debugfs_init = radeon_debugfs_init, | |
274 | .debugfs_cleanup = radeon_debugfs_cleanup, | |
275 | #endif | |
276 | .irq_preinstall = radeon_driver_irq_preinstall_kms, | |
277 | .irq_postinstall = radeon_driver_irq_postinstall_kms, | |
278 | .irq_uninstall = radeon_driver_irq_uninstall_kms, | |
279 | .irq_handler = radeon_driver_irq_handler_kms, | |
280 | .reclaim_buffers = drm_core_reclaim_buffers, | |
281 | .get_map_ofs = drm_core_get_map_ofs, | |
282 | .get_reg_ofs = drm_core_get_reg_ofs, | |
283 | .ioctls = radeon_ioctls_kms, | |
284 | .gem_init_object = radeon_gem_object_init, | |
285 | .gem_free_object = radeon_gem_object_free, | |
286 | .dma_ioctl = radeon_dma_ioctl_kms, | |
287 | .fops = { | |
288 | .owner = THIS_MODULE, | |
289 | .open = drm_open, | |
290 | .release = drm_release, | |
291 | .ioctl = drm_ioctl, | |
292 | .mmap = radeon_mmap, | |
293 | .poll = drm_poll, | |
294 | .fasync = drm_fasync, | |
295 | #ifdef CONFIG_COMPAT | |
296 | .compat_ioctl = NULL, | |
297 | #endif | |
298 | }, | |
299 | ||
300 | .pci_driver = { | |
301 | .name = DRIVER_NAME, | |
302 | .id_table = pciidlist, | |
303 | .probe = radeon_pci_probe, | |
304 | .remove = radeon_pci_remove, | |
305 | .suspend = radeon_pci_suspend, | |
306 | .resume = radeon_pci_resume, | |
307 | }, | |
308 | ||
309 | .name = DRIVER_NAME, | |
310 | .desc = DRIVER_DESC, | |
311 | .date = DRIVER_DATE, | |
312 | .major = KMS_DRIVER_MAJOR, | |
313 | .minor = KMS_DRIVER_MINOR, | |
314 | .patchlevel = KMS_DRIVER_PATCHLEVEL, | |
315 | }; | |
316 | #endif | |
317 | ||
318 | static struct drm_driver *driver; | |
319 | ||
1da177e4 LT |
320 | static int __init radeon_init(void) |
321 | { | |
771fe6b9 JG |
322 | driver = &driver_old; |
323 | driver->num_ioctls = radeon_max_ioctl; | |
919f32f1 | 324 | #if defined(CONFIG_DRM_RADEON_KMS) |
de05065f DA |
325 | #ifdef CONFIG_VGA_CONSOLE |
326 | if (vgacon_text_force() && radeon_modeset == -1) { | |
327 | DRM_INFO("VGACON disable radeon kernel modesetting.\n"); | |
328 | driver = &driver_old; | |
329 | driver->driver_features &= ~DRIVER_MODESET; | |
330 | radeon_modeset = 0; | |
331 | } | |
332 | #endif | |
771fe6b9 JG |
333 | /* if enabled by default */ |
334 | if (radeon_modeset == -1) { | |
335 | DRM_INFO("radeon default to kernel modesetting.\n"); | |
336 | radeon_modeset = 1; | |
337 | } | |
338 | if (radeon_modeset == 1) { | |
339 | DRM_INFO("radeon kernel modesetting enabled.\n"); | |
340 | driver = &kms_driver; | |
341 | driver->driver_features |= DRIVER_MODESET; | |
342 | driver->num_ioctls = radeon_max_kms_ioctl; | |
343 | } | |
771fe6b9 JG |
344 | /* if the vga console setting is enabled still |
345 | * let modprobe override it */ | |
771fe6b9 JG |
346 | #endif |
347 | return drm_init(driver); | |
1da177e4 LT |
348 | } |
349 | ||
350 | static void __exit radeon_exit(void) | |
351 | { | |
771fe6b9 | 352 | drm_exit(driver); |
1da177e4 LT |
353 | } |
354 | ||
176f613e | 355 | module_init(radeon_init); |
1da177e4 LT |
356 | module_exit(radeon_exit); |
357 | ||
b5e89ed5 DA |
358 | MODULE_AUTHOR(DRIVER_AUTHOR); |
359 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 360 | MODULE_LICENSE("GPL and additional rights"); |