Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
760285e7 | 28 | #include <drm/drmP.h> |
771fe6b9 | 29 | #include "radeon.h" |
760285e7 | 30 | #include <drm/radeon_drm.h> |
6759a0a7 | 31 | #include "radeon_asic.h" |
771fe6b9 | 32 | |
6a9ee8af | 33 | #include <linux/vga_switcheroo.h> |
5a0e3ad6 | 34 | #include <linux/slab.h> |
6a9ee8af | 35 | |
f482a141 AD |
36 | /** |
37 | * radeon_driver_unload_kms - Main unload function for KMS. | |
38 | * | |
39 | * @dev: drm dev pointer | |
40 | * | |
41 | * This is the main unload function for KMS (all asics). | |
42 | * It calls radeon_modeset_fini() to tear down the | |
43 | * displays, and radeon_device_fini() to tear down | |
44 | * the rest of the device (CP, writeback, etc.). | |
45 | * Returns 0 on success. | |
46 | */ | |
cf0fe456 JG |
47 | int radeon_driver_unload_kms(struct drm_device *dev) |
48 | { | |
49 | struct radeon_device *rdev = dev->dev_private; | |
50 | ||
51 | if (rdev == NULL) | |
52 | return 0; | |
0cd9cb76 AD |
53 | if (rdev->rmmio == NULL) |
54 | goto done_free; | |
c4917074 | 55 | radeon_acpi_fini(rdev); |
cf0fe456 JG |
56 | radeon_modeset_fini(rdev); |
57 | radeon_device_fini(rdev); | |
0cd9cb76 AD |
58 | |
59 | done_free: | |
cf0fe456 JG |
60 | kfree(rdev); |
61 | dev->dev_private = NULL; | |
62 | return 0; | |
63 | } | |
771fe6b9 | 64 | |
f482a141 AD |
65 | /** |
66 | * radeon_driver_load_kms - Main load function for KMS. | |
67 | * | |
68 | * @dev: drm dev pointer | |
69 | * @flags: device flags | |
70 | * | |
71 | * This is the main load function for KMS (all asics). | |
72 | * It calls radeon_device_init() to set up the non-display | |
73 | * parts of the chip (asic init, CP, writeback, etc.), and | |
74 | * radeon_modeset_init() to set up the display parts | |
75 | * (crtcs, encoders, hotplug detect, etc.). | |
76 | * Returns 0 on success, error on failure. | |
77 | */ | |
771fe6b9 JG |
78 | int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags) |
79 | { | |
80 | struct radeon_device *rdev; | |
d7a2952f | 81 | int r, acpi_status; |
771fe6b9 JG |
82 | |
83 | rdev = kzalloc(sizeof(struct radeon_device), GFP_KERNEL); | |
84 | if (rdev == NULL) { | |
85 | return -ENOMEM; | |
86 | } | |
87 | dev->dev_private = (void *)rdev; | |
88 | ||
89 | /* update BUS flag */ | |
8410ea3b | 90 | if (drm_pci_device_is_agp(dev)) { |
771fe6b9 | 91 | flags |= RADEON_IS_AGP; |
58b6542b | 92 | } else if (pci_is_pcie(dev->pdev)) { |
771fe6b9 JG |
93 | flags |= RADEON_IS_PCIE; |
94 | } else { | |
95 | flags |= RADEON_IS_PCI; | |
96 | } | |
97 | ||
6cf8a3f5 JG |
98 | /* radeon_device_init should report only fatal error |
99 | * like memory allocation failure or iomapping failure, | |
100 | * or memory manager initialization failure, it must | |
101 | * properly initialize the GPU MC controller and permit | |
102 | * VRAM allocation | |
103 | */ | |
771fe6b9 JG |
104 | r = radeon_device_init(rdev, dev, dev->pdev, flags); |
105 | if (r) { | |
cf0fe456 JG |
106 | dev_err(&dev->pdev->dev, "Fatal error during GPU init\n"); |
107 | goto out; | |
6cf8a3f5 | 108 | } |
d7a2952f | 109 | |
6cf8a3f5 JG |
110 | /* Again modeset_init should fail only on fatal error |
111 | * otherwise it should provide enough functionalities | |
112 | * for shadowfb to run | |
113 | */ | |
114 | r = radeon_modeset_init(rdev); | |
cf0fe456 JG |
115 | if (r) |
116 | dev_err(&dev->pdev->dev, "Fatal error during modeset init\n"); | |
fda4b25c LT |
117 | |
118 | /* Call ACPI methods: require modeset init | |
119 | * but failure is not fatal | |
120 | */ | |
121 | if (!r) { | |
122 | acpi_status = radeon_acpi_init(rdev); | |
123 | if (acpi_status) | |
124 | dev_dbg(&dev->pdev->dev, | |
125 | "Error during ACPI methods call\n"); | |
126 | } | |
127 | ||
cf0fe456 JG |
128 | out: |
129 | if (r) | |
130 | radeon_driver_unload_kms(dev); | |
131 | return r; | |
771fe6b9 JG |
132 | } |
133 | ||
f482a141 AD |
134 | /** |
135 | * radeon_set_filp_rights - Set filp right. | |
136 | * | |
137 | * @dev: drm dev pointer | |
138 | * @owner: drm file | |
139 | * @applier: drm file | |
140 | * @value: value | |
141 | * | |
142 | * Sets the filp rights for the device (all asics). | |
143 | */ | |
9eba4a93 MO |
144 | static void radeon_set_filp_rights(struct drm_device *dev, |
145 | struct drm_file **owner, | |
146 | struct drm_file *applier, | |
147 | uint32_t *value) | |
148 | { | |
149 | mutex_lock(&dev->struct_mutex); | |
150 | if (*value == 1) { | |
151 | /* wants rights */ | |
152 | if (!*owner) | |
153 | *owner = applier; | |
154 | } else if (*value == 0) { | |
155 | /* revokes rights */ | |
156 | if (*owner == applier) | |
157 | *owner = NULL; | |
158 | } | |
159 | *value = *owner == applier ? 1 : 0; | |
160 | mutex_unlock(&dev->struct_mutex); | |
161 | } | |
771fe6b9 JG |
162 | |
163 | /* | |
9eba4a93 | 164 | * Userspace get information ioctl |
771fe6b9 | 165 | */ |
f482a141 AD |
166 | /** |
167 | * radeon_info_ioctl - answer a device specific request. | |
168 | * | |
169 | * @rdev: radeon device pointer | |
170 | * @data: request object | |
171 | * @filp: drm filp | |
172 | * | |
173 | * This function is used to pass device specific parameters to the userspace | |
174 | * drivers. Examples include: pci device id, pipeline parms, tiling params, | |
175 | * etc. (all asics). | |
176 | * Returns 0 on success, -EINVAL on failure. | |
177 | */ | |
771fe6b9 JG |
178 | int radeon_info_ioctl(struct drm_device *dev, void *data, struct drm_file *filp) |
179 | { | |
180 | struct radeon_device *rdev = dev->dev_private; | |
6759a0a7 | 181 | struct drm_radeon_info *info = data; |
bc35afdb | 182 | struct radeon_mode_info *minfo = &rdev->mode_info; |
64d7b8be JG |
183 | uint32_t *value, value_tmp, *value_ptr, value_size; |
184 | uint64_t value64; | |
bc35afdb JG |
185 | struct drm_crtc *crtc; |
186 | int i, found; | |
771fe6b9 | 187 | |
771fe6b9 | 188 | value_ptr = (uint32_t *)((unsigned long)info->value); |
64d7b8be JG |
189 | value = &value_tmp; |
190 | value_size = sizeof(uint32_t); | |
d8ab3557 | 191 | |
771fe6b9 JG |
192 | switch (info->request) { |
193 | case RADEON_INFO_DEVICE_ID: | |
64d7b8be | 194 | *value = dev->pci_device; |
771fe6b9 JG |
195 | break; |
196 | case RADEON_INFO_NUM_GB_PIPES: | |
64d7b8be | 197 | *value = rdev->num_gb_pipes; |
771fe6b9 | 198 | break; |
f779b3e5 | 199 | case RADEON_INFO_NUM_Z_PIPES: |
64d7b8be | 200 | *value = rdev->num_z_pipes; |
f779b3e5 | 201 | break; |
733289c2 | 202 | case RADEON_INFO_ACCEL_WORKING: |
148a03bc AD |
203 | /* xf86-video-ati 6.13.0 relies on this being false for evergreen */ |
204 | if ((rdev->family >= CHIP_CEDAR) && (rdev->family <= CHIP_HEMLOCK)) | |
64d7b8be | 205 | *value = false; |
148a03bc | 206 | else |
64d7b8be | 207 | *value = rdev->accel_working; |
733289c2 | 208 | break; |
bc35afdb | 209 | case RADEON_INFO_CRTC_FROM_ID: |
64d7b8be JG |
210 | if (DRM_COPY_FROM_USER(value, value_ptr, sizeof(uint32_t))) { |
211 | DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__); | |
212 | return -EFAULT; | |
213 | } | |
bc35afdb JG |
214 | for (i = 0, found = 0; i < rdev->num_crtc; i++) { |
215 | crtc = (struct drm_crtc *)minfo->crtcs[i]; | |
64d7b8be | 216 | if (crtc && crtc->base.id == *value) { |
0baf2d8f | 217 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc); |
64d7b8be | 218 | *value = radeon_crtc->crtc_id; |
bc35afdb JG |
219 | found = 1; |
220 | break; | |
221 | } | |
222 | } | |
223 | if (!found) { | |
64d7b8be | 224 | DRM_DEBUG_KMS("unknown crtc id %d\n", *value); |
bc35afdb JG |
225 | return -EINVAL; |
226 | } | |
227 | break; | |
148a03bc | 228 | case RADEON_INFO_ACCEL_WORKING2: |
64d7b8be | 229 | *value = rdev->accel_working; |
148a03bc | 230 | break; |
e7aeeba6 | 231 | case RADEON_INFO_TILING_CONFIG: |
c1b2f69f | 232 | if (rdev->family >= CHIP_TAHITI) |
64d7b8be | 233 | *value = rdev->config.si.tile_config; |
c1b2f69f | 234 | else if (rdev->family >= CHIP_CAYMAN) |
64d7b8be | 235 | *value = rdev->config.cayman.tile_config; |
fecf1d07 | 236 | else if (rdev->family >= CHIP_CEDAR) |
64d7b8be | 237 | *value = rdev->config.evergreen.tile_config; |
e7aeeba6 | 238 | else if (rdev->family >= CHIP_RV770) |
64d7b8be | 239 | *value = rdev->config.rv770.tile_config; |
e7aeeba6 | 240 | else if (rdev->family >= CHIP_R600) |
64d7b8be | 241 | *value = rdev->config.r600.tile_config; |
e7aeeba6 | 242 | else { |
d9fdaafb | 243 | DRM_DEBUG_KMS("tiling config is r6xx+ only!\n"); |
e7aeeba6 AD |
244 | return -EINVAL; |
245 | } | |
b824b364 | 246 | break; |
ab9e1f59 | 247 | case RADEON_INFO_WANT_HYPERZ: |
43861f71 MO |
248 | /* The "value" here is both an input and output parameter. |
249 | * If the input value is 1, filp requests hyper-z access. | |
250 | * If the input value is 0, filp revokes its hyper-z access. | |
251 | * | |
252 | * When returning, the value is 1 if filp owns hyper-z access, | |
253 | * 0 otherwise. */ | |
64d7b8be JG |
254 | if (DRM_COPY_FROM_USER(value, value_ptr, sizeof(uint32_t))) { |
255 | DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__); | |
256 | return -EFAULT; | |
257 | } | |
258 | if (*value >= 2) { | |
259 | DRM_DEBUG_KMS("WANT_HYPERZ: invalid value %d\n", *value); | |
43861f71 MO |
260 | return -EINVAL; |
261 | } | |
64d7b8be | 262 | radeon_set_filp_rights(dev, &rdev->hyperz_filp, filp, value); |
9eba4a93 MO |
263 | break; |
264 | case RADEON_INFO_WANT_CMASK: | |
265 | /* The same logic as Hyper-Z. */ | |
64d7b8be JG |
266 | if (DRM_COPY_FROM_USER(value, value_ptr, sizeof(uint32_t))) { |
267 | DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__); | |
268 | return -EFAULT; | |
269 | } | |
270 | if (*value >= 2) { | |
271 | DRM_DEBUG_KMS("WANT_CMASK: invalid value %d\n", *value); | |
9eba4a93 | 272 | return -EINVAL; |
ab9e1f59 | 273 | } |
64d7b8be | 274 | radeon_set_filp_rights(dev, &rdev->cmask_filp, filp, value); |
e7aeeba6 | 275 | break; |
58bbf018 AD |
276 | case RADEON_INFO_CLOCK_CRYSTAL_FREQ: |
277 | /* return clock value in KHz */ | |
454d2e2a | 278 | if (rdev->asic->get_xclk) |
64d7b8be | 279 | *value = radeon_get_xclk(rdev) * 10; |
454d2e2a | 280 | else |
64d7b8be | 281 | *value = rdev->clock.spll.reference_freq * 10; |
58bbf018 | 282 | break; |
486af189 | 283 | case RADEON_INFO_NUM_BACKENDS: |
c1b2f69f | 284 | if (rdev->family >= CHIP_TAHITI) |
64d7b8be | 285 | *value = rdev->config.si.max_backends_per_se * |
c1b2f69f MD |
286 | rdev->config.si.max_shader_engines; |
287 | else if (rdev->family >= CHIP_CAYMAN) | |
64d7b8be | 288 | *value = rdev->config.cayman.max_backends_per_se * |
fecf1d07 AD |
289 | rdev->config.cayman.max_shader_engines; |
290 | else if (rdev->family >= CHIP_CEDAR) | |
64d7b8be | 291 | *value = rdev->config.evergreen.max_backends; |
486af189 | 292 | else if (rdev->family >= CHIP_RV770) |
64d7b8be | 293 | *value = rdev->config.rv770.max_backends; |
486af189 | 294 | else if (rdev->family >= CHIP_R600) |
64d7b8be | 295 | *value = rdev->config.r600.max_backends; |
486af189 DA |
296 | else { |
297 | return -EINVAL; | |
298 | } | |
299 | break; | |
6565945b | 300 | case RADEON_INFO_NUM_TILE_PIPES: |
c1b2f69f | 301 | if (rdev->family >= CHIP_TAHITI) |
64d7b8be | 302 | *value = rdev->config.si.max_tile_pipes; |
c1b2f69f | 303 | else if (rdev->family >= CHIP_CAYMAN) |
64d7b8be | 304 | *value = rdev->config.cayman.max_tile_pipes; |
6565945b | 305 | else if (rdev->family >= CHIP_CEDAR) |
64d7b8be | 306 | *value = rdev->config.evergreen.max_tile_pipes; |
6565945b | 307 | else if (rdev->family >= CHIP_RV770) |
64d7b8be | 308 | *value = rdev->config.rv770.max_tile_pipes; |
6565945b | 309 | else if (rdev->family >= CHIP_R600) |
64d7b8be | 310 | *value = rdev->config.r600.max_tile_pipes; |
6565945b AD |
311 | else { |
312 | return -EINVAL; | |
313 | } | |
314 | break; | |
8aeb96f8 | 315 | case RADEON_INFO_FUSION_GART_WORKING: |
64d7b8be | 316 | *value = 1; |
8aeb96f8 | 317 | break; |
e55b9422 | 318 | case RADEON_INFO_BACKEND_MAP: |
c1b2f69f | 319 | if (rdev->family >= CHIP_TAHITI) |
64d7b8be | 320 | *value = rdev->config.si.backend_map; |
c1b2f69f | 321 | else if (rdev->family >= CHIP_CAYMAN) |
64d7b8be | 322 | *value = rdev->config.cayman.backend_map; |
e55b9422 | 323 | else if (rdev->family >= CHIP_CEDAR) |
64d7b8be | 324 | *value = rdev->config.evergreen.backend_map; |
e55b9422 | 325 | else if (rdev->family >= CHIP_RV770) |
64d7b8be | 326 | *value = rdev->config.rv770.backend_map; |
e55b9422 | 327 | else if (rdev->family >= CHIP_R600) |
64d7b8be | 328 | *value = rdev->config.r600.backend_map; |
e55b9422 AD |
329 | else { |
330 | return -EINVAL; | |
331 | } | |
332 | break; | |
721604a1 JG |
333 | case RADEON_INFO_VA_START: |
334 | /* this is where we report if vm is supported or not */ | |
335 | if (rdev->family < CHIP_CAYMAN) | |
336 | return -EINVAL; | |
64d7b8be | 337 | *value = RADEON_VA_RESERVED_SIZE; |
721604a1 JG |
338 | break; |
339 | case RADEON_INFO_IB_VM_MAX_SIZE: | |
340 | /* this is where we report if vm is supported or not */ | |
341 | if (rdev->family < CHIP_CAYMAN) | |
342 | return -EINVAL; | |
64d7b8be | 343 | *value = RADEON_IB_VM_MAX_SIZE; |
721604a1 | 344 | break; |
609c1e15 | 345 | case RADEON_INFO_MAX_PIPES: |
c1b2f69f | 346 | if (rdev->family >= CHIP_TAHITI) |
64d7b8be | 347 | *value = rdev->config.si.max_cu_per_sh; |
c1b2f69f | 348 | else if (rdev->family >= CHIP_CAYMAN) |
64d7b8be | 349 | *value = rdev->config.cayman.max_pipes_per_simd; |
609c1e15 | 350 | else if (rdev->family >= CHIP_CEDAR) |
64d7b8be | 351 | *value = rdev->config.evergreen.max_pipes; |
609c1e15 | 352 | else if (rdev->family >= CHIP_RV770) |
64d7b8be | 353 | *value = rdev->config.rv770.max_pipes; |
609c1e15 | 354 | else if (rdev->family >= CHIP_R600) |
64d7b8be | 355 | *value = rdev->config.r600.max_pipes; |
609c1e15 TS |
356 | else { |
357 | return -EINVAL; | |
358 | } | |
359 | break; | |
64d7b8be JG |
360 | case RADEON_INFO_TIMESTAMP: |
361 | if (rdev->family < CHIP_R600) { | |
362 | DRM_DEBUG_KMS("timestamp is r6xx+ only!\n"); | |
363 | return -EINVAL; | |
364 | } | |
365 | value = (uint32_t*)&value64; | |
366 | value_size = sizeof(uint64_t); | |
367 | value64 = radeon_get_gpu_clock_counter(rdev); | |
368 | break; | |
2e1a7674 AD |
369 | case RADEON_INFO_MAX_SE: |
370 | if (rdev->family >= CHIP_TAHITI) | |
64d7b8be | 371 | *value = rdev->config.si.max_shader_engines; |
2e1a7674 | 372 | else if (rdev->family >= CHIP_CAYMAN) |
64d7b8be | 373 | *value = rdev->config.cayman.max_shader_engines; |
2e1a7674 | 374 | else if (rdev->family >= CHIP_CEDAR) |
64d7b8be | 375 | *value = rdev->config.evergreen.num_ses; |
2e1a7674 | 376 | else |
64d7b8be | 377 | *value = 1; |
2e1a7674 AD |
378 | break; |
379 | case RADEON_INFO_MAX_SH_PER_SE: | |
380 | if (rdev->family >= CHIP_TAHITI) | |
64d7b8be | 381 | *value = rdev->config.si.max_sh_per_se; |
2e1a7674 AD |
382 | else |
383 | return -EINVAL; | |
384 | break; | |
a0a53aa8 | 385 | case RADEON_INFO_FASTFB_WORKING: |
64d7b8be | 386 | *value = rdev->fastfb_working; |
a0a53aa8 | 387 | break; |
902aaef6 | 388 | case RADEON_INFO_RING_WORKING: |
64d7b8be JG |
389 | if (DRM_COPY_FROM_USER(value, value_ptr, sizeof(uint32_t))) { |
390 | DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__); | |
391 | return -EFAULT; | |
392 | } | |
393 | switch (*value) { | |
902aaef6 CK |
394 | case RADEON_CS_RING_GFX: |
395 | case RADEON_CS_RING_COMPUTE: | |
64d7b8be | 396 | *value = rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready; |
902aaef6 CK |
397 | break; |
398 | case RADEON_CS_RING_DMA: | |
64d7b8be JG |
399 | *value = rdev->ring[R600_RING_TYPE_DMA_INDEX].ready; |
400 | *value |= rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready; | |
902aaef6 CK |
401 | break; |
402 | case RADEON_CS_RING_UVD: | |
64d7b8be | 403 | *value = rdev->ring[R600_RING_TYPE_UVD_INDEX].ready; |
902aaef6 CK |
404 | break; |
405 | default: | |
406 | return -EINVAL; | |
407 | } | |
408 | break; | |
64d7b8be JG |
409 | case RADEON_INFO_SI_TILE_MODE_ARRAY: |
410 | if (rdev->family < CHIP_TAHITI) { | |
411 | DRM_DEBUG_KMS("tile mode array is si only!\n"); | |
412 | return -EINVAL; | |
413 | } | |
414 | value = rdev->config.si.tile_mode_array; | |
415 | value_size = sizeof(uint32_t)*32; | |
416 | break; | |
771fe6b9 | 417 | default: |
d9fdaafb | 418 | DRM_DEBUG_KMS("Invalid request %d\n", info->request); |
771fe6b9 JG |
419 | return -EINVAL; |
420 | } | |
64d7b8be | 421 | if (DRM_COPY_TO_USER(value_ptr, (char*)value, value_size)) { |
6759a0a7 | 422 | DRM_ERROR("copy_to_user %s:%u\n", __func__, __LINE__); |
771fe6b9 JG |
423 | return -EFAULT; |
424 | } | |
425 | return 0; | |
426 | } | |
427 | ||
428 | ||
429 | /* | |
430 | * Outdated mess for old drm with Xorg being in charge (void function now). | |
431 | */ | |
f482a141 AD |
432 | /** |
433 | * radeon_driver_firstopen_kms - drm callback for first open | |
434 | * | |
435 | * @dev: drm dev pointer | |
436 | * | |
437 | * Nothing to be done for KMS (all asics). | |
438 | * Returns 0 on success. | |
439 | */ | |
771fe6b9 JG |
440 | int radeon_driver_firstopen_kms(struct drm_device *dev) |
441 | { | |
442 | return 0; | |
443 | } | |
444 | ||
f482a141 AD |
445 | /** |
446 | * radeon_driver_firstopen_kms - drm callback for last close | |
447 | * | |
448 | * @dev: drm dev pointer | |
449 | * | |
450 | * Switch vga switcheroo state after last close (all asics). | |
451 | */ | |
771fe6b9 JG |
452 | void radeon_driver_lastclose_kms(struct drm_device *dev) |
453 | { | |
6a9ee8af | 454 | vga_switcheroo_process_delayed_switch(); |
771fe6b9 JG |
455 | } |
456 | ||
f482a141 AD |
457 | /** |
458 | * radeon_driver_open_kms - drm callback for open | |
459 | * | |
460 | * @dev: drm dev pointer | |
461 | * @file_priv: drm file | |
462 | * | |
463 | * On device open, init vm on cayman+ (all asics). | |
464 | * Returns 0 on success, error on failure. | |
465 | */ | |
771fe6b9 JG |
466 | int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv) |
467 | { | |
721604a1 JG |
468 | struct radeon_device *rdev = dev->dev_private; |
469 | ||
470 | file_priv->driver_priv = NULL; | |
471 | ||
472 | /* new gpu have virtual address space support */ | |
473 | if (rdev->family >= CHIP_CAYMAN) { | |
474 | struct radeon_fpriv *fpriv; | |
d72d43cf | 475 | struct radeon_bo_va *bo_va; |
721604a1 JG |
476 | int r; |
477 | ||
478 | fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL); | |
479 | if (unlikely(!fpriv)) { | |
480 | return -ENOMEM; | |
481 | } | |
482 | ||
d72d43cf CK |
483 | radeon_vm_init(rdev, &fpriv->vm); |
484 | ||
485 | /* map the ib pool buffer read only into | |
486 | * virtual address space */ | |
487 | bo_va = radeon_vm_bo_add(rdev, &fpriv->vm, | |
488 | rdev->ring_tmp_bo.bo); | |
489 | r = radeon_vm_bo_set_addr(rdev, bo_va, RADEON_VA_IB_OFFSET, | |
490 | RADEON_VM_PAGE_READABLE | | |
491 | RADEON_VM_PAGE_SNOOPED); | |
721604a1 JG |
492 | if (r) { |
493 | radeon_vm_fini(rdev, &fpriv->vm); | |
494 | kfree(fpriv); | |
495 | return r; | |
496 | } | |
497 | ||
498 | file_priv->driver_priv = fpriv; | |
499 | } | |
771fe6b9 JG |
500 | return 0; |
501 | } | |
502 | ||
f482a141 AD |
503 | /** |
504 | * radeon_driver_postclose_kms - drm callback for post close | |
505 | * | |
506 | * @dev: drm dev pointer | |
507 | * @file_priv: drm file | |
508 | * | |
509 | * On device post close, tear down vm on cayman+ (all asics). | |
510 | */ | |
771fe6b9 JG |
511 | void radeon_driver_postclose_kms(struct drm_device *dev, |
512 | struct drm_file *file_priv) | |
513 | { | |
721604a1 JG |
514 | struct radeon_device *rdev = dev->dev_private; |
515 | ||
516 | /* new gpu have virtual address space support */ | |
517 | if (rdev->family >= CHIP_CAYMAN && file_priv->driver_priv) { | |
518 | struct radeon_fpriv *fpriv = file_priv->driver_priv; | |
d72d43cf CK |
519 | struct radeon_bo_va *bo_va; |
520 | int r; | |
521 | ||
522 | r = radeon_bo_reserve(rdev->ring_tmp_bo.bo, false); | |
523 | if (!r) { | |
524 | bo_va = radeon_vm_bo_find(&fpriv->vm, | |
525 | rdev->ring_tmp_bo.bo); | |
526 | if (bo_va) | |
527 | radeon_vm_bo_rmv(rdev, bo_va); | |
528 | radeon_bo_unreserve(rdev->ring_tmp_bo.bo); | |
529 | } | |
721604a1 JG |
530 | |
531 | radeon_vm_fini(rdev, &fpriv->vm); | |
532 | kfree(fpriv); | |
533 | file_priv->driver_priv = NULL; | |
534 | } | |
771fe6b9 JG |
535 | } |
536 | ||
f482a141 AD |
537 | /** |
538 | * radeon_driver_preclose_kms - drm callback for pre close | |
539 | * | |
540 | * @dev: drm dev pointer | |
541 | * @file_priv: drm file | |
542 | * | |
543 | * On device pre close, tear down hyperz and cmask filps on r1xx-r5xx | |
544 | * (all asics). | |
545 | */ | |
771fe6b9 JG |
546 | void radeon_driver_preclose_kms(struct drm_device *dev, |
547 | struct drm_file *file_priv) | |
548 | { | |
ab9e1f59 DA |
549 | struct radeon_device *rdev = dev->dev_private; |
550 | if (rdev->hyperz_filp == file_priv) | |
551 | rdev->hyperz_filp = NULL; | |
dca0d612 MO |
552 | if (rdev->cmask_filp == file_priv) |
553 | rdev->cmask_filp = NULL; | |
f2ba57b5 | 554 | radeon_uvd_free_handles(rdev, file_priv); |
771fe6b9 JG |
555 | } |
556 | ||
771fe6b9 JG |
557 | /* |
558 | * VBlank related functions. | |
559 | */ | |
f482a141 AD |
560 | /** |
561 | * radeon_get_vblank_counter_kms - get frame count | |
562 | * | |
563 | * @dev: drm dev pointer | |
564 | * @crtc: crtc to get the frame count from | |
565 | * | |
566 | * Gets the frame count on the requested crtc (all asics). | |
567 | * Returns frame count on success, -EINVAL on failure. | |
568 | */ | |
771fe6b9 JG |
569 | u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc) |
570 | { | |
7ed220d7 MD |
571 | struct radeon_device *rdev = dev->dev_private; |
572 | ||
9c950a43 | 573 | if (crtc < 0 || crtc >= rdev->num_crtc) { |
7ed220d7 MD |
574 | DRM_ERROR("Invalid crtc %d\n", crtc); |
575 | return -EINVAL; | |
576 | } | |
577 | ||
578 | return radeon_get_vblank_counter(rdev, crtc); | |
771fe6b9 JG |
579 | } |
580 | ||
f482a141 AD |
581 | /** |
582 | * radeon_enable_vblank_kms - enable vblank interrupt | |
583 | * | |
584 | * @dev: drm dev pointer | |
585 | * @crtc: crtc to enable vblank interrupt for | |
586 | * | |
587 | * Enable the interrupt on the requested crtc (all asics). | |
588 | * Returns 0 on success, -EINVAL on failure. | |
589 | */ | |
771fe6b9 JG |
590 | int radeon_enable_vblank_kms(struct drm_device *dev, int crtc) |
591 | { | |
7ed220d7 | 592 | struct radeon_device *rdev = dev->dev_private; |
fb98257a CK |
593 | unsigned long irqflags; |
594 | int r; | |
7ed220d7 | 595 | |
9c950a43 | 596 | if (crtc < 0 || crtc >= rdev->num_crtc) { |
7ed220d7 MD |
597 | DRM_ERROR("Invalid crtc %d\n", crtc); |
598 | return -EINVAL; | |
599 | } | |
600 | ||
fb98257a | 601 | spin_lock_irqsave(&rdev->irq.lock, irqflags); |
7ed220d7 | 602 | rdev->irq.crtc_vblank_int[crtc] = true; |
fb98257a CK |
603 | r = radeon_irq_set(rdev); |
604 | spin_unlock_irqrestore(&rdev->irq.lock, irqflags); | |
605 | return r; | |
771fe6b9 JG |
606 | } |
607 | ||
f482a141 AD |
608 | /** |
609 | * radeon_disable_vblank_kms - disable vblank interrupt | |
610 | * | |
611 | * @dev: drm dev pointer | |
612 | * @crtc: crtc to disable vblank interrupt for | |
613 | * | |
614 | * Disable the interrupt on the requested crtc (all asics). | |
615 | */ | |
771fe6b9 JG |
616 | void radeon_disable_vblank_kms(struct drm_device *dev, int crtc) |
617 | { | |
7ed220d7 | 618 | struct radeon_device *rdev = dev->dev_private; |
fb98257a | 619 | unsigned long irqflags; |
7ed220d7 | 620 | |
9c950a43 | 621 | if (crtc < 0 || crtc >= rdev->num_crtc) { |
7ed220d7 MD |
622 | DRM_ERROR("Invalid crtc %d\n", crtc); |
623 | return; | |
624 | } | |
625 | ||
fb98257a | 626 | spin_lock_irqsave(&rdev->irq.lock, irqflags); |
7ed220d7 | 627 | rdev->irq.crtc_vblank_int[crtc] = false; |
7ed220d7 | 628 | radeon_irq_set(rdev); |
fb98257a | 629 | spin_unlock_irqrestore(&rdev->irq.lock, irqflags); |
771fe6b9 JG |
630 | } |
631 | ||
f482a141 AD |
632 | /** |
633 | * radeon_get_vblank_timestamp_kms - get vblank timestamp | |
634 | * | |
635 | * @dev: drm dev pointer | |
636 | * @crtc: crtc to get the timestamp for | |
637 | * @max_error: max error | |
638 | * @vblank_time: time value | |
639 | * @flags: flags passed to the driver | |
640 | * | |
641 | * Gets the timestamp on the requested crtc based on the | |
642 | * scanout position. (all asics). | |
643 | * Returns postive status flags on success, negative error on failure. | |
644 | */ | |
f5a80209 MK |
645 | int radeon_get_vblank_timestamp_kms(struct drm_device *dev, int crtc, |
646 | int *max_error, | |
647 | struct timeval *vblank_time, | |
648 | unsigned flags) | |
649 | { | |
650 | struct drm_crtc *drmcrtc; | |
651 | struct radeon_device *rdev = dev->dev_private; | |
652 | ||
653 | if (crtc < 0 || crtc >= dev->num_crtcs) { | |
654 | DRM_ERROR("Invalid crtc %d\n", crtc); | |
655 | return -EINVAL; | |
656 | } | |
657 | ||
658 | /* Get associated drm_crtc: */ | |
659 | drmcrtc = &rdev->mode_info.crtcs[crtc]->base; | |
660 | ||
661 | /* Helper routine in DRM core does all the work: */ | |
662 | return drm_calc_vbltimestamp_from_scanoutpos(dev, crtc, max_error, | |
663 | vblank_time, flags, | |
664 | drmcrtc); | |
665 | } | |
771fe6b9 | 666 | |
771fe6b9 JG |
667 | /* |
668 | * IOCTL. | |
669 | */ | |
670 | int radeon_dma_ioctl_kms(struct drm_device *dev, void *data, | |
671 | struct drm_file *file_priv) | |
672 | { | |
673 | /* Not valid in KMS. */ | |
674 | return -EINVAL; | |
675 | } | |
676 | ||
677 | #define KMS_INVALID_IOCTL(name) \ | |
678 | int name(struct drm_device *dev, void *data, struct drm_file *file_priv)\ | |
679 | { \ | |
680 | DRM_ERROR("invalid ioctl with kms %s\n", __func__); \ | |
681 | return -EINVAL; \ | |
682 | } | |
683 | ||
684 | /* | |
685 | * All these ioctls are invalid in kms world. | |
686 | */ | |
687 | KMS_INVALID_IOCTL(radeon_cp_init_kms) | |
688 | KMS_INVALID_IOCTL(radeon_cp_start_kms) | |
689 | KMS_INVALID_IOCTL(radeon_cp_stop_kms) | |
690 | KMS_INVALID_IOCTL(radeon_cp_reset_kms) | |
691 | KMS_INVALID_IOCTL(radeon_cp_idle_kms) | |
692 | KMS_INVALID_IOCTL(radeon_cp_resume_kms) | |
693 | KMS_INVALID_IOCTL(radeon_engine_reset_kms) | |
694 | KMS_INVALID_IOCTL(radeon_fullscreen_kms) | |
695 | KMS_INVALID_IOCTL(radeon_cp_swap_kms) | |
696 | KMS_INVALID_IOCTL(radeon_cp_clear_kms) | |
697 | KMS_INVALID_IOCTL(radeon_cp_vertex_kms) | |
698 | KMS_INVALID_IOCTL(radeon_cp_indices_kms) | |
699 | KMS_INVALID_IOCTL(radeon_cp_texture_kms) | |
700 | KMS_INVALID_IOCTL(radeon_cp_stipple_kms) | |
701 | KMS_INVALID_IOCTL(radeon_cp_indirect_kms) | |
702 | KMS_INVALID_IOCTL(radeon_cp_vertex2_kms) | |
703 | KMS_INVALID_IOCTL(radeon_cp_cmdbuf_kms) | |
704 | KMS_INVALID_IOCTL(radeon_cp_getparam_kms) | |
705 | KMS_INVALID_IOCTL(radeon_cp_flip_kms) | |
706 | KMS_INVALID_IOCTL(radeon_mem_alloc_kms) | |
707 | KMS_INVALID_IOCTL(radeon_mem_free_kms) | |
708 | KMS_INVALID_IOCTL(radeon_mem_init_heap_kms) | |
709 | KMS_INVALID_IOCTL(radeon_irq_emit_kms) | |
710 | KMS_INVALID_IOCTL(radeon_irq_wait_kms) | |
711 | KMS_INVALID_IOCTL(radeon_cp_setparam_kms) | |
712 | KMS_INVALID_IOCTL(radeon_surface_alloc_kms) | |
713 | KMS_INVALID_IOCTL(radeon_surface_free_kms) | |
714 | ||
715 | ||
716 | struct drm_ioctl_desc radeon_ioctls_kms[] = { | |
1b2f1489 DA |
717 | DRM_IOCTL_DEF_DRV(RADEON_CP_INIT, radeon_cp_init_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), |
718 | DRM_IOCTL_DEF_DRV(RADEON_CP_START, radeon_cp_start_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
719 | DRM_IOCTL_DEF_DRV(RADEON_CP_STOP, radeon_cp_stop_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
720 | DRM_IOCTL_DEF_DRV(RADEON_CP_RESET, radeon_cp_reset_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
721 | DRM_IOCTL_DEF_DRV(RADEON_CP_IDLE, radeon_cp_idle_kms, DRM_AUTH), | |
722 | DRM_IOCTL_DEF_DRV(RADEON_CP_RESUME, radeon_cp_resume_kms, DRM_AUTH), | |
723 | DRM_IOCTL_DEF_DRV(RADEON_RESET, radeon_engine_reset_kms, DRM_AUTH), | |
724 | DRM_IOCTL_DEF_DRV(RADEON_FULLSCREEN, radeon_fullscreen_kms, DRM_AUTH), | |
725 | DRM_IOCTL_DEF_DRV(RADEON_SWAP, radeon_cp_swap_kms, DRM_AUTH), | |
726 | DRM_IOCTL_DEF_DRV(RADEON_CLEAR, radeon_cp_clear_kms, DRM_AUTH), | |
727 | DRM_IOCTL_DEF_DRV(RADEON_VERTEX, radeon_cp_vertex_kms, DRM_AUTH), | |
728 | DRM_IOCTL_DEF_DRV(RADEON_INDICES, radeon_cp_indices_kms, DRM_AUTH), | |
729 | DRM_IOCTL_DEF_DRV(RADEON_TEXTURE, radeon_cp_texture_kms, DRM_AUTH), | |
730 | DRM_IOCTL_DEF_DRV(RADEON_STIPPLE, radeon_cp_stipple_kms, DRM_AUTH), | |
731 | DRM_IOCTL_DEF_DRV(RADEON_INDIRECT, radeon_cp_indirect_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
732 | DRM_IOCTL_DEF_DRV(RADEON_VERTEX2, radeon_cp_vertex2_kms, DRM_AUTH), | |
733 | DRM_IOCTL_DEF_DRV(RADEON_CMDBUF, radeon_cp_cmdbuf_kms, DRM_AUTH), | |
734 | DRM_IOCTL_DEF_DRV(RADEON_GETPARAM, radeon_cp_getparam_kms, DRM_AUTH), | |
735 | DRM_IOCTL_DEF_DRV(RADEON_FLIP, radeon_cp_flip_kms, DRM_AUTH), | |
736 | DRM_IOCTL_DEF_DRV(RADEON_ALLOC, radeon_mem_alloc_kms, DRM_AUTH), | |
737 | DRM_IOCTL_DEF_DRV(RADEON_FREE, radeon_mem_free_kms, DRM_AUTH), | |
738 | DRM_IOCTL_DEF_DRV(RADEON_INIT_HEAP, radeon_mem_init_heap_kms, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
739 | DRM_IOCTL_DEF_DRV(RADEON_IRQ_EMIT, radeon_irq_emit_kms, DRM_AUTH), | |
740 | DRM_IOCTL_DEF_DRV(RADEON_IRQ_WAIT, radeon_irq_wait_kms, DRM_AUTH), | |
741 | DRM_IOCTL_DEF_DRV(RADEON_SETPARAM, radeon_cp_setparam_kms, DRM_AUTH), | |
742 | DRM_IOCTL_DEF_DRV(RADEON_SURF_ALLOC, radeon_surface_alloc_kms, DRM_AUTH), | |
743 | DRM_IOCTL_DEF_DRV(RADEON_SURF_FREE, radeon_surface_free_kms, DRM_AUTH), | |
771fe6b9 | 744 | /* KMS */ |
1b2f1489 DA |
745 | DRM_IOCTL_DEF_DRV(RADEON_GEM_INFO, radeon_gem_info_ioctl, DRM_AUTH|DRM_UNLOCKED), |
746 | DRM_IOCTL_DEF_DRV(RADEON_GEM_CREATE, radeon_gem_create_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
747 | DRM_IOCTL_DEF_DRV(RADEON_GEM_MMAP, radeon_gem_mmap_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
748 | DRM_IOCTL_DEF_DRV(RADEON_GEM_SET_DOMAIN, radeon_gem_set_domain_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
749 | DRM_IOCTL_DEF_DRV(RADEON_GEM_PREAD, radeon_gem_pread_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
750 | DRM_IOCTL_DEF_DRV(RADEON_GEM_PWRITE, radeon_gem_pwrite_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
751 | DRM_IOCTL_DEF_DRV(RADEON_GEM_WAIT_IDLE, radeon_gem_wait_idle_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
752 | DRM_IOCTL_DEF_DRV(RADEON_CS, radeon_cs_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
753 | DRM_IOCTL_DEF_DRV(RADEON_INFO, radeon_info_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
754 | DRM_IOCTL_DEF_DRV(RADEON_GEM_SET_TILING, radeon_gem_set_tiling_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
755 | DRM_IOCTL_DEF_DRV(RADEON_GEM_GET_TILING, radeon_gem_get_tiling_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
756 | DRM_IOCTL_DEF_DRV(RADEON_GEM_BUSY, radeon_gem_busy_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
721604a1 | 757 | DRM_IOCTL_DEF_DRV(RADEON_GEM_VA, radeon_gem_va_ioctl, DRM_AUTH|DRM_UNLOCKED), |
771fe6b9 JG |
758 | }; |
759 | int radeon_max_kms_ioctl = DRM_ARRAY_SIZE(radeon_ioctls_kms); |