projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'v2.6.34-rc2' into drm-linus
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_legacy_crtc.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include <drm/drmP.h>
27#include <drm/drm_crtc_helper.h>
28#include <drm/radeon_drm.h>
29#include "radeon_fixed.h"
30#include "radeon.h"
4ce001ab 31#include "atom.h"
771fe6b9 32
6b02af1c
AD		 33static void radeon_overscan_setup(struct drm_crtc *crtc,
34 struct drm_display_mode *mode)
35{
36 struct drm_device *dev = crtc->dev;
37 struct radeon_device *rdev = dev->dev_private;
38 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
39
40 WREG32(RADEON_OVR_CLR + radeon_crtc->crtc_offset, 0);
41 WREG32(RADEON_OVR_WID_LEFT_RIGHT + radeon_crtc->crtc_offset, 0);
42 WREG32(RADEON_OVR_WID_TOP_BOTTOM + radeon_crtc->crtc_offset, 0);
43}
44
c93bb85b 45static void radeon_legacy_rmx_mode_set(struct drm_crtc *crtc,
310a82c8 46 struct drm_display_mode *mode)
c93bb85b
JG		 47{
48 struct drm_device *dev = crtc->dev;
49 struct radeon_device *rdev = dev->dev_private;
50 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
51 int xres = mode->hdisplay;
52 int yres = mode->vdisplay;
53 bool hscale = true, vscale = true;
54 int hsync_wid;
55 int vsync_wid;
56 int hsync_start;
57 int blank_width;
58 u32 scale, inc, crtc_more_cntl;
59 u32 fp_horz_stretch, fp_vert_stretch, fp_horz_vert_active;
60 u32 fp_h_sync_strt_wid, fp_crtc_h_total_disp;
61 u32 fp_v_sync_strt_wid, fp_crtc_v_total_disp;
de2103e4 62 struct drm_display_mode *native_mode = &radeon_crtc->native_mode;
c93bb85b
JG		 63
64 fp_vert_stretch = RREG32(RADEON_FP_VERT_STRETCH) &
65 (RADEON_VERT_STRETCH_RESERVED |
66 RADEON_VERT_AUTO_RATIO_INC);
67 fp_horz_stretch = RREG32(RADEON_FP_HORZ_STRETCH) &
68 (RADEON_HORZ_FP_LOOP_STRETCH |
69 RADEON_HORZ_AUTO_RATIO_INC);
70
71 crtc_more_cntl = 0;
72 if ((rdev->family == CHIP_RS100) ||
73 (rdev->family == CHIP_RS200)) {
74 /* This is to workaround the asic bug for RMX, some versions
75 of BIOS dosen't have this register initialized correctly. */
76 crtc_more_cntl |= RADEON_CRTC_H_CUTOFF_ACTIVE_EN;
77 }
78
79
80 fp_crtc_h_total_disp = ((((mode->crtc_htotal / 8) - 1) & 0x3ff)
81 | ((((mode->crtc_hdisplay / 8) - 1) & 0x1ff) << 16));
82
83 hsync_wid = (mode->crtc_hsync_end - mode->crtc_hsync_start) / 8;
84 if (!hsync_wid)
85 hsync_wid = 1;
86 hsync_start = mode->crtc_hsync_start - 8;
87
88 fp_h_sync_strt_wid = ((hsync_start & 0x1fff)
89 | ((hsync_wid & 0x3f) << 16)
90 | ((mode->flags & DRM_MODE_FLAG_NHSYNC)
91 ? RADEON_CRTC_H_SYNC_POL
92 : 0));
93
94 fp_crtc_v_total_disp = (((mode->crtc_vtotal - 1) & 0xffff)
95 | ((mode->crtc_vdisplay - 1) << 16));
96
97 vsync_wid = mode->crtc_vsync_end - mode->crtc_vsync_start;
98 if (!vsync_wid)
99 vsync_wid = 1;
100
101 fp_v_sync_strt_wid = (((mode->crtc_vsync_start - 1) & 0xfff)
102 | ((vsync_wid & 0x1f) << 16)
103 | ((mode->flags & DRM_MODE_FLAG_NVSYNC)
104 ? RADEON_CRTC_V_SYNC_POL
105 : 0));
106
107 fp_horz_vert_active = 0;
108
de2103e4
AD		 109 if (native_mode->hdisplay == 0 ||
110 native_mode->vdisplay == 0) {
c93bb85b
JG		 111 hscale = false;
112 vscale = false;
113 } else {
de2103e4
AD		 114 if (xres > native_mode->hdisplay)
115 xres = native_mode->hdisplay;
116 if (yres > native_mode->vdisplay)
117 yres = native_mode->vdisplay;
c93bb85b 118
de2103e4 119 if (xres == native_mode->hdisplay)
c93bb85b 120 hscale = false;
de2103e4 121 if (yres == native_mode->vdisplay)
c93bb85b
JG		 122 vscale = false;
123 }
124
125 switch (radeon_crtc->rmx_type) {
126 case RMX_FULL:
127 case RMX_ASPECT:
128 if (!hscale)
129 fp_horz_stretch |= ((xres/8-1) << 16);
130 else {
131 inc = (fp_horz_stretch & RADEON_HORZ_AUTO_RATIO_INC) ? 1 : 0;
132 scale = ((xres + inc) * RADEON_HORZ_STRETCH_RATIO_MAX)
de2103e4 133 / native_mode->hdisplay + 1;
c93bb85b
JG		 134 fp_horz_stretch |= (((scale) & RADEON_HORZ_STRETCH_RATIO_MASK) |
135 RADEON_HORZ_STRETCH_BLEND |
136 RADEON_HORZ_STRETCH_ENABLE |
de2103e4 137 ((native_mode->hdisplay/8-1) << 16));
c93bb85b
JG		 138 }
139
140 if (!vscale)
141 fp_vert_stretch |= ((yres-1) << 12);
142 else {
143 inc = (fp_vert_stretch & RADEON_VERT_AUTO_RATIO_INC) ? 1 : 0;
144 scale = ((yres + inc) * RADEON_VERT_STRETCH_RATIO_MAX)
de2103e4 145 / native_mode->vdisplay + 1;
c93bb85b
JG		 146 fp_vert_stretch |= (((scale) & RADEON_VERT_STRETCH_RATIO_MASK) |
147 RADEON_VERT_STRETCH_ENABLE |
148 RADEON_VERT_STRETCH_BLEND |
de2103e4 149 ((native_mode->vdisplay-1) << 12));
c93bb85b
JG		 150 }
151 break;
152 case RMX_CENTER:
153 fp_horz_stretch |= ((xres/8-1) << 16);
154 fp_vert_stretch |= ((yres-1) << 12);
155
156 crtc_more_cntl |= (RADEON_CRTC_AUTO_HORZ_CENTER_EN |
157 RADEON_CRTC_AUTO_VERT_CENTER_EN);
158
159 blank_width = (mode->crtc_hblank_end - mode->crtc_hblank_start) / 8;
160 if (blank_width > 110)
161 blank_width = 110;
162
163 fp_crtc_h_total_disp = (((blank_width) & 0x3ff)
164 | ((((mode->crtc_hdisplay / 8) - 1) & 0x1ff) << 16));
165
166 hsync_wid = (mode->crtc_hsync_end - mode->crtc_hsync_start) / 8;
167 if (!hsync_wid)
168 hsync_wid = 1;
169
170 fp_h_sync_strt_wid = ((((mode->crtc_hsync_start - mode->crtc_hblank_start) / 8) & 0x1fff)
171 | ((hsync_wid & 0x3f) << 16)
172 | ((mode->flags & DRM_MODE_FLAG_NHSYNC)
173 ? RADEON_CRTC_H_SYNC_POL
174 : 0));
175
176 fp_crtc_v_total_disp = (((mode->crtc_vblank_end - mode->crtc_vblank_start) & 0xffff)
177 | ((mode->crtc_vdisplay - 1) << 16));
178
179 vsync_wid = mode->crtc_vsync_end - mode->crtc_vsync_start;
180 if (!vsync_wid)
181 vsync_wid = 1;
182
183 fp_v_sync_strt_wid = ((((mode->crtc_vsync_start - mode->crtc_vblank_start) & 0xfff)
184 | ((vsync_wid & 0x1f) << 16)
185 | ((mode->flags & DRM_MODE_FLAG_NVSYNC)
186 ? RADEON_CRTC_V_SYNC_POL
187 : 0)));
188
de2103e4
AD		 189 fp_horz_vert_active = (((native_mode->vdisplay) & 0xfff) |
190 (((native_mode->hdisplay / 8) & 0x1ff) << 16));
c93bb85b
JG		 191 break;
192 case RMX_OFF:
193 default:
194 fp_horz_stretch |= ((xres/8-1) << 16);
195 fp_vert_stretch |= ((yres-1) << 12);
196 break;
197 }
198
199 WREG32(RADEON_FP_HORZ_STRETCH, fp_horz_stretch);
200 WREG32(RADEON_FP_VERT_STRETCH, fp_vert_stretch);
201 WREG32(RADEON_CRTC_MORE_CNTL, crtc_more_cntl);
202 WREG32(RADEON_FP_HORZ_VERT_ACTIVE, fp_horz_vert_active);
203 WREG32(RADEON_FP_H_SYNC_STRT_WID, fp_h_sync_strt_wid);
204 WREG32(RADEON_FP_V_SYNC_STRT_WID, fp_v_sync_strt_wid);
205 WREG32(RADEON_FP_CRTC_H_TOTAL_DISP, fp_crtc_h_total_disp);
206 WREG32(RADEON_FP_CRTC_V_TOTAL_DISP, fp_crtc_v_total_disp);
207}
208
771fe6b9
JG		 209void radeon_restore_common_regs(struct drm_device *dev)
210{
211 /* don't need this yet */
212}
213
214static void radeon_pll_wait_for_read_update_complete(struct drm_device *dev)
215{
216 struct radeon_device *rdev = dev->dev_private;
217 int i = 0;
218
219 /* FIXME: Certain revisions of R300 can't recover here. Not sure of
220 the cause yet, but this workaround will mask the problem for now.
221 Other chips usually will pass at the very first test, so the
222 workaround shouldn't have any effect on them. */
223 for (i = 0;
224 (i < 10000 &&
225 RREG32_PLL(RADEON_PPLL_REF_DIV) & RADEON_PPLL_ATOMIC_UPDATE_R);
226 i++);
227}
228
229static void radeon_pll_write_update(struct drm_device *dev)
230{
231 struct radeon_device *rdev = dev->dev_private;
232
233 while (RREG32_PLL(RADEON_PPLL_REF_DIV) & RADEON_PPLL_ATOMIC_UPDATE_R);
234
235 WREG32_PLL_P(RADEON_PPLL_REF_DIV,
236 RADEON_PPLL_ATOMIC_UPDATE_W,
237 ~(RADEON_PPLL_ATOMIC_UPDATE_W));
238}
239
240static void radeon_pll2_wait_for_read_update_complete(struct drm_device *dev)
241{
242 struct radeon_device *rdev = dev->dev_private;
243 int i = 0;
244
245
246 /* FIXME: Certain revisions of R300 can't recover here. Not sure of
247 the cause yet, but this workaround will mask the problem for now.
248 Other chips usually will pass at the very first test, so the
249 workaround shouldn't have any effect on them. */
250 for (i = 0;
251 (i < 10000 &&
252 RREG32_PLL(RADEON_P2PLL_REF_DIV) & RADEON_P2PLL_ATOMIC_UPDATE_R);
253 i++);
254}
255
256static void radeon_pll2_write_update(struct drm_device *dev)
257{
258 struct radeon_device *rdev = dev->dev_private;
259
260 while (RREG32_PLL(RADEON_P2PLL_REF_DIV) & RADEON_P2PLL_ATOMIC_UPDATE_R);
261
262 WREG32_PLL_P(RADEON_P2PLL_REF_DIV,
263 RADEON_P2PLL_ATOMIC_UPDATE_W,
264 ~(RADEON_P2PLL_ATOMIC_UPDATE_W));
265}
266
267static uint8_t radeon_compute_pll_gain(uint16_t ref_freq, uint16_t ref_div,
268 uint16_t fb_div)
269{
270 unsigned int vcoFreq;
271
272 if (!ref_div)
273 return 1;
274
275 vcoFreq = ((unsigned)ref_freq & fb_div) / ref_div;
276
277 /*
278 * This is horribly crude: the VCO frequency range is divided into
279 * 3 parts, each part having a fixed PLL gain value.
280 */
281 if (vcoFreq >= 30000)
282 /*
283 * [300..max] MHz : 7
284 */
285 return 7;
286 else if (vcoFreq >= 18000)
287 /*
288 * [180..300) MHz : 4
289 */
290 return 4;
291 else
292 /*
293 * [0..180) MHz : 1
294 */
295 return 1;
296}
297
298void radeon_crtc_dpms(struct drm_crtc *crtc, int mode)
299{
300 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
301 struct drm_device *dev = crtc->dev;
302 struct radeon_device *rdev = dev->dev_private;
303 uint32_t mask;
304
305 if (radeon_crtc->crtc_id)
8de21525 306 mask = (RADEON_CRTC2_DISP_DIS |
771fe6b9
JG		 307 RADEON_CRTC2_VSYNC_DIS |
308 RADEON_CRTC2_HSYNC_DIS |
309 RADEON_CRTC2_DISP_REQ_EN_B);
310 else
311 mask = (RADEON_CRTC_DISPLAY_DIS |
312 RADEON_CRTC_VSYNC_DIS |
313 RADEON_CRTC_HSYNC_DIS);
314
315 switch (mode) {
316 case DRM_MODE_DPMS_ON:
317 if (radeon_crtc->crtc_id)
8de21525 318 WREG32_P(RADEON_CRTC2_GEN_CNTL, RADEON_CRTC2_EN, ~(RADEON_CRTC2_EN | mask));
771fe6b9
JG		 319 else {
320 WREG32_P(RADEON_CRTC_GEN_CNTL, RADEON_CRTC_EN, ~(RADEON_CRTC_EN |
321 RADEON_CRTC_DISP_REQ_EN_B));
322 WREG32_P(RADEON_CRTC_EXT_CNTL, 0, ~mask);
323 }
7ed220d7
MD		 324 drm_vblank_post_modeset(dev, radeon_crtc->crtc_id);
325 radeon_crtc_load_lut(crtc);
771fe6b9
JG		 326 break;
327 case DRM_MODE_DPMS_STANDBY:
328 case DRM_MODE_DPMS_SUSPEND:
329 case DRM_MODE_DPMS_OFF:
7ed220d7 330 drm_vblank_pre_modeset(dev, radeon_crtc->crtc_id);
771fe6b9 331 if (radeon_crtc->crtc_id)
8de21525 332 WREG32_P(RADEON_CRTC2_GEN_CNTL, mask, ~(RADEON_CRTC2_EN | mask));
771fe6b9
JG		 333 else {
334 WREG32_P(RADEON_CRTC_GEN_CNTL, RADEON_CRTC_DISP_REQ_EN_B, ~(RADEON_CRTC_EN |
335 RADEON_CRTC_DISP_REQ_EN_B));
336 WREG32_P(RADEON_CRTC_EXT_CNTL, mask, ~mask);
337 }
338 break;
339 }
771fe6b9
JG		 340}
341
771fe6b9
JG		 342int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,
343 struct drm_framebuffer *old_fb)
344{
345 struct drm_device *dev = crtc->dev;
346 struct radeon_device *rdev = dev->dev_private;
347 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
348 struct radeon_framebuffer *radeon_fb;
349 struct drm_gem_object *obj;
4c788679 350 struct radeon_bo *rbo;
771fe6b9
JG		 351 uint64_t base;
352 uint32_t crtc_offset, crtc_offset_cntl, crtc_tile_x0_y0 = 0;
353 uint32_t crtc_pitch, pitch_pixels;
e024e110 354 uint32_t tiling_flags;
41456df2
DA		 355 int format;
356 uint32_t gen_cntl_reg, gen_cntl_val;
4c788679 357 int r;
771fe6b9
JG		 358
359 DRM_DEBUG("\n");
2de3b484
JG		 360 /* no fb bound */
361 if (!crtc->fb) {
362 DRM_DEBUG("No FB bound\n");
363 return 0;
364 }
771fe6b9
JG		 365
366 radeon_fb = to_radeon_framebuffer(crtc->fb);
367
41456df2
DA		 368 switch (crtc->fb->bits_per_pixel) {
369 case 8:
370 format = 2;
371 break;
372 case 15: /* 555 */
373 format = 3;
374 break;
375 case 16: /* 565 */
376 format = 4;
377 break;
378 case 24: /* RGB */
379 format = 5;
380 break;
381 case 32: /* xRGB */
382 format = 6;
383 break;
384 default:
385 return false;
386 }
387
4c788679 388 /* Pin framebuffer & get tilling informations */
771fe6b9 389 obj = radeon_fb->obj;
4c788679
JG		 390 rbo = obj->driver_private;
391 r = radeon_bo_reserve(rbo, false);
392 if (unlikely(r != 0))
393 return r;
394 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &base);
395 if (unlikely(r != 0)) {
396 radeon_bo_unreserve(rbo);
771fe6b9
JG		 397 return -EINVAL;
398 }
4c788679
JG		 399 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
400 radeon_bo_unreserve(rbo);
401 if (tiling_flags & RADEON_TILING_MICRO)
402 DRM_ERROR("trying to scanout microtiled buffer\n");
403
4162338a
DA		 404 /* if scanout was in GTT this really wouldn't work */
405 /* crtc offset is from display base addr not FB location */
d594e46a 406 radeon_crtc->legacy_display_base_addr = rdev->mc.vram_start;
4162338a
DA		 407
408 base -= radeon_crtc->legacy_display_base_addr;
409
771fe6b9
JG		 410 crtc_offset_cntl = 0;
411
412 pitch_pixels = crtc->fb->pitch / (crtc->fb->bits_per_pixel / 8);
413 crtc_pitch = (((pitch_pixels * crtc->fb->bits_per_pixel) +
414 ((crtc->fb->bits_per_pixel * 8) - 1)) /
415 (crtc->fb->bits_per_pixel * 8));
416 crtc_pitch |= crtc_pitch << 16;
417
e024e110
DA		 418
419 if (tiling_flags & RADEON_TILING_MACRO) {
771fe6b9
JG		 420 if (ASIC_IS_R300(rdev))
421 crtc_offset_cntl |= (R300_CRTC_X_Y_MODE_EN |
422 R300_CRTC_MICRO_TILE_BUFFER_DIS |
423 R300_CRTC_MACRO_TILE_EN);
424 else
425 crtc_offset_cntl |= RADEON_CRTC_TILE_EN;
426 } else {
427 if (ASIC_IS_R300(rdev))
428 crtc_offset_cntl &= ~(R300_CRTC_X_Y_MODE_EN |
429 R300_CRTC_MICRO_TILE_BUFFER_DIS |
430 R300_CRTC_MACRO_TILE_EN);
431 else
432 crtc_offset_cntl &= ~RADEON_CRTC_TILE_EN;
433 }
434
e024e110 435 if (tiling_flags & RADEON_TILING_MACRO) {
771fe6b9
JG		 436 if (ASIC_IS_R300(rdev)) {
437 crtc_tile_x0_y0 = x | (y << 16);
438 base &= ~0x7ff;
439 } else {
440 int byteshift = crtc->fb->bits_per_pixel >> 4;
e024e110 441 int tile_addr = (((y >> 3) * pitch_pixels + x) >> (8 - byteshift)) << 11;
771fe6b9
JG		 442 base += tile_addr + ((x << byteshift) % 256) + ((y % 8) << 8);
443 crtc_offset_cntl |= (y % 16);
444 }
445 } else {
446 int offset = y * pitch_pixels + x;
447 switch (crtc->fb->bits_per_pixel) {
41456df2
DA		 448 case 8:
449 offset *= 1;
450 break;
771fe6b9
JG		 451 case 15:
452 case 16:
453 offset *= 2;
454 break;
455 case 24:
456 offset *= 3;
457 break;
458 case 32:
459 offset *= 4;
460 break;
461 default:
462 return false;
463 }
464 base += offset;
465 }
466
467 base &= ~7;
468
41456df2
DA		 469 if (radeon_crtc->crtc_id == 1)
470 gen_cntl_reg = RADEON_CRTC2_GEN_CNTL;
471 else
472 gen_cntl_reg = RADEON_CRTC_GEN_CNTL;
473
474 gen_cntl_val = RREG32(gen_cntl_reg);
475 gen_cntl_val &= ~(0xf << 8);
476 gen_cntl_val |= (format << 8);
477 WREG32(gen_cntl_reg, gen_cntl_val);
478
771fe6b9
JG		 479 crtc_offset = (u32)base;
480
4162338a 481 WREG32(RADEON_DISPLAY_BASE_ADDR + radeon_crtc->crtc_offset, radeon_crtc->legacy_display_base_addr);
771fe6b9
JG		 482
483 if (ASIC_IS_R300(rdev)) {
484 if (radeon_crtc->crtc_id)
485 WREG32(R300_CRTC2_TILE_X0_Y0, crtc_tile_x0_y0);
486 else
487 WREG32(R300_CRTC_TILE_X0_Y0, crtc_tile_x0_y0);
488 }
489 WREG32(RADEON_CRTC_OFFSET_CNTL + radeon_crtc->crtc_offset, crtc_offset_cntl);
490 WREG32(RADEON_CRTC_OFFSET + radeon_crtc->crtc_offset, crtc_offset);
491 WREG32(RADEON_CRTC_PITCH + radeon_crtc->crtc_offset, crtc_pitch);
492
493 if (old_fb && old_fb != crtc->fb) {
494 radeon_fb = to_radeon_framebuffer(old_fb);
4c788679
JG		 495 rbo = radeon_fb->obj->driver_private;
496 r = radeon_bo_reserve(rbo, false);
497 if (unlikely(r != 0))
498 return r;
499 radeon_bo_unpin(rbo);
500 radeon_bo_unreserve(rbo);
771fe6b9 501 }
f30f37de
MD		 502
503 /* Bytes per pixel may have changed */
504 radeon_bandwidth_update(rdev);
505
771fe6b9
JG		 506 return 0;
507}
508
509static bool radeon_set_crtc_timing(struct drm_crtc *crtc, struct drm_display_mode *mode)
510{
511 struct drm_device *dev = crtc->dev;
512 struct radeon_device *rdev = dev->dev_private;
513 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
4ce001ab 514 struct drm_encoder *encoder;
771fe6b9
JG		 515 int format;
516 int hsync_start;
517 int hsync_wid;
518 int vsync_wid;
519 uint32_t crtc_h_total_disp;
520 uint32_t crtc_h_sync_strt_wid;
521 uint32_t crtc_v_total_disp;
522 uint32_t crtc_v_sync_strt_wid;
4ce001ab 523 bool is_tv = false;
771fe6b9
JG		 524
525 DRM_DEBUG("\n");
4ce001ab
DA		 526 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
527 if (encoder->crtc == crtc) {
528 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
529 if (radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT) {
530 is_tv = true;
531 DRM_INFO("crtc %d is connected to a TV\n", radeon_crtc->crtc_id);
532 break;
533 }
534 }
535 }
771fe6b9
JG		 536
537 switch (crtc->fb->bits_per_pixel) {
41456df2
DA		 538 case 8:
539 format = 2;
540 break;
771fe6b9
JG		 541 case 15: /* 555 */
542 format = 3;
543 break;
544 case 16: /* 565 */
545 format = 4;
546 break;
547 case 24: /* RGB */
548 format = 5;
549 break;
550 case 32: /* xRGB */
551 format = 6;
552 break;
553 default:
554 return false;
555 }
556
557 crtc_h_total_disp = ((((mode->crtc_htotal / 8) - 1) & 0x3ff)
558 | ((((mode->crtc_hdisplay / 8) - 1) & 0x1ff) << 16));
559
560 hsync_wid = (mode->crtc_hsync_end - mode->crtc_hsync_start) / 8;
561 if (!hsync_wid)
562 hsync_wid = 1;
563 hsync_start = mode->crtc_hsync_start - 8;
564
565 crtc_h_sync_strt_wid = ((hsync_start & 0x1fff)
566 | ((hsync_wid & 0x3f) << 16)
567 | ((mode->flags & DRM_MODE_FLAG_NHSYNC)
568 ? RADEON_CRTC_H_SYNC_POL
569 : 0));
570
571 /* This works for double scan mode. */
572 crtc_v_total_disp = (((mode->crtc_vtotal - 1) & 0xffff)
573 | ((mode->crtc_vdisplay - 1) << 16));
574
575 vsync_wid = mode->crtc_vsync_end - mode->crtc_vsync_start;
576 if (!vsync_wid)
577 vsync_wid = 1;
578
579 crtc_v_sync_strt_wid = (((mode->crtc_vsync_start - 1) & 0xfff)
580 | ((vsync_wid & 0x1f) << 16)
581 | ((mode->flags & DRM_MODE_FLAG_NVSYNC)
582 ? RADEON_CRTC_V_SYNC_POL
583 : 0));
584
771fe6b9
JG		 585 if (radeon_crtc->crtc_id) {
586 uint32_t crtc2_gen_cntl;
587 uint32_t disp2_merge_cntl;
588
ee2215f0
JG		 589 /* if TV DAC is enabled for another crtc and keep it enabled */
590 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL) & 0x00718080;
771fe6b9
JG		 591 crtc2_gen_cntl |= ((format << 8)
592 | RADEON_CRTC2_VSYNC_DIS
593 | RADEON_CRTC2_HSYNC_DIS
594 | RADEON_CRTC2_DISP_DIS
595 | RADEON_CRTC2_DISP_REQ_EN_B
596 | ((mode->flags & DRM_MODE_FLAG_DBLSCAN)
597 ? RADEON_CRTC2_DBL_SCAN_EN
598 : 0)
599 | ((mode->flags & DRM_MODE_FLAG_CSYNC)
600 ? RADEON_CRTC2_CSYNC_EN
601 : 0)
602 | ((mode->flags & DRM_MODE_FLAG_INTERLACE)
603 ? RADEON_CRTC2_INTERLACE_EN
604 : 0));
605
d805f50a
AD		 606 /* rs4xx chips seem to like to have the crtc enabled when the timing is set */
607 if ((rdev->family == CHIP_RS400) || (rdev->family == CHIP_RS480))
608 crtc2_gen_cntl |= RADEON_CRTC2_EN;
609
771fe6b9
JG		 610 disp2_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);
611 disp2_merge_cntl &= ~RADEON_DISP2_RGB_OFFSET_EN;
612
613 WREG32(RADEON_DISP2_MERGE_CNTL, disp2_merge_cntl);
614 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
1b4d7d75
AD		 615
616 WREG32(RADEON_FP_H2_SYNC_STRT_WID, crtc_h_sync_strt_wid);
617 WREG32(RADEON_FP_V2_SYNC_STRT_WID, crtc_v_sync_strt_wid);
771fe6b9
JG		 618 } else {
619 uint32_t crtc_gen_cntl;
620 uint32_t crtc_ext_cntl;
621 uint32_t disp_merge_cntl;
622
ee2215f0
JG		 623 crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL) & 0x00718000;
624 crtc_gen_cntl |= (RADEON_CRTC_EXT_DISP_EN
771fe6b9
JG		 625 | (format << 8)
626 | RADEON_CRTC_DISP_REQ_EN_B
627 | ((mode->flags & DRM_MODE_FLAG_DBLSCAN)
628 ? RADEON_CRTC_DBL_SCAN_EN
629 : 0)
630 | ((mode->flags & DRM_MODE_FLAG_CSYNC)
631 ? RADEON_CRTC_CSYNC_EN
632 : 0)
633 | ((mode->flags & DRM_MODE_FLAG_INTERLACE)
634 ? RADEON_CRTC_INTERLACE_EN
635 : 0));
636
d805f50a
AD		 637 /* rs4xx chips seem to like to have the crtc enabled when the timing is set */
638 if ((rdev->family == CHIP_RS400) || (rdev->family == CHIP_RS480))
639 crtc_gen_cntl |= RADEON_CRTC_EN;
640
771fe6b9
JG		 641 crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
642 crtc_ext_cntl |= (RADEON_XCRT_CNT_EN |
643 RADEON_CRTC_VSYNC_DIS |
644 RADEON_CRTC_HSYNC_DIS |
645 RADEON_CRTC_DISPLAY_DIS);
646
647 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);
648 disp_merge_cntl &= ~RADEON_DISP_RGB_OFFSET_EN;
649
650 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);
651 WREG32(RADEON_CRTC_GEN_CNTL, crtc_gen_cntl);
652 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
653 }
654
4ce001ab
DA		 655 if (is_tv)
656 radeon_legacy_tv_adjust_crtc_reg(encoder, &crtc_h_total_disp,
657 &crtc_h_sync_strt_wid, &crtc_v_total_disp,
658 &crtc_v_sync_strt_wid);
659
771fe6b9
JG		 660 WREG32(RADEON_CRTC_H_TOTAL_DISP + radeon_crtc->crtc_offset, crtc_h_total_disp);
661 WREG32(RADEON_CRTC_H_SYNC_STRT_WID + radeon_crtc->crtc_offset, crtc_h_sync_strt_wid);
662 WREG32(RADEON_CRTC_V_TOTAL_DISP + radeon_crtc->crtc_offset, crtc_v_total_disp);
663 WREG32(RADEON_CRTC_V_SYNC_STRT_WID + radeon_crtc->crtc_offset, crtc_v_sync_strt_wid);
664
665 return true;
666}
667
668static void radeon_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
669{
670 struct drm_device *dev = crtc->dev;
671 struct radeon_device *rdev = dev->dev_private;
672 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
673 struct drm_encoder *encoder;
674 uint32_t feedback_div = 0;
675 uint32_t frac_fb_div = 0;
676 uint32_t reference_div = 0;
677 uint32_t post_divider = 0;
678 uint32_t freq = 0;
679 uint8_t pll_gain;
771fe6b9
JG		 680 bool use_bios_divs = false;
681 /* PLL registers */
682 uint32_t pll_ref_div = 0;
683 uint32_t pll_fb_post_div = 0;
684 uint32_t htotal_cntl = 0;
4ce001ab 685 bool is_tv = false;
771fe6b9
JG		 686 struct radeon_pll *pll;
687
688 struct {
689 int divider;
690 int bitvalue;
691 } *post_div, post_divs[] = {
692 /* From RAGE 128 VR/RAGE 128 GL Register
693 * Reference Manual (Technical Reference
694 * Manual P/N RRG-G04100-C Rev. 0.04), page
695 * 3-17 (PLL_DIV_[3:0]).
696 */
697 { 1, 0 }, /* VCLK_SRC */
698 { 2, 1 }, /* VCLK_SRC/2 */
699 { 4, 2 }, /* VCLK_SRC/4 */
700 { 8, 3 }, /* VCLK_SRC/8 */
701 { 3, 4 }, /* VCLK_SRC/3 */
702 { 16, 5 }, /* VCLK_SRC/16 */
703 { 6, 6 }, /* VCLK_SRC/6 */
704 { 12, 7 }, /* VCLK_SRC/12 */
705 { 0, 0 }
706 };
707
708 if (radeon_crtc->crtc_id)
709 pll = &rdev->clock.p2pll;
710 else
711 pll = &rdev->clock.p1pll;
712
fc10332b 713 pll->flags = RADEON_PLL_LEGACY;
383be5d1
AD		 714 if (radeon_new_pll == 1)
715 pll->algo = PLL_ALGO_NEW;
716 else
717 pll->algo = PLL_ALGO_LEGACY;
fc10332b 718
771fe6b9 719 if (mode->clock > 200000) /* range limits??? */
fc10332b 720 pll->flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
771fe6b9 721 else
fc10332b 722 pll->flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
771fe6b9
JG		 723
724 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
725 if (encoder->crtc == crtc) {
4ce001ab
DA		 726 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
727
728 if (radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT) {
729 is_tv = true;
730 break;
731 }
732
771fe6b9 733 if (encoder->encoder_type != DRM_MODE_ENCODER_DAC)
fc10332b 734 pll->flags |= RADEON_PLL_NO_ODD_POST_DIV;
771fe6b9 735 if (encoder->encoder_type == DRM_MODE_ENCODER_LVDS) {
4c4f5413
AD		 736 if (!rdev->is_atom_bios) {
737 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
738 struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder->enc_priv;
739 if (lvds) {
740 if (lvds->use_bios_dividers) {
741 pll_ref_div = lvds->panel_ref_divider;
742 pll_fb_post_div = (lvds->panel_fb_divider |
743 (lvds->panel_post_divider << 16));
744 htotal_cntl = 0;
745 use_bios_divs = true;
746 }
771fe6b9
JG		 747 }
748 }
fc10332b 749 pll->flags |= RADEON_PLL_USE_REF_DIV;
771fe6b9
JG		 750 }
751 }
752 }
753
754 DRM_DEBUG("\n");
755
756 if (!use_bios_divs) {
757 radeon_compute_pll(pll, mode->clock,
758 &freq, &feedback_div, &frac_fb_div,
fc10332b 759 &reference_div, &post_divider);
771fe6b9
JG		 760
761 for (post_div = &post_divs[0]; post_div->divider; ++post_div) {
762 if (post_div->divider == post_divider)
763 break;
764 }
765
766 if (!post_div->divider)
767 post_div = &post_divs[0];
768
769 DRM_DEBUG("dc=%u, fd=%d, rd=%d, pd=%d\n",
770 (unsigned)freq,
771 feedback_div,
772 reference_div,
773 post_divider);
774
775 pll_ref_div = reference_div;
776#if defined(__powerpc__) && (0) /* TODO */
777 /* apparently programming this otherwise causes a hang??? */
778 if (info->MacModel == RADEON_MAC_IBOOK)
779 pll_fb_post_div = 0x000600ad;
780 else
781#endif
782 pll_fb_post_div = (feedback_div | (post_div->bitvalue << 16));
783
784 htotal_cntl = mode->htotal & 0x7;
785
786 }
787
788 pll_gain = radeon_compute_pll_gain(pll->reference_freq,
789 pll_ref_div & 0x3ff,
790 pll_fb_post_div & 0x7ff);
791
792 if (radeon_crtc->crtc_id) {
793 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) &
794 ~(RADEON_PIX2CLK_SRC_SEL_MASK)) |
795 RADEON_PIX2CLK_SRC_SEL_P2PLLCLK);
796
4ce001ab
DA		 797 if (is_tv) {
798 radeon_legacy_tv_adjust_pll2(encoder, &htotal_cntl,
799 &pll_ref_div, &pll_fb_post_div,
800 &pixclks_cntl);
801 }
802
771fe6b9
JG		 803 WREG32_PLL_P(RADEON_PIXCLKS_CNTL,
804 RADEON_PIX2CLK_SRC_SEL_CPUCLK,
805 ~(RADEON_PIX2CLK_SRC_SEL_MASK));
806
807 WREG32_PLL_P(RADEON_P2PLL_CNTL,
808 RADEON_P2PLL_RESET
809 | RADEON_P2PLL_ATOMIC_UPDATE_EN
810 | ((uint32_t)pll_gain << RADEON_P2PLL_PVG_SHIFT),
811 ~(RADEON_P2PLL_RESET
812 | RADEON_P2PLL_ATOMIC_UPDATE_EN
813 | RADEON_P2PLL_PVG_MASK));
814
815 WREG32_PLL_P(RADEON_P2PLL_REF_DIV,
816 pll_ref_div,
817 ~RADEON_P2PLL_REF_DIV_MASK);
818
819 WREG32_PLL_P(RADEON_P2PLL_DIV_0,
820 pll_fb_post_div,
821 ~RADEON_P2PLL_FB0_DIV_MASK);
822
823 WREG32_PLL_P(RADEON_P2PLL_DIV_0,
824 pll_fb_post_div,
825 ~RADEON_P2PLL_POST0_DIV_MASK);
826
827 radeon_pll2_write_update(dev);
828 radeon_pll2_wait_for_read_update_complete(dev);
829
830 WREG32_PLL(RADEON_HTOTAL2_CNTL, htotal_cntl);
831
832 WREG32_PLL_P(RADEON_P2PLL_CNTL,
833 0,
834 ~(RADEON_P2PLL_RESET
835 | RADEON_P2PLL_SLEEP
836 | RADEON_P2PLL_ATOMIC_UPDATE_EN));
837
838 DRM_DEBUG("Wrote2: 0x%08x 0x%08x 0x%08x (0x%08x)\n",
839 (unsigned)pll_ref_div,
840 (unsigned)pll_fb_post_div,
841 (unsigned)htotal_cntl,
842 RREG32_PLL(RADEON_P2PLL_CNTL));
843 DRM_DEBUG("Wrote2: rd=%u, fd=%u, pd=%u\n",
844 (unsigned)pll_ref_div & RADEON_P2PLL_REF_DIV_MASK,
845 (unsigned)pll_fb_post_div & RADEON_P2PLL_FB0_DIV_MASK,
846 (unsigned)((pll_fb_post_div &
847 RADEON_P2PLL_POST0_DIV_MASK) >> 16));
848
849 mdelay(50); /* Let the clock to lock */
850
851 WREG32_PLL_P(RADEON_PIXCLKS_CNTL,
852 RADEON_PIX2CLK_SRC_SEL_P2PLLCLK,
853 ~(RADEON_PIX2CLK_SRC_SEL_MASK));
854
855 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
856 } else {
4ce001ab
DA		 857 uint32_t pixclks_cntl;
858
859
860 if (is_tv) {
861 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);
862 radeon_legacy_tv_adjust_pll1(encoder, &htotal_cntl, &pll_ref_div,
863 &pll_fb_post_div, &pixclks_cntl);
864 }
865
771fe6b9
JG		 866 if (rdev->flags & RADEON_IS_MOBILITY) {
867 /* A temporal workaround for the occational blanking on certain laptop panels.
868 This appears to related to the PLL divider registers (fail to lock?).
869 It occurs even when all dividers are the same with their old settings.
870 In this case we really don't need to fiddle with PLL registers.
871 By doing this we can avoid the blanking problem with some panels.
872 */
873 if ((pll_ref_div == (RREG32_PLL(RADEON_PPLL_REF_DIV) & RADEON_PPLL_REF_DIV_MASK)) &&
874 (pll_fb_post_div == (RREG32_PLL(RADEON_PPLL_DIV_3) &
875 (RADEON_PPLL_POST3_DIV_MASK | RADEON_PPLL_FB3_DIV_MASK)))) {
876 WREG32_P(RADEON_CLOCK_CNTL_INDEX,
877 RADEON_PLL_DIV_SEL,
878 ~(RADEON_PLL_DIV_SEL));
879 r100_pll_errata_after_index(rdev);
880 return;
881 }
882 }
883
884 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL,
885 RADEON_VCLK_SRC_SEL_CPUCLK,
886 ~(RADEON_VCLK_SRC_SEL_MASK));
887 WREG32_PLL_P(RADEON_PPLL_CNTL,
888 RADEON_PPLL_RESET
889 | RADEON_PPLL_ATOMIC_UPDATE_EN
890 | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN
891 | ((uint32_t)pll_gain << RADEON_PPLL_PVG_SHIFT),
892 ~(RADEON_PPLL_RESET
893 | RADEON_PPLL_ATOMIC_UPDATE_EN
894 | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN
895 | RADEON_PPLL_PVG_MASK));
896
897 WREG32_P(RADEON_CLOCK_CNTL_INDEX,
898 RADEON_PLL_DIV_SEL,
899 ~(RADEON_PLL_DIV_SEL));
900 r100_pll_errata_after_index(rdev);
901
902 if (ASIC_IS_R300(rdev) ||
903 (rdev->family == CHIP_RS300) ||
904 (rdev->family == CHIP_RS400) ||
905 (rdev->family == CHIP_RS480)) {
906 if (pll_ref_div & R300_PPLL_REF_DIV_ACC_MASK) {
907 /* When restoring console mode, use saved PPLL_REF_DIV
908 * setting.
909 */
910 WREG32_PLL_P(RADEON_PPLL_REF_DIV,
911 pll_ref_div,
912 0);
913 } else {
914 /* R300 uses ref_div_acc field as real ref divider */
915 WREG32_PLL_P(RADEON_PPLL_REF_DIV,
916 (pll_ref_div << R300_PPLL_REF_DIV_ACC_SHIFT),
917 ~R300_PPLL_REF_DIV_ACC_MASK);
918 }
919 } else
920 WREG32_PLL_P(RADEON_PPLL_REF_DIV,
921 pll_ref_div,
922 ~RADEON_PPLL_REF_DIV_MASK);
923
924 WREG32_PLL_P(RADEON_PPLL_DIV_3,
925 pll_fb_post_div,
926 ~RADEON_PPLL_FB3_DIV_MASK);
927
928 WREG32_PLL_P(RADEON_PPLL_DIV_3,
929 pll_fb_post_div,
930 ~RADEON_PPLL_POST3_DIV_MASK);
931
932 radeon_pll_write_update(dev);
933 radeon_pll_wait_for_read_update_complete(dev);
934
935 WREG32_PLL(RADEON_HTOTAL_CNTL, htotal_cntl);
936
937 WREG32_PLL_P(RADEON_PPLL_CNTL,
938 0,
939 ~(RADEON_PPLL_RESET
940 | RADEON_PPLL_SLEEP
941 | RADEON_PPLL_ATOMIC_UPDATE_EN
942 | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN));
943
944 DRM_DEBUG("Wrote: 0x%08x 0x%08x 0x%08x (0x%08x)\n",
945 pll_ref_div,
946 pll_fb_post_div,
947 (unsigned)htotal_cntl,
948 RREG32_PLL(RADEON_PPLL_CNTL));
949 DRM_DEBUG("Wrote: rd=%d, fd=%d, pd=%d\n",
950 pll_ref_div & RADEON_PPLL_REF_DIV_MASK,
951 pll_fb_post_div & RADEON_PPLL_FB3_DIV_MASK,
952 (pll_fb_post_div & RADEON_PPLL_POST3_DIV_MASK) >> 16);
953
954 mdelay(50); /* Let the clock to lock */
955
956 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL,
957 RADEON_VCLK_SRC_SEL_PPLLCLK,
958 ~(RADEON_VCLK_SRC_SEL_MASK));
959
4ce001ab
DA		 960 if (is_tv)
961 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);
771fe6b9
JG		 962 }
963}
964
965static bool radeon_crtc_mode_fixup(struct drm_crtc *crtc,
966 struct drm_display_mode *mode,
967 struct drm_display_mode *adjusted_mode)
968{
c93bb85b
JG		 969 if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
970 return false;
771fe6b9
JG		 971 return true;
972}
973
974static int radeon_crtc_mode_set(struct drm_crtc *crtc,
975 struct drm_display_mode *mode,
976 struct drm_display_mode *adjusted_mode,
977 int x, int y, struct drm_framebuffer *old_fb)
978{
c93bb85b 979 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
771fe6b9
JG		 980
981 /* TODO TV */
771fe6b9
JG		 982 radeon_crtc_set_base(crtc, x, y, old_fb);
983 radeon_set_crtc_timing(crtc, adjusted_mode);
984 radeon_set_pll(crtc, adjusted_mode);
6b02af1c 985 radeon_overscan_setup(crtc, adjusted_mode);
c93bb85b 986 if (radeon_crtc->crtc_id == 0) {
310a82c8 987 radeon_legacy_rmx_mode_set(crtc, adjusted_mode);
c93bb85b
JG		 988 } else {
989 if (radeon_crtc->rmx_type != RMX_OFF) {
990 /* FIXME: only first crtc has rmx what should we
991 * do ?
992 */
993 DRM_ERROR("Mode need scaling but only first crtc can do that.\n");
994 }
995 }
771fe6b9
JG		 996 return 0;
997}
998
999static void radeon_crtc_prepare(struct drm_crtc *crtc)
1000{
ec51efa9
PO		 1001 struct drm_device *dev = crtc->dev;
1002 struct drm_crtc *crtci;
1003
1004 /*
1005 * The hardware wedges sometimes if you reconfigure one CRTC
1006 * whilst another is running (see fdo bug #24611).
1007 */
1008 list_for_each_entry(crtci, &dev->mode_config.crtc_list, head)
1009 radeon_crtc_dpms(crtci, DRM_MODE_DPMS_OFF);
771fe6b9
JG		 1010}
1011
1012static void radeon_crtc_commit(struct drm_crtc *crtc)
1013{
ec51efa9
PO		 1014 struct drm_device *dev = crtc->dev;
1015 struct drm_crtc *crtci;
1016
1017 /*
1018 * Reenable the CRTCs that should be running.
1019 */
1020 list_for_each_entry(crtci, &dev->mode_config.crtc_list, head) {
1021 if (crtci->enabled)
1022 radeon_crtc_dpms(crtci, DRM_MODE_DPMS_ON);
1023 }
771fe6b9
JG		 1024}
1025
1026static const struct drm_crtc_helper_funcs legacy_helper_funcs = {
1027 .dpms = radeon_crtc_dpms,
1028 .mode_fixup = radeon_crtc_mode_fixup,
1029 .mode_set = radeon_crtc_mode_set,
1030 .mode_set_base = radeon_crtc_set_base,
1031 .prepare = radeon_crtc_prepare,
1032 .commit = radeon_crtc_commit,
068143d3 1033 .load_lut = radeon_crtc_load_lut,
771fe6b9
JG		 1034};
1035
1036
1037void radeon_legacy_init_crtc(struct drm_device *dev,
1038 struct radeon_crtc *radeon_crtc)
1039{
1040 if (radeon_crtc->crtc_id == 1)
1041 radeon_crtc->crtc_offset = RADEON_CRTC2_H_TOTAL_DISP - RADEON_CRTC_H_TOTAL_DISP;
1042 drm_crtc_helper_add(&radeon_crtc->base, &legacy_helper_funcs);
1043}
Linux kernel - Deliverables
This page took 0.141481 seconds and 5 git commands to generate.