projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: disable force performance state when thermal state is active
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_pm.c
CommitLineData
7433874e
RM		 1/*
2 * Permission is hereby granted, free of charge, to any person obtaining a
3 * copy of this software and associated documentation files (the "Software"),
4 * to deal in the Software without restriction, including without limitation
5 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
6 * and/or sell copies of the Software, and to permit persons to whom the
7 * Software is furnished to do so, subject to the following conditions:
8 *
9 * The above copyright notice and this permission notice shall be included in
10 * all copies or substantial portions of the Software.
11 *
12 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
13 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
14 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
15 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
16 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
17 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
18 * OTHER DEALINGS IN THE SOFTWARE.
19 *
20 * Authors: Rafał Miłecki <zajec5@gmail.com>
56278a8e 21 * Alex Deucher <alexdeucher@gmail.com>
7433874e 22 */
760285e7 23#include <drm/drmP.h>
7433874e 24#include "radeon.h"
f735261b 25#include "avivod.h"
8a83ec5e 26#include "atom.h"
ce8f5370 27#include <linux/power_supply.h>
21a8122a
AD		 28#include <linux/hwmon.h>
29#include <linux/hwmon-sysfs.h>
7433874e 30
c913e23a
RM		 31#define RADEON_IDLE_LOOP_MS 100
32#define RADEON_RECLOCK_DELAY_MS 200
73a6d3fc 33#define RADEON_WAIT_VBLANK_TIMEOUT 200
c913e23a 34
f712d0c7 35static const char *radeon_pm_state_type_name[5] = {
eb2c27a0 36 "",
f712d0c7
RM		 37 "Powersave",
38 "Battery",
39 "Balanced",
40 "Performance",
41};
42
ce8f5370 43static void radeon_dynpm_idle_work_handler(struct work_struct *work);
c913e23a 44static int radeon_debugfs_pm_init(struct radeon_device *rdev);
ce8f5370
AD		 45static bool radeon_pm_in_vbl(struct radeon_device *rdev);
46static bool radeon_pm_debug_check_in_vbl(struct radeon_device *rdev, bool finish);
47static void radeon_pm_update_profile(struct radeon_device *rdev);
48static void radeon_pm_set_clocks(struct radeon_device *rdev);
49
a4c9e2ee
AD		 50int radeon_pm_get_type_index(struct radeon_device *rdev,
51 enum radeon_pm_state_type ps_type,
52 int instance)
53{
54 int i;
55 int found_instance = -1;
56
57 for (i = 0; i < rdev->pm.num_power_states; i++) {
58 if (rdev->pm.power_state[i].type == ps_type) {
59 found_instance++;
60 if (found_instance == instance)
61 return i;
62 }
63 }
64 /* return default if no match */
65 return rdev->pm.default_power_state_index;
66}
67
c4917074 68void radeon_pm_acpi_event_handler(struct radeon_device *rdev)
ce8f5370 69{
1c71bda0
AD		 70 if ((rdev->pm.pm_method == PM_METHOD_DPM) && rdev->pm.dpm_enabled) {
71 mutex_lock(&rdev->pm.mutex);
72 if (power_supply_is_system_supplied() > 0)
73 rdev->pm.dpm.ac_power = true;
74 else
75 rdev->pm.dpm.ac_power = false;
76 if (rdev->asic->dpm.enable_bapm)
77 radeon_dpm_enable_bapm(rdev, rdev->pm.dpm.ac_power);
78 mutex_unlock(&rdev->pm.mutex);
79 } else if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
c4917074
AD		 80 if (rdev->pm.profile == PM_PROFILE_AUTO) {
81 mutex_lock(&rdev->pm.mutex);
82 radeon_pm_update_profile(rdev);
83 radeon_pm_set_clocks(rdev);
84 mutex_unlock(&rdev->pm.mutex);
ce8f5370
AD		 85 }
86 }
ce8f5370 87}
ce8f5370
AD		 88
89static void radeon_pm_update_profile(struct radeon_device *rdev)
90{
91 switch (rdev->pm.profile) {
92 case PM_PROFILE_DEFAULT:
93 rdev->pm.profile_index = PM_PROFILE_DEFAULT_IDX;
94 break;
95 case PM_PROFILE_AUTO:
96 if (power_supply_is_system_supplied() > 0) {
97 if (rdev->pm.active_crtc_count > 1)
98 rdev->pm.profile_index = PM_PROFILE_HIGH_MH_IDX;
99 else
100 rdev->pm.profile_index = PM_PROFILE_HIGH_SH_IDX;
101 } else {
102 if (rdev->pm.active_crtc_count > 1)
c9e75b21 103 rdev->pm.profile_index = PM_PROFILE_MID_MH_IDX;
ce8f5370 104 else
c9e75b21 105 rdev->pm.profile_index = PM_PROFILE_MID_SH_IDX;
ce8f5370
AD		 106 }
107 break;
108 case PM_PROFILE_LOW:
109 if (rdev->pm.active_crtc_count > 1)
110 rdev->pm.profile_index = PM_PROFILE_LOW_MH_IDX;
111 else
112 rdev->pm.profile_index = PM_PROFILE_LOW_SH_IDX;
113 break;
c9e75b21
AD		 114 case PM_PROFILE_MID:
115 if (rdev->pm.active_crtc_count > 1)
116 rdev->pm.profile_index = PM_PROFILE_MID_MH_IDX;
117 else
118 rdev->pm.profile_index = PM_PROFILE_MID_SH_IDX;
119 break;
ce8f5370
AD		 120 case PM_PROFILE_HIGH:
121 if (rdev->pm.active_crtc_count > 1)
122 rdev->pm.profile_index = PM_PROFILE_HIGH_MH_IDX;
123 else
124 rdev->pm.profile_index = PM_PROFILE_HIGH_SH_IDX;
125 break;
126 }
127
128 if (rdev->pm.active_crtc_count == 0) {
129 rdev->pm.requested_power_state_index =
130 rdev->pm.profiles[rdev->pm.profile_index].dpms_off_ps_idx;
131 rdev->pm.requested_clock_mode_index =
132 rdev->pm.profiles[rdev->pm.profile_index].dpms_off_cm_idx;
133 } else {
134 rdev->pm.requested_power_state_index =
135 rdev->pm.profiles[rdev->pm.profile_index].dpms_on_ps_idx;
136 rdev->pm.requested_clock_mode_index =
137 rdev->pm.profiles[rdev->pm.profile_index].dpms_on_cm_idx;
138 }
139}
c913e23a 140
5876dd24
MG		 141static void radeon_unmap_vram_bos(struct radeon_device *rdev)
142{
143 struct radeon_bo *bo, *n;
144
145 if (list_empty(&rdev->gem.objects))
146 return;
147
148 list_for_each_entry_safe(bo, n, &rdev->gem.objects, list) {
149 if (bo->tbo.mem.mem_type == TTM_PL_VRAM)
150 ttm_bo_unmap_virtual(&bo->tbo);
151 }
5876dd24
MG		 152}
153
ce8f5370 154static void radeon_sync_with_vblank(struct radeon_device *rdev)
a424816f 155{
ce8f5370
AD		 156 if (rdev->pm.active_crtcs) {
157 rdev->pm.vblank_sync = false;
158 wait_event_timeout(
159 rdev->irq.vblank_queue, rdev->pm.vblank_sync,
160 msecs_to_jiffies(RADEON_WAIT_VBLANK_TIMEOUT));
161 }
162}
163
164static void radeon_set_power_state(struct radeon_device *rdev)
165{
166 u32 sclk, mclk;
92645879 167 bool misc_after = false;
ce8f5370
AD		 168
169 if ((rdev->pm.requested_clock_mode_index == rdev->pm.current_clock_mode_index) &&
170 (rdev->pm.requested_power_state_index == rdev->pm.current_power_state_index))
171 return;
172
173 if (radeon_gui_idle(rdev)) {
174 sclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
175 clock_info[rdev->pm.requested_clock_mode_index].sclk;
9ace9f7b
AD		 176 if (sclk > rdev->pm.default_sclk)
177 sclk = rdev->pm.default_sclk;
ce8f5370 178
27810fb2
AD		 179 /* starting with BTC, there is one state that is used for both
180 * MH and SH. Difference is that we always use the high clock index for
7ae764b1 181 * mclk and vddci.
27810fb2
AD		 182 */
183 if ((rdev->pm.pm_method == PM_METHOD_PROFILE) &&
184 (rdev->family >= CHIP_BARTS) &&
185 rdev->pm.active_crtc_count &&
186 ((rdev->pm.profile_index == PM_PROFILE_MID_MH_IDX) ||
187 (rdev->pm.profile_index == PM_PROFILE_LOW_MH_IDX)))
188 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
189 clock_info[rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx].mclk;
190 else
191 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
192 clock_info[rdev->pm.requested_clock_mode_index].mclk;
193
9ace9f7b
AD		 194 if (mclk > rdev->pm.default_mclk)
195 mclk = rdev->pm.default_mclk;
ce8f5370 196
92645879
AD		 197 /* upvolt before raising clocks, downvolt after lowering clocks */
198 if (sclk < rdev->pm.current_sclk)
199 misc_after = true;
ce8f5370 200
92645879 201 radeon_sync_with_vblank(rdev);
ce8f5370 202
92645879 203 if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
ce8f5370
AD		 204 if (!radeon_pm_in_vbl(rdev))
205 return;
92645879 206 }
ce8f5370 207
92645879 208 radeon_pm_prepare(rdev);
ce8f5370 209
92645879
AD		 210 if (!misc_after)
211 /* voltage, pcie lanes, etc.*/
212 radeon_pm_misc(rdev);
213
214 /* set engine clock */
215 if (sclk != rdev->pm.current_sclk) {
216 radeon_pm_debug_check_in_vbl(rdev, false);
217 radeon_set_engine_clock(rdev, sclk);
218 radeon_pm_debug_check_in_vbl(rdev, true);
219 rdev->pm.current_sclk = sclk;
d9fdaafb 220 DRM_DEBUG_DRIVER("Setting: e: %d\n", sclk);
92645879
AD		 221 }
222
223 /* set memory clock */
798bcf73 224 if (rdev->asic->pm.set_memory_clock && (mclk != rdev->pm.current_mclk)) {
92645879
AD		 225 radeon_pm_debug_check_in_vbl(rdev, false);
226 radeon_set_memory_clock(rdev, mclk);
227 radeon_pm_debug_check_in_vbl(rdev, true);
228 rdev->pm.current_mclk = mclk;
d9fdaafb 229 DRM_DEBUG_DRIVER("Setting: m: %d\n", mclk);
ce8f5370 230 }
2aba631c 231
92645879
AD		 232 if (misc_after)
233 /* voltage, pcie lanes, etc.*/
234 radeon_pm_misc(rdev);
235
236 radeon_pm_finish(rdev);
237
ce8f5370
AD		 238 rdev->pm.current_power_state_index = rdev->pm.requested_power_state_index;
239 rdev->pm.current_clock_mode_index = rdev->pm.requested_clock_mode_index;
240 } else
d9fdaafb 241 DRM_DEBUG_DRIVER("pm: GUI not idle!!!\n");
ce8f5370
AD		 242}
243
244static void radeon_pm_set_clocks(struct radeon_device *rdev)
245{
5f8f635e 246 int i, r;
c37d230a 247
4e186b2d
AD		 248 /* no need to take locks, etc. if nothing's going to change */
249 if ((rdev->pm.requested_clock_mode_index == rdev->pm.current_clock_mode_index) &&
250 (rdev->pm.requested_power_state_index == rdev->pm.current_power_state_index))
251 return;
252
612e06ce 253 mutex_lock(&rdev->ddev->struct_mutex);
db7fce39 254 down_write(&rdev->pm.mclk_lock);
d6999bc7 255 mutex_lock(&rdev->ring_lock);
4f3218cb 256
95f5a3ac
AD		 257 /* wait for the rings to drain */
258 for (i = 0; i < RADEON_NUM_RINGS; i++) {
259 struct radeon_ring *ring = &rdev->ring[i];
5f8f635e
JG		 260 if (!ring->ready) {
261 continue;
262 }
263 r = radeon_fence_wait_empty_locked(rdev, i);
264 if (r) {
265 /* needs a GPU reset dont reset here */
266 mutex_unlock(&rdev->ring_lock);
267 up_write(&rdev->pm.mclk_lock);
268 mutex_unlock(&rdev->ddev->struct_mutex);
269 return;
270 }
4f3218cb 271 }
95f5a3ac 272
5876dd24
MG		 273 radeon_unmap_vram_bos(rdev);
274
ce8f5370 275 if (rdev->irq.installed) {
2aba631c
MG		 276 for (i = 0; i < rdev->num_crtc; i++) {
277 if (rdev->pm.active_crtcs & (1 << i)) {
278 rdev->pm.req_vblank |= (1 << i);
279 drm_vblank_get(rdev->ddev, i);
280 }
281 }
282 }
539d2418 283
ce8f5370 284 radeon_set_power_state(rdev);
2aba631c 285
ce8f5370 286 if (rdev->irq.installed) {
2aba631c
MG		 287 for (i = 0; i < rdev->num_crtc; i++) {
288 if (rdev->pm.req_vblank & (1 << i)) {
289 rdev->pm.req_vblank &= ~(1 << i);
290 drm_vblank_put(rdev->ddev, i);
291 }
292 }
293 }
5876dd24 294
a424816f
AD		 295 /* update display watermarks based on new power state */
296 radeon_update_bandwidth_info(rdev);
297 if (rdev->pm.active_crtc_count)
298 radeon_bandwidth_update(rdev);
299
ce8f5370 300 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
2aba631c 301
d6999bc7 302 mutex_unlock(&rdev->ring_lock);
db7fce39 303 up_write(&rdev->pm.mclk_lock);
612e06ce 304 mutex_unlock(&rdev->ddev->struct_mutex);
a424816f
AD		 305}
306
f712d0c7
RM		 307static void radeon_pm_print_states(struct radeon_device *rdev)
308{
309 int i, j;
310 struct radeon_power_state *power_state;
311 struct radeon_pm_clock_info *clock_info;
312
d9fdaafb 313 DRM_DEBUG_DRIVER("%d Power State(s)\n", rdev->pm.num_power_states);
f712d0c7
RM		 314 for (i = 0; i < rdev->pm.num_power_states; i++) {
315 power_state = &rdev->pm.power_state[i];
d9fdaafb 316 DRM_DEBUG_DRIVER("State %d: %s\n", i,
f712d0c7
RM		 317 radeon_pm_state_type_name[power_state->type]);
318 if (i == rdev->pm.default_power_state_index)
d9fdaafb 319 DRM_DEBUG_DRIVER("\tDefault");
f712d0c7 320 if ((rdev->flags & RADEON_IS_PCIE) && !(rdev->flags & RADEON_IS_IGP))
d9fdaafb 321 DRM_DEBUG_DRIVER("\t%d PCIE Lanes\n", power_state->pcie_lanes);
f712d0c7 322 if (power_state->flags & RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)
d9fdaafb
DA		 323 DRM_DEBUG_DRIVER("\tSingle display only\n");
324 DRM_DEBUG_DRIVER("\t%d Clock Mode(s)\n", power_state->num_clock_modes);
f712d0c7
RM		 325 for (j = 0; j < power_state->num_clock_modes; j++) {
326 clock_info = &(power_state->clock_info[j]);
327 if (rdev->flags & RADEON_IS_IGP)
eb2c27a0
AD		 328 DRM_DEBUG_DRIVER("\t\t%d e: %d\n",
329 j,
330 clock_info->sclk * 10);
f712d0c7 331 else
eb2c27a0
AD		 332 DRM_DEBUG_DRIVER("\t\t%d e: %d\tm: %d\tv: %d\n",
333 j,
334 clock_info->sclk * 10,
335 clock_info->mclk * 10,
336 clock_info->voltage.voltage);
f712d0c7
RM		 337 }
338 }
339}
340
ce8f5370
AD		 341static ssize_t radeon_get_pm_profile(struct device *dev,
342 struct device_attribute *attr,
343 char *buf)
a424816f 344{
3e4e2129 345 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 346 struct radeon_device *rdev = ddev->dev_private;
ce8f5370 347 int cp = rdev->pm.profile;
a424816f 348
ce8f5370
AD		 349 return snprintf(buf, PAGE_SIZE, "%s\n",
350 (cp == PM_PROFILE_AUTO) ? "auto" :
351 (cp == PM_PROFILE_LOW) ? "low" :
12e27be8 352 (cp == PM_PROFILE_MID) ? "mid" :
ce8f5370 353 (cp == PM_PROFILE_HIGH) ? "high" : "default");
a424816f
AD		 354}
355
ce8f5370
AD		 356static ssize_t radeon_set_pm_profile(struct device *dev,
357 struct device_attribute *attr,
358 const char *buf,
359 size_t count)
a424816f 360{
3e4e2129 361 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 362 struct radeon_device *rdev = ddev->dev_private;
a424816f
AD		 363
364 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 365 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
366 if (strncmp("default", buf, strlen("default")) == 0)
367 rdev->pm.profile = PM_PROFILE_DEFAULT;
368 else if (strncmp("auto", buf, strlen("auto")) == 0)
369 rdev->pm.profile = PM_PROFILE_AUTO;
370 else if (strncmp("low", buf, strlen("low")) == 0)
371 rdev->pm.profile = PM_PROFILE_LOW;
c9e75b21
AD		 372 else if (strncmp("mid", buf, strlen("mid")) == 0)
373 rdev->pm.profile = PM_PROFILE_MID;
ce8f5370
AD		 374 else if (strncmp("high", buf, strlen("high")) == 0)
375 rdev->pm.profile = PM_PROFILE_HIGH;
376 else {
1783e4bf 377 count = -EINVAL;
ce8f5370 378 goto fail;
a424816f 379 }
ce8f5370
AD		 380 radeon_pm_update_profile(rdev);
381 radeon_pm_set_clocks(rdev);
1783e4bf
TR		 382 } else
383 count = -EINVAL;
384
ce8f5370 385fail:
a424816f
AD		 386 mutex_unlock(&rdev->pm.mutex);
387
388 return count;
389}
390
ce8f5370
AD		 391static ssize_t radeon_get_pm_method(struct device *dev,
392 struct device_attribute *attr,
393 char *buf)
a424816f 394{
3e4e2129 395 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 396 struct radeon_device *rdev = ddev->dev_private;
ce8f5370 397 int pm = rdev->pm.pm_method;
a424816f
AD		 398
399 return snprintf(buf, PAGE_SIZE, "%s\n",
da321c8a
AD		 400 (pm == PM_METHOD_DYNPM) ? "dynpm" :
401 (pm == PM_METHOD_PROFILE) ? "profile" : "dpm");
a424816f
AD		 402}
403
ce8f5370
AD		 404static ssize_t radeon_set_pm_method(struct device *dev,
405 struct device_attribute *attr,
406 const char *buf,
407 size_t count)
a424816f 408{
3e4e2129 409 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 410 struct radeon_device *rdev = ddev->dev_private;
a424816f 411
da321c8a
AD		 412 /* we don't support the legacy modes with dpm */
413 if (rdev->pm.pm_method == PM_METHOD_DPM) {
414 count = -EINVAL;
415 goto fail;
416 }
ce8f5370
AD		 417
418 if (strncmp("dynpm", buf, strlen("dynpm")) == 0) {
a424816f 419 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 420 rdev->pm.pm_method = PM_METHOD_DYNPM;
421 rdev->pm.dynpm_state = DYNPM_STATE_PAUSED;
422 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
a424816f 423 mutex_unlock(&rdev->pm.mutex);
ce8f5370
AD		 424 } else if (strncmp("profile", buf, strlen("profile")) == 0) {
425 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 426 /* disable dynpm */
427 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
428 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
3f53eb6f 429 rdev->pm.pm_method = PM_METHOD_PROFILE;
ce8f5370 430 mutex_unlock(&rdev->pm.mutex);
32c87fca 431 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
ce8f5370 432 } else {
1783e4bf 433 count = -EINVAL;
ce8f5370
AD		 434 goto fail;
435 }
436 radeon_pm_compute_clocks(rdev);
437fail:
a424816f
AD		 438 return count;
439}
440
da321c8a
AD		 441static ssize_t radeon_get_dpm_state(struct device *dev,
442 struct device_attribute *attr,
443 char *buf)
444{
3e4e2129 445 struct drm_device *ddev = dev_get_drvdata(dev);
da321c8a
AD		 446 struct radeon_device *rdev = ddev->dev_private;
447 enum radeon_pm_state_type pm = rdev->pm.dpm.user_state;
448
449 return snprintf(buf, PAGE_SIZE, "%s\n",
450 (pm == POWER_STATE_TYPE_BATTERY) ? "battery" :
451 (pm == POWER_STATE_TYPE_BALANCED) ? "balanced" : "performance");
452}
453
454static ssize_t radeon_set_dpm_state(struct device *dev,
455 struct device_attribute *attr,
456 const char *buf,
457 size_t count)
458{
3e4e2129 459 struct drm_device *ddev = dev_get_drvdata(dev);
da321c8a
AD		 460 struct radeon_device *rdev = ddev->dev_private;
461
462 mutex_lock(&rdev->pm.mutex);
463 if (strncmp("battery", buf, strlen("battery")) == 0)
464 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BATTERY;
465 else if (strncmp("balanced", buf, strlen("balanced")) == 0)
466 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BALANCED;
467 else if (strncmp("performance", buf, strlen("performance")) == 0)
468 rdev->pm.dpm.user_state = POWER_STATE_TYPE_PERFORMANCE;
469 else {
470 mutex_unlock(&rdev->pm.mutex);
471 count = -EINVAL;
472 goto fail;
473 }
474 mutex_unlock(&rdev->pm.mutex);
475 radeon_pm_compute_clocks(rdev);
476fail:
477 return count;
478}
479
70d01a5e
AD		 480static ssize_t radeon_get_dpm_forced_performance_level(struct device *dev,
481 struct device_attribute *attr,
482 char *buf)
483{
3e4e2129 484 struct drm_device *ddev = dev_get_drvdata(dev);
70d01a5e
AD		 485 struct radeon_device *rdev = ddev->dev_private;
486 enum radeon_dpm_forced_level level = rdev->pm.dpm.forced_level;
487
488 return snprintf(buf, PAGE_SIZE, "%s\n",
489 (level == RADEON_DPM_FORCED_LEVEL_AUTO) ? "auto" :
490 (level == RADEON_DPM_FORCED_LEVEL_LOW) ? "low" : "high");
491}
492
493static ssize_t radeon_set_dpm_forced_performance_level(struct device *dev,
494 struct device_attribute *attr,
495 const char *buf,
496 size_t count)
497{
3e4e2129 498 struct drm_device *ddev = dev_get_drvdata(dev);
70d01a5e
AD		 499 struct radeon_device *rdev = ddev->dev_private;
500 enum radeon_dpm_forced_level level;
501 int ret = 0;
502
503 mutex_lock(&rdev->pm.mutex);
504 if (strncmp("low", buf, strlen("low")) == 0) {
505 level = RADEON_DPM_FORCED_LEVEL_LOW;
506 } else if (strncmp("high", buf, strlen("high")) == 0) {
507 level = RADEON_DPM_FORCED_LEVEL_HIGH;
508 } else if (strncmp("auto", buf, strlen("auto")) == 0) {
509 level = RADEON_DPM_FORCED_LEVEL_AUTO;
510 } else {
70d01a5e
AD		 511 count = -EINVAL;
512 goto fail;
513 }
514 if (rdev->asic->dpm.force_performance_level) {
0a17af37
AD		 515 if (rdev->pm.dpm.thermal_active) {
516 count = -EINVAL;
517 goto fail;
518 }
70d01a5e
AD		 519 ret = radeon_dpm_force_performance_level(rdev, level);
520 if (ret)
521 count = -EINVAL;
522 }
70d01a5e 523fail:
0a17af37
AD		 524 mutex_unlock(&rdev->pm.mutex);
525
70d01a5e
AD		 526 return count;
527}
528
ce8f5370
AD		 529static DEVICE_ATTR(power_profile, S_IRUGO | S_IWUSR, radeon_get_pm_profile, radeon_set_pm_profile);
530static DEVICE_ATTR(power_method, S_IRUGO | S_IWUSR, radeon_get_pm_method, radeon_set_pm_method);
da321c8a 531static DEVICE_ATTR(power_dpm_state, S_IRUGO | S_IWUSR, radeon_get_dpm_state, radeon_set_dpm_state);
70d01a5e
AD		 532static DEVICE_ATTR(power_dpm_force_performance_level, S_IRUGO | S_IWUSR,
533 radeon_get_dpm_forced_performance_level,
534 radeon_set_dpm_forced_performance_level);
a424816f 535
21a8122a
AD		 536static ssize_t radeon_hwmon_show_temp(struct device *dev,
537 struct device_attribute *attr,
538 char *buf)
539{
3e4e2129 540 struct drm_device *ddev = dev_get_drvdata(dev);
21a8122a 541 struct radeon_device *rdev = ddev->dev_private;
20d391d7 542 int temp;
21a8122a 543
6bd1c385
AD		 544 if (rdev->asic->pm.get_temperature)
545 temp = radeon_get_temperature(rdev);
546 else
21a8122a 547 temp = 0;
21a8122a
AD		 548
549 return snprintf(buf, PAGE_SIZE, "%d\n", temp);
550}
551
6ea4e84d
JD		 552static ssize_t radeon_hwmon_show_temp_thresh(struct device *dev,
553 struct device_attribute *attr,
554 char *buf)
555{
556 struct drm_device *ddev = dev_get_drvdata(dev);
557 struct radeon_device *rdev = ddev->dev_private;
558 int hyst = to_sensor_dev_attr(attr)->index;
559 int temp;
560
561 if (hyst)
562 temp = rdev->pm.dpm.thermal.min_temp;
563 else
564 temp = rdev->pm.dpm.thermal.max_temp;
565
566 return snprintf(buf, PAGE_SIZE, "%d\n", temp);
567}
568
21a8122a
AD		 569static ssize_t radeon_hwmon_show_name(struct device *dev,
570 struct device_attribute *attr,
571 char *buf)
572{
573 return sprintf(buf, "radeon\n");
574}
575
576static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, radeon_hwmon_show_temp, NULL, 0);
6ea4e84d
JD		 577static SENSOR_DEVICE_ATTR(temp1_crit, S_IRUGO, radeon_hwmon_show_temp_thresh, NULL, 0);
578static SENSOR_DEVICE_ATTR(temp1_crit_hyst, S_IRUGO, radeon_hwmon_show_temp_thresh, NULL, 1);
21a8122a
AD		 579static SENSOR_DEVICE_ATTR(name, S_IRUGO, radeon_hwmon_show_name, NULL, 0);
580
581static struct attribute *hwmon_attributes[] = {
582 &sensor_dev_attr_temp1_input.dev_attr.attr,
6ea4e84d
JD		 583 &sensor_dev_attr_temp1_crit.dev_attr.attr,
584 &sensor_dev_attr_temp1_crit_hyst.dev_attr.attr,
21a8122a
AD		 585 &sensor_dev_attr_name.dev_attr.attr,
586 NULL
587};
588
6ea4e84d
JD		 589static umode_t hwmon_attributes_visible(struct kobject *kobj,
590 struct attribute *attr, int index)
591{
592 struct device *dev = container_of(kobj, struct device, kobj);
593 struct drm_device *ddev = dev_get_drvdata(dev);
594 struct radeon_device *rdev = ddev->dev_private;
595
596 /* Skip limit attributes if DPM is not enabled */
597 if (rdev->pm.pm_method != PM_METHOD_DPM &&
598 (attr == &sensor_dev_attr_temp1_crit.dev_attr.attr ||
599 attr == &sensor_dev_attr_temp1_crit_hyst.dev_attr.attr))
600 return 0;
601
602 return attr->mode;
603}
604
21a8122a
AD		 605static const struct attribute_group hwmon_attrgroup = {
606 .attrs = hwmon_attributes,
6ea4e84d 607 .is_visible = hwmon_attributes_visible,
21a8122a
AD		 608};
609
0d18abed 610static int radeon_hwmon_init(struct radeon_device *rdev)
21a8122a 611{
0d18abed 612 int err = 0;
21a8122a
AD		 613
614 rdev->pm.int_hwmon_dev = NULL;
615
616 switch (rdev->pm.int_thermal_type) {
617 case THERMAL_TYPE_RV6XX:
618 case THERMAL_TYPE_RV770:
619 case THERMAL_TYPE_EVERGREEN:
457558ed 620 case THERMAL_TYPE_NI:
e33df25f 621 case THERMAL_TYPE_SUMO:
1bd47d2e 622 case THERMAL_TYPE_SI:
286d9cc6
AD		 623 case THERMAL_TYPE_CI:
624 case THERMAL_TYPE_KV:
6bd1c385 625 if (rdev->asic->pm.get_temperature == NULL)
5d7486c7 626 return err;
21a8122a 627 rdev->pm.int_hwmon_dev = hwmon_device_register(rdev->dev);
0d18abed
DC		 628 if (IS_ERR(rdev->pm.int_hwmon_dev)) {
629 err = PTR_ERR(rdev->pm.int_hwmon_dev);
630 dev_err(rdev->dev,
631 "Unable to register hwmon device: %d\n", err);
632 break;
633 }
21a8122a
AD		 634 dev_set_drvdata(rdev->pm.int_hwmon_dev, rdev->ddev);
635 err = sysfs_create_group(&rdev->pm.int_hwmon_dev->kobj,
636 &hwmon_attrgroup);
0d18abed
DC		 637 if (err) {
638 dev_err(rdev->dev,
639 "Unable to create hwmon sysfs file: %d\n", err);
640 hwmon_device_unregister(rdev->dev);
641 }
21a8122a
AD		 642 break;
643 default:
644 break;
645 }
0d18abed
DC		 646
647 return err;
21a8122a
AD		 648}
649
650static void radeon_hwmon_fini(struct radeon_device *rdev)
651{
652 if (rdev->pm.int_hwmon_dev) {
653 sysfs_remove_group(&rdev->pm.int_hwmon_dev->kobj, &hwmon_attrgroup);
654 hwmon_device_unregister(rdev->pm.int_hwmon_dev);
655 }
656}
657
da321c8a
AD		 658static void radeon_dpm_thermal_work_handler(struct work_struct *work)
659{
660 struct radeon_device *rdev =
661 container_of(work, struct radeon_device,
662 pm.dpm.thermal.work);
663 /* switch to the thermal state */
664 enum radeon_pm_state_type dpm_state = POWER_STATE_TYPE_INTERNAL_THERMAL;
665
666 if (!rdev->pm.dpm_enabled)
667 return;
668
669 if (rdev->asic->pm.get_temperature) {
670 int temp = radeon_get_temperature(rdev);
671
672 if (temp < rdev->pm.dpm.thermal.min_temp)
673 /* switch back the user state */
674 dpm_state = rdev->pm.dpm.user_state;
675 } else {
676 if (rdev->pm.dpm.thermal.high_to_low)
677 /* switch back the user state */
678 dpm_state = rdev->pm.dpm.user_state;
679 }
60320347
AD		 680 mutex_lock(&rdev->pm.mutex);
681 if (dpm_state == POWER_STATE_TYPE_INTERNAL_THERMAL)
682 rdev->pm.dpm.thermal_active = true;
683 else
684 rdev->pm.dpm.thermal_active = false;
685 rdev->pm.dpm.state = dpm_state;
686 mutex_unlock(&rdev->pm.mutex);
687
688 radeon_pm_compute_clocks(rdev);
da321c8a
AD		 689}
690
691static struct radeon_ps *radeon_dpm_pick_power_state(struct radeon_device *rdev,
692 enum radeon_pm_state_type dpm_state)
693{
694 int i;
695 struct radeon_ps *ps;
696 u32 ui_class;
48783069
AD		 697 bool single_display = (rdev->pm.dpm.new_active_crtc_count < 2) ?
698 true : false;
699
700 /* check if the vblank period is too short to adjust the mclk */
701 if (single_display && rdev->asic->dpm.vblank_too_short) {
702 if (radeon_dpm_vblank_too_short(rdev))
703 single_display = false;
704 }
da321c8a 705
edcaa5b1
AD		 706 /* certain older asics have a separare 3D performance state,
707 * so try that first if the user selected performance
708 */
709 if (dpm_state == POWER_STATE_TYPE_PERFORMANCE)
710 dpm_state = POWER_STATE_TYPE_INTERNAL_3DPERF;
da321c8a
AD		 711 /* balanced states don't exist at the moment */
712 if (dpm_state == POWER_STATE_TYPE_BALANCED)
713 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
714
edcaa5b1 715restart_search:
da321c8a
AD		 716 /* Pick the best power state based on current conditions */
717 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
718 ps = &rdev->pm.dpm.ps[i];
719 ui_class = ps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK;
720 switch (dpm_state) {
721 /* user states */
722 case POWER_STATE_TYPE_BATTERY:
723 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_BATTERY) {
724 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 725 if (single_display)
da321c8a
AD		 726 return ps;
727 } else
728 return ps;
729 }
730 break;
731 case POWER_STATE_TYPE_BALANCED:
732 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_BALANCED) {
733 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 734 if (single_display)
da321c8a
AD		 735 return ps;
736 } else
737 return ps;
738 }
739 break;
740 case POWER_STATE_TYPE_PERFORMANCE:
741 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE) {
742 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 743 if (single_display)
da321c8a
AD		 744 return ps;
745 } else
746 return ps;
747 }
748 break;
749 /* internal states */
750 case POWER_STATE_TYPE_INTERNAL_UVD:
d4d3278c
AD		 751 if (rdev->pm.dpm.uvd_ps)
752 return rdev->pm.dpm.uvd_ps;
753 else
754 break;
da321c8a
AD		 755 case POWER_STATE_TYPE_INTERNAL_UVD_SD:
756 if (ps->class & ATOM_PPLIB_CLASSIFICATION_SDSTATE)
757 return ps;
758 break;
759 case POWER_STATE_TYPE_INTERNAL_UVD_HD:
760 if (ps->class & ATOM_PPLIB_CLASSIFICATION_HDSTATE)
761 return ps;
762 break;
763 case POWER_STATE_TYPE_INTERNAL_UVD_HD2:
764 if (ps->class & ATOM_PPLIB_CLASSIFICATION_HD2STATE)
765 return ps;
766 break;
767 case POWER_STATE_TYPE_INTERNAL_UVD_MVC:
768 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_MVC)
769 return ps;
770 break;
771 case POWER_STATE_TYPE_INTERNAL_BOOT:
772 return rdev->pm.dpm.boot_ps;
773 case POWER_STATE_TYPE_INTERNAL_THERMAL:
774 if (ps->class & ATOM_PPLIB_CLASSIFICATION_THERMAL)
775 return ps;
776 break;
777 case POWER_STATE_TYPE_INTERNAL_ACPI:
778 if (ps->class & ATOM_PPLIB_CLASSIFICATION_ACPI)
779 return ps;
780 break;
781 case POWER_STATE_TYPE_INTERNAL_ULV:
782 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV)
783 return ps;
784 break;
edcaa5b1
AD		 785 case POWER_STATE_TYPE_INTERNAL_3DPERF:
786 if (ps->class & ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE)
787 return ps;
788 break;
da321c8a
AD		 789 default:
790 break;
791 }
792 }
793 /* use a fallback state if we didn't match */
794 switch (dpm_state) {
795 case POWER_STATE_TYPE_INTERNAL_UVD_SD:
ce3537d5
AD		 796 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
797 goto restart_search;
da321c8a
AD		 798 case POWER_STATE_TYPE_INTERNAL_UVD_HD:
799 case POWER_STATE_TYPE_INTERNAL_UVD_HD2:
800 case POWER_STATE_TYPE_INTERNAL_UVD_MVC:
d4d3278c
AD		 801 if (rdev->pm.dpm.uvd_ps) {
802 return rdev->pm.dpm.uvd_ps;
803 } else {
804 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
805 goto restart_search;
806 }
da321c8a
AD		 807 case POWER_STATE_TYPE_INTERNAL_THERMAL:
808 dpm_state = POWER_STATE_TYPE_INTERNAL_ACPI;
809 goto restart_search;
810 case POWER_STATE_TYPE_INTERNAL_ACPI:
811 dpm_state = POWER_STATE_TYPE_BATTERY;
812 goto restart_search;
813 case POWER_STATE_TYPE_BATTERY:
edcaa5b1
AD		 814 case POWER_STATE_TYPE_BALANCED:
815 case POWER_STATE_TYPE_INTERNAL_3DPERF:
da321c8a
AD		 816 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
817 goto restart_search;
818 default:
819 break;
820 }
821
822 return NULL;
823}
824
825static void radeon_dpm_change_power_state_locked(struct radeon_device *rdev)
826{
827 int i;
828 struct radeon_ps *ps;
829 enum radeon_pm_state_type dpm_state;
84dd1928 830 int ret;
da321c8a
AD		 831
832 /* if dpm init failed */
833 if (!rdev->pm.dpm_enabled)
834 return;
835
836 if (rdev->pm.dpm.user_state != rdev->pm.dpm.state) {
837 /* add other state override checks here */
8a227555
AD		 838 if ((!rdev->pm.dpm.thermal_active) &&
839 (!rdev->pm.dpm.uvd_active))
da321c8a
AD		 840 rdev->pm.dpm.state = rdev->pm.dpm.user_state;
841 }
842 dpm_state = rdev->pm.dpm.state;
843
844 ps = radeon_dpm_pick_power_state(rdev, dpm_state);
845 if (ps)
89c9bc56 846 rdev->pm.dpm.requested_ps = ps;
da321c8a
AD		 847 else
848 return;
849
d22b7e40 850 /* no need to reprogram if nothing changed unless we are on BTC+ */
da321c8a 851 if (rdev->pm.dpm.current_ps == rdev->pm.dpm.requested_ps) {
d22b7e40
AD		 852 if ((rdev->family < CHIP_BARTS) || (rdev->flags & RADEON_IS_IGP)) {
853 /* for pre-BTC and APUs if the num crtcs changed but state is the same,
854 * all we need to do is update the display configuration.
855 */
856 if (rdev->pm.dpm.new_active_crtcs != rdev->pm.dpm.current_active_crtcs) {
857 /* update display watermarks based on new power state */
858 radeon_bandwidth_update(rdev);
859 /* update displays */
860 radeon_dpm_display_configuration_changed(rdev);
861 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
862 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
863 }
864 return;
865 } else {
866 /* for BTC+ if the num crtcs hasn't changed and state is the same,
867 * nothing to do, if the num crtcs is > 1 and state is the same,
868 * update display configuration.
869 */
870 if (rdev->pm.dpm.new_active_crtcs ==
871 rdev->pm.dpm.current_active_crtcs) {
872 return;
873 } else {
874 if ((rdev->pm.dpm.current_active_crtc_count > 1) &&
875 (rdev->pm.dpm.new_active_crtc_count > 1)) {
876 /* update display watermarks based on new power state */
877 radeon_bandwidth_update(rdev);
878 /* update displays */
879 radeon_dpm_display_configuration_changed(rdev);
880 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
881 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
882 return;
883 }
884 }
da321c8a 885 }
da321c8a
AD		 886 }
887
033a37df
AD		 888 if (radeon_dpm == 1) {
889 printk("switching from power state:\n");
890 radeon_dpm_print_power_state(rdev, rdev->pm.dpm.current_ps);
891 printk("switching to power state:\n");
892 radeon_dpm_print_power_state(rdev, rdev->pm.dpm.requested_ps);
893 }
da321c8a
AD		 894 mutex_lock(&rdev->ddev->struct_mutex);
895 down_write(&rdev->pm.mclk_lock);
896 mutex_lock(&rdev->ring_lock);
897
89c9bc56
AD		 898 ret = radeon_dpm_pre_set_power_state(rdev);
899 if (ret)
900 goto done;
84dd1928 901
da321c8a
AD		 902 /* update display watermarks based on new power state */
903 radeon_bandwidth_update(rdev);
904 /* update displays */
905 radeon_dpm_display_configuration_changed(rdev);
906
907 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
908 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
909
910 /* wait for the rings to drain */
911 for (i = 0; i < RADEON_NUM_RINGS; i++) {
912 struct radeon_ring *ring = &rdev->ring[i];
913 if (ring->ready)
914 radeon_fence_wait_empty_locked(rdev, i);
915 }
916
917 /* program the new power state */
918 radeon_dpm_set_power_state(rdev);
919
920 /* update current power state */
921 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps;
922
89c9bc56 923 radeon_dpm_post_set_power_state(rdev);
84dd1928 924
1cd8b21a
AD		 925 if (rdev->asic->dpm.force_performance_level) {
926 if (rdev->pm.dpm.thermal_active)
927 /* force low perf level for thermal */
928 radeon_dpm_force_performance_level(rdev, RADEON_DPM_FORCED_LEVEL_LOW);
929 else
930 /* otherwise, enable auto */
931 radeon_dpm_force_performance_level(rdev, RADEON_DPM_FORCED_LEVEL_AUTO);
60320347
AD		 932 }
933
84dd1928 934done:
da321c8a
AD		 935 mutex_unlock(&rdev->ring_lock);
936 up_write(&rdev->pm.mclk_lock);
937 mutex_unlock(&rdev->ddev->struct_mutex);
938}
939
ce3537d5
AD		 940void radeon_dpm_enable_uvd(struct radeon_device *rdev, bool enable)
941{
942 enum radeon_pm_state_type dpm_state;
943
9e9d9762 944 if (rdev->asic->dpm.powergate_uvd) {
ce3537d5 945 mutex_lock(&rdev->pm.mutex);
9e9d9762
AD		 946 /* enable/disable UVD */
947 radeon_dpm_powergate_uvd(rdev, !enable);
ce3537d5
AD		 948 mutex_unlock(&rdev->pm.mutex);
949 } else {
9e9d9762
AD		 950 if (enable) {
951 mutex_lock(&rdev->pm.mutex);
952 rdev->pm.dpm.uvd_active = true;
953 if ((rdev->pm.dpm.sd == 1) && (rdev->pm.dpm.hd == 0))
954 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_SD;
955 else if ((rdev->pm.dpm.sd == 2) && (rdev->pm.dpm.hd == 0))
956 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
957 else if ((rdev->pm.dpm.sd == 0) && (rdev->pm.dpm.hd == 1))
958 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
959 else if ((rdev->pm.dpm.sd == 0) && (rdev->pm.dpm.hd == 2))
960 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD2;
961 else
962 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD;
963 rdev->pm.dpm.state = dpm_state;
964 mutex_unlock(&rdev->pm.mutex);
965 } else {
966 mutex_lock(&rdev->pm.mutex);
967 rdev->pm.dpm.uvd_active = false;
968 mutex_unlock(&rdev->pm.mutex);
969 }
ce3537d5 970
9e9d9762
AD		 971 radeon_pm_compute_clocks(rdev);
972 }
ce3537d5
AD		 973}
974
da321c8a 975static void radeon_pm_suspend_old(struct radeon_device *rdev)
56278a8e 976{
ce8f5370 977 mutex_lock(&rdev->pm.mutex);
3f53eb6f 978 if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
3f53eb6f
RW		 979 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE)
980 rdev->pm.dynpm_state = DYNPM_STATE_SUSPENDED;
3f53eb6f 981 }
ce8f5370 982 mutex_unlock(&rdev->pm.mutex);
32c87fca
TH		 983
984 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
56278a8e
AD		 985}
986
da321c8a
AD		 987static void radeon_pm_suspend_dpm(struct radeon_device *rdev)
988{
989 mutex_lock(&rdev->pm.mutex);
990 /* disable dpm */
991 radeon_dpm_disable(rdev);
992 /* reset the power state */
993 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
994 rdev->pm.dpm_enabled = false;
995 mutex_unlock(&rdev->pm.mutex);
996}
997
998void radeon_pm_suspend(struct radeon_device *rdev)
999{
1000 if (rdev->pm.pm_method == PM_METHOD_DPM)
1001 radeon_pm_suspend_dpm(rdev);
1002 else
1003 radeon_pm_suspend_old(rdev);
1004}
1005
1006static void radeon_pm_resume_old(struct radeon_device *rdev)
d0d6cb81 1007{
ed18a360 1008 /* set up the default clocks if the MC ucode is loaded */
2e3b3b10 1009 if ((rdev->family >= CHIP_BARTS) &&
36099186 1010 (rdev->family <= CHIP_CAYMAN) &&
2e3b3b10 1011 rdev->mc_fw) {
ed18a360 1012 if (rdev->pm.default_vddc)
8a83ec5e
AD		 1013 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1014 SET_VOLTAGE_TYPE_ASIC_VDDC);
2feea49a
AD		 1015 if (rdev->pm.default_vddci)
1016 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1017 SET_VOLTAGE_TYPE_ASIC_VDDCI);
ed18a360
AD		 1018 if (rdev->pm.default_sclk)
1019 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1020 if (rdev->pm.default_mclk)
1021 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1022 }
f8ed8b4c
AD		 1023 /* asic init will reset the default power state */
1024 mutex_lock(&rdev->pm.mutex);
1025 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
1026 rdev->pm.current_clock_mode_index = 0;
9ace9f7b
AD		 1027 rdev->pm.current_sclk = rdev->pm.default_sclk;
1028 rdev->pm.current_mclk = rdev->pm.default_mclk;
4d60173f 1029 rdev->pm.current_vddc = rdev->pm.power_state[rdev->pm.default_power_state_index].clock_info[0].voltage.voltage;
2feea49a 1030 rdev->pm.current_vddci = rdev->pm.power_state[rdev->pm.default_power_state_index].clock_info[0].voltage.vddci;
3f53eb6f
RW		 1031 if (rdev->pm.pm_method == PM_METHOD_DYNPM
1032 && rdev->pm.dynpm_state == DYNPM_STATE_SUSPENDED) {
1033 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
32c87fca
TH		 1034 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1035 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
3f53eb6f 1036 }
f8ed8b4c 1037 mutex_unlock(&rdev->pm.mutex);
ce8f5370 1038 radeon_pm_compute_clocks(rdev);
d0d6cb81
RM		 1039}
1040
da321c8a
AD		 1041static void radeon_pm_resume_dpm(struct radeon_device *rdev)
1042{
1043 int ret;
1044
1045 /* asic init will reset to the boot state */
1046 mutex_lock(&rdev->pm.mutex);
1047 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
1048 radeon_dpm_setup_asic(rdev);
1049 ret = radeon_dpm_enable(rdev);
1050 mutex_unlock(&rdev->pm.mutex);
1051 if (ret) {
1052 DRM_ERROR("radeon: dpm resume failed\n");
1053 if ((rdev->family >= CHIP_BARTS) &&
36099186 1054 (rdev->family <= CHIP_CAYMAN) &&
da321c8a
AD		 1055 rdev->mc_fw) {
1056 if (rdev->pm.default_vddc)
1057 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1058 SET_VOLTAGE_TYPE_ASIC_VDDC);
1059 if (rdev->pm.default_vddci)
1060 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1061 SET_VOLTAGE_TYPE_ASIC_VDDCI);
1062 if (rdev->pm.default_sclk)
1063 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1064 if (rdev->pm.default_mclk)
1065 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1066 }
1067 } else {
1068 rdev->pm.dpm_enabled = true;
1069 radeon_pm_compute_clocks(rdev);
1070 }
1071}
1072
1073void radeon_pm_resume(struct radeon_device *rdev)
1074{
1075 if (rdev->pm.pm_method == PM_METHOD_DPM)
1076 radeon_pm_resume_dpm(rdev);
1077 else
1078 radeon_pm_resume_old(rdev);
1079}
1080
1081static int radeon_pm_init_old(struct radeon_device *rdev)
7433874e 1082{
26481fb1 1083 int ret;
0d18abed 1084
f8ed8b4c 1085 rdev->pm.profile = PM_PROFILE_DEFAULT;
ce8f5370
AD		 1086 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
1087 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1088 rdev->pm.dynpm_can_upclock = true;
1089 rdev->pm.dynpm_can_downclock = true;
9ace9f7b
AD		 1090 rdev->pm.default_sclk = rdev->clock.default_sclk;
1091 rdev->pm.default_mclk = rdev->clock.default_mclk;
f8ed8b4c
AD		 1092 rdev->pm.current_sclk = rdev->clock.default_sclk;
1093 rdev->pm.current_mclk = rdev->clock.default_mclk;
21a8122a 1094 rdev->pm.int_thermal_type = THERMAL_TYPE_NONE;
c913e23a 1095
56278a8e
AD		 1096 if (rdev->bios) {
1097 if (rdev->is_atom_bios)
1098 radeon_atombios_get_power_modes(rdev);
1099 else
1100 radeon_combios_get_power_modes(rdev);
f712d0c7 1101 radeon_pm_print_states(rdev);
ce8f5370 1102 radeon_pm_init_profile(rdev);
ed18a360 1103 /* set up the default clocks if the MC ucode is loaded */
2e3b3b10 1104 if ((rdev->family >= CHIP_BARTS) &&
36099186 1105 (rdev->family <= CHIP_CAYMAN) &&
2e3b3b10 1106 rdev->mc_fw) {
ed18a360 1107 if (rdev->pm.default_vddc)
8a83ec5e
AD		 1108 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1109 SET_VOLTAGE_TYPE_ASIC_VDDC);
4639dd21
AD		 1110 if (rdev->pm.default_vddci)
1111 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1112 SET_VOLTAGE_TYPE_ASIC_VDDCI);
ed18a360
AD		 1113 if (rdev->pm.default_sclk)
1114 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1115 if (rdev->pm.default_mclk)
1116 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1117 }
56278a8e
AD		 1118 }
1119
21a8122a 1120 /* set up the internal thermal sensor if applicable */
0d18abed
DC		 1121 ret = radeon_hwmon_init(rdev);
1122 if (ret)
1123 return ret;
32c87fca
TH		 1124
1125 INIT_DELAYED_WORK(&rdev->pm.dynpm_idle_work, radeon_dynpm_idle_work_handler);
1126
ce8f5370 1127 if (rdev->pm.num_power_states > 1) {
ce8f5370 1128 /* where's the best place to put these? */
26481fb1
DA		 1129 ret = device_create_file(rdev->dev, &dev_attr_power_profile);
1130 if (ret)
1131 DRM_ERROR("failed to create device file for power profile\n");
1132 ret = device_create_file(rdev->dev, &dev_attr_power_method);
1133 if (ret)
1134 DRM_ERROR("failed to create device file for power method\n");
a424816f 1135
ce8f5370
AD		 1136 if (radeon_debugfs_pm_init(rdev)) {
1137 DRM_ERROR("Failed to register debugfs file for PM!\n");
1138 }
c913e23a 1139
ce8f5370
AD		 1140 DRM_INFO("radeon: power management initialized\n");
1141 }
c913e23a 1142
7433874e
RM		 1143 return 0;
1144}
1145
da321c8a
AD		 1146static void radeon_dpm_print_power_states(struct radeon_device *rdev)
1147{
1148 int i;
1149
1150 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
1151 printk("== power state %d ==\n", i);
1152 radeon_dpm_print_power_state(rdev, &rdev->pm.dpm.ps[i]);
1153 }
1154}
1155
1156static int radeon_pm_init_dpm(struct radeon_device *rdev)
1157{
1158 int ret;
1159
1cd8b21a 1160 /* default to balanced state */
edcaa5b1
AD		 1161 rdev->pm.dpm.state = POWER_STATE_TYPE_BALANCED;
1162 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BALANCED;
1cd8b21a 1163 rdev->pm.dpm.forced_level = RADEON_DPM_FORCED_LEVEL_AUTO;
da321c8a
AD		 1164 rdev->pm.default_sclk = rdev->clock.default_sclk;
1165 rdev->pm.default_mclk = rdev->clock.default_mclk;
1166 rdev->pm.current_sclk = rdev->clock.default_sclk;
1167 rdev->pm.current_mclk = rdev->clock.default_mclk;
1168 rdev->pm.int_thermal_type = THERMAL_TYPE_NONE;
1169
1170 if (rdev->bios && rdev->is_atom_bios)
1171 radeon_atombios_get_power_modes(rdev);
1172 else
1173 return -EINVAL;
1174
1175 /* set up the internal thermal sensor if applicable */
1176 ret = radeon_hwmon_init(rdev);
1177 if (ret)
1178 return ret;
1179
1180 INIT_WORK(&rdev->pm.dpm.thermal.work, radeon_dpm_thermal_work_handler);
1181 mutex_lock(&rdev->pm.mutex);
1182 radeon_dpm_init(rdev);
1183 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
033a37df
AD		 1184 if (radeon_dpm == 1)
1185 radeon_dpm_print_power_states(rdev);
da321c8a
AD		 1186 radeon_dpm_setup_asic(rdev);
1187 ret = radeon_dpm_enable(rdev);
1188 mutex_unlock(&rdev->pm.mutex);
1189 if (ret) {
1190 rdev->pm.dpm_enabled = false;
1191 if ((rdev->family >= CHIP_BARTS) &&
36099186 1192 (rdev->family <= CHIP_CAYMAN) &&
da321c8a
AD		 1193 rdev->mc_fw) {
1194 if (rdev->pm.default_vddc)
1195 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1196 SET_VOLTAGE_TYPE_ASIC_VDDC);
1197 if (rdev->pm.default_vddci)
1198 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1199 SET_VOLTAGE_TYPE_ASIC_VDDCI);
1200 if (rdev->pm.default_sclk)
1201 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1202 if (rdev->pm.default_mclk)
1203 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1204 }
1205 DRM_ERROR("radeon: dpm initialization failed\n");
1206 return ret;
1207 }
1208 rdev->pm.dpm_enabled = true;
1209 radeon_pm_compute_clocks(rdev);
1210
1211 if (rdev->pm.num_power_states > 1) {
1212 ret = device_create_file(rdev->dev, &dev_attr_power_dpm_state);
70d01a5e
AD		 1213 if (ret)
1214 DRM_ERROR("failed to create device file for dpm state\n");
1215 ret = device_create_file(rdev->dev, &dev_attr_power_dpm_force_performance_level);
da321c8a
AD		 1216 if (ret)
1217 DRM_ERROR("failed to create device file for dpm state\n");
1218 /* XXX: these are noops for dpm but are here for backwards compat */
1219 ret = device_create_file(rdev->dev, &dev_attr_power_profile);
1220 if (ret)
1221 DRM_ERROR("failed to create device file for power profile\n");
1222 ret = device_create_file(rdev->dev, &dev_attr_power_method);
1223 if (ret)
1224 DRM_ERROR("failed to create device file for power method\n");
1316b792
AD		 1225
1226 if (radeon_debugfs_pm_init(rdev)) {
1227 DRM_ERROR("Failed to register debugfs file for dpm!\n");
1228 }
1229
da321c8a
AD		 1230 DRM_INFO("radeon: dpm initialized\n");
1231 }
1232
1233 return 0;
1234}
1235
1236int radeon_pm_init(struct radeon_device *rdev)
1237{
1238 /* enable dpm on rv6xx+ */
1239 switch (rdev->family) {
4a6369e9
AD		 1240 case CHIP_RV610:
1241 case CHIP_RV630:
1242 case CHIP_RV620:
1243 case CHIP_RV635:
1244 case CHIP_RV670:
9d67006e
AD		 1245 case CHIP_RS780:
1246 case CHIP_RS880:
69e0b57a 1247 case CHIP_CAYMAN:
d70229f7 1248 case CHIP_ARUBA:
cc8dbbb4 1249 case CHIP_BONAIRE:
41a524ab
AD		 1250 case CHIP_KABINI:
1251 case CHIP_KAVERI:
8a53fa23 1252 /* DPM requires the RLC, RV770+ dGPU requires SMC */
761bfb99
AD		 1253 if (!rdev->rlc_fw)
1254 rdev->pm.pm_method = PM_METHOD_PROFILE;
8a53fa23
AD		 1255 else if ((rdev->family >= CHIP_RV770) &&
1256 (!(rdev->flags & RADEON_IS_IGP)) &&
1257 (!rdev->smc_fw))
1258 rdev->pm.pm_method = PM_METHOD_PROFILE;
761bfb99 1259 else if (radeon_dpm == 1)
9d67006e
AD		 1260 rdev->pm.pm_method = PM_METHOD_DPM;
1261 else
1262 rdev->pm.pm_method = PM_METHOD_PROFILE;
1263 break;
ab70b1dd
AD		 1264 case CHIP_RV770:
1265 case CHIP_RV730:
1266 case CHIP_RV710:
1267 case CHIP_RV740:
59f7a2f2
AD		 1268 case CHIP_CEDAR:
1269 case CHIP_REDWOOD:
1270 case CHIP_JUNIPER:
1271 case CHIP_CYPRESS:
1272 case CHIP_HEMLOCK:
5a16f761
AD		 1273 case CHIP_PALM:
1274 case CHIP_SUMO:
1275 case CHIP_SUMO2:
56684ec5
AD		 1276 case CHIP_BARTS:
1277 case CHIP_TURKS:
1278 case CHIP_CAICOS:
68bc7785
AD		 1279 case CHIP_TAHITI:
1280 case CHIP_PITCAIRN:
1281 case CHIP_VERDE:
1282 case CHIP_OLAND:
1283 case CHIP_HAINAN:
5a16f761
AD		 1284 /* DPM requires the RLC, RV770+ dGPU requires SMC */
1285 if (!rdev->rlc_fw)
1286 rdev->pm.pm_method = PM_METHOD_PROFILE;
1287 else if ((rdev->family >= CHIP_RV770) &&
1288 (!(rdev->flags & RADEON_IS_IGP)) &&
1289 (!rdev->smc_fw))
1290 rdev->pm.pm_method = PM_METHOD_PROFILE;
1291 else if (radeon_dpm == 0)
1292 rdev->pm.pm_method = PM_METHOD_PROFILE;
1293 else
1294 rdev->pm.pm_method = PM_METHOD_DPM;
1295 break;
da321c8a
AD		 1296 default:
1297 /* default to profile method */
1298 rdev->pm.pm_method = PM_METHOD_PROFILE;
1299 break;
1300 }
1301
1302 if (rdev->pm.pm_method == PM_METHOD_DPM)
1303 return radeon_pm_init_dpm(rdev);
1304 else
1305 return radeon_pm_init_old(rdev);
1306}
1307
1308static void radeon_pm_fini_old(struct radeon_device *rdev)
29fb52ca 1309{
ce8f5370 1310 if (rdev->pm.num_power_states > 1) {
a424816f 1311 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 1312 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
1313 rdev->pm.profile = PM_PROFILE_DEFAULT;
1314 radeon_pm_update_profile(rdev);
1315 radeon_pm_set_clocks(rdev);
1316 } else if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
ce8f5370
AD		 1317 /* reset default clocks */
1318 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
1319 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
1320 radeon_pm_set_clocks(rdev);
1321 }
a424816f 1322 mutex_unlock(&rdev->pm.mutex);
32c87fca
TH		 1323
1324 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
58e21dff 1325
ce8f5370
AD		 1326 device_remove_file(rdev->dev, &dev_attr_power_profile);
1327 device_remove_file(rdev->dev, &dev_attr_power_method);
ce8f5370 1328 }
a424816f 1329
0975b162
AD		 1330 if (rdev->pm.power_state)
1331 kfree(rdev->pm.power_state);
1332
21a8122a 1333 radeon_hwmon_fini(rdev);
29fb52ca
AD		 1334}
1335
da321c8a
AD		 1336static void radeon_pm_fini_dpm(struct radeon_device *rdev)
1337{
1338 if (rdev->pm.num_power_states > 1) {
1339 mutex_lock(&rdev->pm.mutex);
1340 radeon_dpm_disable(rdev);
1341 mutex_unlock(&rdev->pm.mutex);
1342
1343 device_remove_file(rdev->dev, &dev_attr_power_dpm_state);
70d01a5e 1344 device_remove_file(rdev->dev, &dev_attr_power_dpm_force_performance_level);
da321c8a
AD		 1345 /* XXX backwards compat */
1346 device_remove_file(rdev->dev, &dev_attr_power_profile);
1347 device_remove_file(rdev->dev, &dev_attr_power_method);
1348 }
1349 radeon_dpm_fini(rdev);
1350
1351 if (rdev->pm.power_state)
1352 kfree(rdev->pm.power_state);
1353
1354 radeon_hwmon_fini(rdev);
1355}
1356
1357void radeon_pm_fini(struct radeon_device *rdev)
1358{
1359 if (rdev->pm.pm_method == PM_METHOD_DPM)
1360 radeon_pm_fini_dpm(rdev);
1361 else
1362 radeon_pm_fini_old(rdev);
1363}
1364
1365static void radeon_pm_compute_clocks_old(struct radeon_device *rdev)
c913e23a
RM		 1366{
1367 struct drm_device *ddev = rdev->ddev;
a48b9b4e 1368 struct drm_crtc *crtc;
c913e23a 1369 struct radeon_crtc *radeon_crtc;
c913e23a 1370
ce8f5370
AD		 1371 if (rdev->pm.num_power_states < 2)
1372 return;
1373
c913e23a
RM		 1374 mutex_lock(&rdev->pm.mutex);
1375
1376 rdev->pm.active_crtcs = 0;
a48b9b4e
AD		 1377 rdev->pm.active_crtc_count = 0;
1378 list_for_each_entry(crtc,
1379 &ddev->mode_config.crtc_list, head) {
1380 radeon_crtc = to_radeon_crtc(crtc);
1381 if (radeon_crtc->enabled) {
c913e23a 1382 rdev->pm.active_crtcs |= (1 << radeon_crtc->crtc_id);
a48b9b4e 1383 rdev->pm.active_crtc_count++;
c913e23a
RM		 1384 }
1385 }
1386
ce8f5370
AD		 1387 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
1388 radeon_pm_update_profile(rdev);
1389 radeon_pm_set_clocks(rdev);
1390 } else if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
1391 if (rdev->pm.dynpm_state != DYNPM_STATE_DISABLED) {
1392 if (rdev->pm.active_crtc_count > 1) {
1393 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE) {
1394 cancel_delayed_work(&rdev->pm.dynpm_idle_work);
1395
1396 rdev->pm.dynpm_state = DYNPM_STATE_PAUSED;
1397 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
1398 radeon_pm_get_dynpm_state(rdev);
1399 radeon_pm_set_clocks(rdev);
1400
d9fdaafb 1401 DRM_DEBUG_DRIVER("radeon: dynamic power management deactivated\n");
ce8f5370
AD		 1402 }
1403 } else if (rdev->pm.active_crtc_count == 1) {
1404 /* TODO: Increase clocks if needed for current mode */
1405
1406 if (rdev->pm.dynpm_state == DYNPM_STATE_MINIMUM) {
1407 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
1408 rdev->pm.dynpm_planned_action = DYNPM_ACTION_UPCLOCK;
1409 radeon_pm_get_dynpm_state(rdev);
1410 radeon_pm_set_clocks(rdev);
1411
32c87fca
TH		 1412 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1413 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
ce8f5370
AD		 1414 } else if (rdev->pm.dynpm_state == DYNPM_STATE_PAUSED) {
1415 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
32c87fca
TH		 1416 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1417 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
d9fdaafb 1418 DRM_DEBUG_DRIVER("radeon: dynamic power management activated\n");
ce8f5370
AD		 1419 }
1420 } else { /* count == 0 */
1421 if (rdev->pm.dynpm_state != DYNPM_STATE_MINIMUM) {
1422 cancel_delayed_work(&rdev->pm.dynpm_idle_work);
1423
1424 rdev->pm.dynpm_state = DYNPM_STATE_MINIMUM;
1425 rdev->pm.dynpm_planned_action = DYNPM_ACTION_MINIMUM;
1426 radeon_pm_get_dynpm_state(rdev);
1427 radeon_pm_set_clocks(rdev);
1428 }
1429 }
c913e23a 1430 }
c913e23a 1431 }
73a6d3fc
RM		 1432
1433 mutex_unlock(&rdev->pm.mutex);
c913e23a
RM		 1434}
1435
da321c8a
AD		 1436static void radeon_pm_compute_clocks_dpm(struct radeon_device *rdev)
1437{
1438 struct drm_device *ddev = rdev->ddev;
1439 struct drm_crtc *crtc;
1440 struct radeon_crtc *radeon_crtc;
1441
1442 mutex_lock(&rdev->pm.mutex);
1443
5ca302f7 1444 /* update active crtc counts */
da321c8a
AD		 1445 rdev->pm.dpm.new_active_crtcs = 0;
1446 rdev->pm.dpm.new_active_crtc_count = 0;
1447 list_for_each_entry(crtc,
1448 &ddev->mode_config.crtc_list, head) {
1449 radeon_crtc = to_radeon_crtc(crtc);
1450 if (crtc->enabled) {
1451 rdev->pm.dpm.new_active_crtcs |= (1 << radeon_crtc->crtc_id);
1452 rdev->pm.dpm.new_active_crtc_count++;
1453 }
1454 }
1455
5ca302f7
AD		 1456 /* update battery/ac status */
1457 if (power_supply_is_system_supplied() > 0)
1458 rdev->pm.dpm.ac_power = true;
1459 else
1460 rdev->pm.dpm.ac_power = false;
1461
da321c8a
AD		 1462 radeon_dpm_change_power_state_locked(rdev);
1463
1464 mutex_unlock(&rdev->pm.mutex);
8a227555 1465
da321c8a
AD		 1466}
1467
1468void radeon_pm_compute_clocks(struct radeon_device *rdev)
1469{
1470 if (rdev->pm.pm_method == PM_METHOD_DPM)
1471 radeon_pm_compute_clocks_dpm(rdev);
1472 else
1473 radeon_pm_compute_clocks_old(rdev);
1474}
1475
ce8f5370 1476static bool radeon_pm_in_vbl(struct radeon_device *rdev)
f735261b 1477{
75fa0b08 1478 int crtc, vpos, hpos, vbl_status;
f735261b
DA		 1479 bool in_vbl = true;
1480
75fa0b08
MK		 1481 /* Iterate over all active crtc's. All crtc's must be in vblank,
1482 * otherwise return in_vbl == false.
1483 */
1484 for (crtc = 0; (crtc < rdev->num_crtc) && in_vbl; crtc++) {
1485 if (rdev->pm.active_crtcs & (1 << crtc)) {
f5a80209
MK		 1486 vbl_status = radeon_get_crtc_scanoutpos(rdev->ddev, crtc, &vpos, &hpos);
1487 if ((vbl_status & DRM_SCANOUTPOS_VALID) &&
1488 !(vbl_status & DRM_SCANOUTPOS_INVBL))
f735261b
DA		 1489 in_vbl = false;
1490 }
1491 }
f81f2024
MG		 1492
1493 return in_vbl;
1494}
1495
ce8f5370 1496static bool radeon_pm_debug_check_in_vbl(struct radeon_device *rdev, bool finish)
f81f2024
MG		 1497{
1498 u32 stat_crtc = 0;
1499 bool in_vbl = radeon_pm_in_vbl(rdev);
1500
f735261b 1501 if (in_vbl == false)
d9fdaafb 1502 DRM_DEBUG_DRIVER("not in vbl for pm change %08x at %s\n", stat_crtc,
bae6b562 1503 finish ? "exit" : "entry");
f735261b
DA		 1504 return in_vbl;
1505}
c913e23a 1506
ce8f5370 1507static void radeon_dynpm_idle_work_handler(struct work_struct *work)
c913e23a
RM		 1508{
1509 struct radeon_device *rdev;
d9932a32 1510 int resched;
c913e23a 1511 rdev = container_of(work, struct radeon_device,
ce8f5370 1512 pm.dynpm_idle_work.work);
c913e23a 1513
d9932a32 1514 resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev);
c913e23a 1515 mutex_lock(&rdev->pm.mutex);
ce8f5370 1516 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE) {
c913e23a 1517 int not_processed = 0;
7465280c
AD		 1518 int i;
1519
7465280c 1520 for (i = 0; i < RADEON_NUM_RINGS; ++i) {
0ec0612a
AD		 1521 struct radeon_ring *ring = &rdev->ring[i];
1522
1523 if (ring->ready) {
1524 not_processed += radeon_fence_count_emitted(rdev, i);
1525 if (not_processed >= 3)
1526 break;
1527 }
c913e23a 1528 }
c913e23a
RM		 1529
1530 if (not_processed >= 3) { /* should upclock */
ce8f5370
AD		 1531 if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_DOWNCLOCK) {
1532 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1533 } else if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_NONE &&
1534 rdev->pm.dynpm_can_upclock) {
1535 rdev->pm.dynpm_planned_action =
1536 DYNPM_ACTION_UPCLOCK;
1537 rdev->pm.dynpm_action_timeout = jiffies +
c913e23a
RM		 1538 msecs_to_jiffies(RADEON_RECLOCK_DELAY_MS);
1539 }
1540 } else if (not_processed == 0) { /* should downclock */
ce8f5370
AD		 1541 if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_UPCLOCK) {
1542 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1543 } else if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_NONE &&
1544 rdev->pm.dynpm_can_downclock) {
1545 rdev->pm.dynpm_planned_action =
1546 DYNPM_ACTION_DOWNCLOCK;
1547 rdev->pm.dynpm_action_timeout = jiffies +
c913e23a
RM		 1548 msecs_to_jiffies(RADEON_RECLOCK_DELAY_MS);
1549 }
1550 }
1551
d7311171
AD		 1552 /* Note, radeon_pm_set_clocks is called with static_switch set
1553 * to false since we want to wait for vbl to avoid flicker.
1554 */
ce8f5370
AD		 1555 if (rdev->pm.dynpm_planned_action != DYNPM_ACTION_NONE &&
1556 jiffies > rdev->pm.dynpm_action_timeout) {
1557 radeon_pm_get_dynpm_state(rdev);
1558 radeon_pm_set_clocks(rdev);
c913e23a 1559 }
3f53eb6f 1560
32c87fca
TH		 1561 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1562 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
c913e23a
RM		 1563 }
1564 mutex_unlock(&rdev->pm.mutex);
d9932a32 1565 ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched);
c913e23a
RM		 1566}
1567
7433874e
RM		 1568/*
1569 * Debugfs info
1570 */
1571#if defined(CONFIG_DEBUG_FS)
1572
1573static int radeon_debugfs_pm_info(struct seq_file *m, void *data)
1574{
1575 struct drm_info_node *node = (struct drm_info_node *) m->private;
1576 struct drm_device *dev = node->minor->dev;
1577 struct radeon_device *rdev = dev->dev_private;
1578
1316b792
AD		 1579 if (rdev->pm.dpm_enabled) {
1580 mutex_lock(&rdev->pm.mutex);
1581 if (rdev->asic->dpm.debugfs_print_current_performance_level)
1582 radeon_dpm_debugfs_print_current_performance_level(rdev, m);
1583 else
71375929 1584 seq_printf(m, "Debugfs support not implemented for this asic\n");
1316b792
AD		 1585 mutex_unlock(&rdev->pm.mutex);
1586 } else {
1587 seq_printf(m, "default engine clock: %u0 kHz\n", rdev->pm.default_sclk);
1588 /* radeon_get_engine_clock is not reliable on APUs so just print the current clock */
1589 if ((rdev->family >= CHIP_PALM) && (rdev->flags & RADEON_IS_IGP))
1590 seq_printf(m, "current engine clock: %u0 kHz\n", rdev->pm.current_sclk);
1591 else
1592 seq_printf(m, "current engine clock: %u0 kHz\n", radeon_get_engine_clock(rdev));
1593 seq_printf(m, "default memory clock: %u0 kHz\n", rdev->pm.default_mclk);
1594 if (rdev->asic->pm.get_memory_clock)
1595 seq_printf(m, "current memory clock: %u0 kHz\n", radeon_get_memory_clock(rdev));
1596 if (rdev->pm.current_vddc)
1597 seq_printf(m, "voltage: %u mV\n", rdev->pm.current_vddc);
1598 if (rdev->asic->pm.get_pcie_lanes)
1599 seq_printf(m, "PCIE lanes: %d\n", radeon_get_pcie_lanes(rdev));
1600 }
7433874e
RM		 1601
1602 return 0;
1603}
1604
1605static struct drm_info_list radeon_pm_info_list[] = {
1606 {"radeon_pm_info", radeon_debugfs_pm_info, 0, NULL},
1607};
1608#endif
1609
c913e23a 1610static int radeon_debugfs_pm_init(struct radeon_device *rdev)
7433874e
RM		 1611{
1612#if defined(CONFIG_DEBUG_FS)
1613 return radeon_debugfs_add_files(rdev, radeon_pm_info_list, ARRAY_SIZE(radeon_pm_info_list));
1614#else
1615 return 0;
1616#endif
1617}
Linux kernel - Deliverables
This page took 0.335574 seconds and 5 git commands to generate.