projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge 3.12-rc3 into char-misc-next
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_pm.c
CommitLineData
7433874e
RM		 1/*
2 * Permission is hereby granted, free of charge, to any person obtaining a
3 * copy of this software and associated documentation files (the "Software"),
4 * to deal in the Software without restriction, including without limitation
5 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
6 * and/or sell copies of the Software, and to permit persons to whom the
7 * Software is furnished to do so, subject to the following conditions:
8 *
9 * The above copyright notice and this permission notice shall be included in
10 * all copies or substantial portions of the Software.
11 *
12 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
13 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
14 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
15 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
16 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
17 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
18 * OTHER DEALINGS IN THE SOFTWARE.
19 *
20 * Authors: Rafał Miłecki <zajec5@gmail.com>
56278a8e 21 * Alex Deucher <alexdeucher@gmail.com>
7433874e 22 */
760285e7 23#include <drm/drmP.h>
7433874e 24#include "radeon.h"
f735261b 25#include "avivod.h"
8a83ec5e 26#include "atom.h"
ce8f5370 27#include <linux/power_supply.h>
21a8122a
AD		 28#include <linux/hwmon.h>
29#include <linux/hwmon-sysfs.h>
7433874e 30
c913e23a
RM		 31#define RADEON_IDLE_LOOP_MS 100
32#define RADEON_RECLOCK_DELAY_MS 200
73a6d3fc 33#define RADEON_WAIT_VBLANK_TIMEOUT 200
c913e23a 34
f712d0c7 35static const char *radeon_pm_state_type_name[5] = {
eb2c27a0 36 "",
f712d0c7
RM		 37 "Powersave",
38 "Battery",
39 "Balanced",
40 "Performance",
41};
42
ce8f5370 43static void radeon_dynpm_idle_work_handler(struct work_struct *work);
c913e23a 44static int radeon_debugfs_pm_init(struct radeon_device *rdev);
ce8f5370
AD		 45static bool radeon_pm_in_vbl(struct radeon_device *rdev);
46static bool radeon_pm_debug_check_in_vbl(struct radeon_device *rdev, bool finish);
47static void radeon_pm_update_profile(struct radeon_device *rdev);
48static void radeon_pm_set_clocks(struct radeon_device *rdev);
49
a4c9e2ee
AD		 50int radeon_pm_get_type_index(struct radeon_device *rdev,
51 enum radeon_pm_state_type ps_type,
52 int instance)
53{
54 int i;
55 int found_instance = -1;
56
57 for (i = 0; i < rdev->pm.num_power_states; i++) {
58 if (rdev->pm.power_state[i].type == ps_type) {
59 found_instance++;
60 if (found_instance == instance)
61 return i;
62 }
63 }
64 /* return default if no match */
65 return rdev->pm.default_power_state_index;
66}
67
c4917074 68void radeon_pm_acpi_event_handler(struct radeon_device *rdev)
ce8f5370 69{
1c71bda0
AD		 70 if ((rdev->pm.pm_method == PM_METHOD_DPM) && rdev->pm.dpm_enabled) {
71 mutex_lock(&rdev->pm.mutex);
72 if (power_supply_is_system_supplied() > 0)
73 rdev->pm.dpm.ac_power = true;
74 else
75 rdev->pm.dpm.ac_power = false;
76 if (rdev->asic->dpm.enable_bapm)
77 radeon_dpm_enable_bapm(rdev, rdev->pm.dpm.ac_power);
78 mutex_unlock(&rdev->pm.mutex);
79 } else if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
c4917074
AD		 80 if (rdev->pm.profile == PM_PROFILE_AUTO) {
81 mutex_lock(&rdev->pm.mutex);
82 radeon_pm_update_profile(rdev);
83 radeon_pm_set_clocks(rdev);
84 mutex_unlock(&rdev->pm.mutex);
ce8f5370
AD		 85 }
86 }
ce8f5370 87}
ce8f5370
AD		 88
89static void radeon_pm_update_profile(struct radeon_device *rdev)
90{
91 switch (rdev->pm.profile) {
92 case PM_PROFILE_DEFAULT:
93 rdev->pm.profile_index = PM_PROFILE_DEFAULT_IDX;
94 break;
95 case PM_PROFILE_AUTO:
96 if (power_supply_is_system_supplied() > 0) {
97 if (rdev->pm.active_crtc_count > 1)
98 rdev->pm.profile_index = PM_PROFILE_HIGH_MH_IDX;
99 else
100 rdev->pm.profile_index = PM_PROFILE_HIGH_SH_IDX;
101 } else {
102 if (rdev->pm.active_crtc_count > 1)
c9e75b21 103 rdev->pm.profile_index = PM_PROFILE_MID_MH_IDX;
ce8f5370 104 else
c9e75b21 105 rdev->pm.profile_index = PM_PROFILE_MID_SH_IDX;
ce8f5370
AD		 106 }
107 break;
108 case PM_PROFILE_LOW:
109 if (rdev->pm.active_crtc_count > 1)
110 rdev->pm.profile_index = PM_PROFILE_LOW_MH_IDX;
111 else
112 rdev->pm.profile_index = PM_PROFILE_LOW_SH_IDX;
113 break;
c9e75b21
AD		 114 case PM_PROFILE_MID:
115 if (rdev->pm.active_crtc_count > 1)
116 rdev->pm.profile_index = PM_PROFILE_MID_MH_IDX;
117 else
118 rdev->pm.profile_index = PM_PROFILE_MID_SH_IDX;
119 break;
ce8f5370
AD		 120 case PM_PROFILE_HIGH:
121 if (rdev->pm.active_crtc_count > 1)
122 rdev->pm.profile_index = PM_PROFILE_HIGH_MH_IDX;
123 else
124 rdev->pm.profile_index = PM_PROFILE_HIGH_SH_IDX;
125 break;
126 }
127
128 if (rdev->pm.active_crtc_count == 0) {
129 rdev->pm.requested_power_state_index =
130 rdev->pm.profiles[rdev->pm.profile_index].dpms_off_ps_idx;
131 rdev->pm.requested_clock_mode_index =
132 rdev->pm.profiles[rdev->pm.profile_index].dpms_off_cm_idx;
133 } else {
134 rdev->pm.requested_power_state_index =
135 rdev->pm.profiles[rdev->pm.profile_index].dpms_on_ps_idx;
136 rdev->pm.requested_clock_mode_index =
137 rdev->pm.profiles[rdev->pm.profile_index].dpms_on_cm_idx;
138 }
139}
c913e23a 140
5876dd24
MG		 141static void radeon_unmap_vram_bos(struct radeon_device *rdev)
142{
143 struct radeon_bo *bo, *n;
144
145 if (list_empty(&rdev->gem.objects))
146 return;
147
148 list_for_each_entry_safe(bo, n, &rdev->gem.objects, list) {
149 if (bo->tbo.mem.mem_type == TTM_PL_VRAM)
150 ttm_bo_unmap_virtual(&bo->tbo);
151 }
5876dd24
MG		 152}
153
ce8f5370 154static void radeon_sync_with_vblank(struct radeon_device *rdev)
a424816f 155{
ce8f5370
AD		 156 if (rdev->pm.active_crtcs) {
157 rdev->pm.vblank_sync = false;
158 wait_event_timeout(
159 rdev->irq.vblank_queue, rdev->pm.vblank_sync,
160 msecs_to_jiffies(RADEON_WAIT_VBLANK_TIMEOUT));
161 }
162}
163
164static void radeon_set_power_state(struct radeon_device *rdev)
165{
166 u32 sclk, mclk;
92645879 167 bool misc_after = false;
ce8f5370
AD		 168
169 if ((rdev->pm.requested_clock_mode_index == rdev->pm.current_clock_mode_index) &&
170 (rdev->pm.requested_power_state_index == rdev->pm.current_power_state_index))
171 return;
172
173 if (radeon_gui_idle(rdev)) {
174 sclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
175 clock_info[rdev->pm.requested_clock_mode_index].sclk;
9ace9f7b
AD		 176 if (sclk > rdev->pm.default_sclk)
177 sclk = rdev->pm.default_sclk;
ce8f5370 178
27810fb2
AD		 179 /* starting with BTC, there is one state that is used for both
180 * MH and SH. Difference is that we always use the high clock index for
7ae764b1 181 * mclk and vddci.
27810fb2
AD		 182 */
183 if ((rdev->pm.pm_method == PM_METHOD_PROFILE) &&
184 (rdev->family >= CHIP_BARTS) &&
185 rdev->pm.active_crtc_count &&
186 ((rdev->pm.profile_index == PM_PROFILE_MID_MH_IDX) ||
187 (rdev->pm.profile_index == PM_PROFILE_LOW_MH_IDX)))
188 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
189 clock_info[rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx].mclk;
190 else
191 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
192 clock_info[rdev->pm.requested_clock_mode_index].mclk;
193
9ace9f7b
AD		 194 if (mclk > rdev->pm.default_mclk)
195 mclk = rdev->pm.default_mclk;
ce8f5370 196
92645879
AD		 197 /* upvolt before raising clocks, downvolt after lowering clocks */
198 if (sclk < rdev->pm.current_sclk)
199 misc_after = true;
ce8f5370 200
92645879 201 radeon_sync_with_vblank(rdev);
ce8f5370 202
92645879 203 if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
ce8f5370
AD		 204 if (!radeon_pm_in_vbl(rdev))
205 return;
92645879 206 }
ce8f5370 207
92645879 208 radeon_pm_prepare(rdev);
ce8f5370 209
92645879
AD		 210 if (!misc_after)
211 /* voltage, pcie lanes, etc.*/
212 radeon_pm_misc(rdev);
213
214 /* set engine clock */
215 if (sclk != rdev->pm.current_sclk) {
216 radeon_pm_debug_check_in_vbl(rdev, false);
217 radeon_set_engine_clock(rdev, sclk);
218 radeon_pm_debug_check_in_vbl(rdev, true);
219 rdev->pm.current_sclk = sclk;
d9fdaafb 220 DRM_DEBUG_DRIVER("Setting: e: %d\n", sclk);
92645879
AD		 221 }
222
223 /* set memory clock */
798bcf73 224 if (rdev->asic->pm.set_memory_clock && (mclk != rdev->pm.current_mclk)) {
92645879
AD		 225 radeon_pm_debug_check_in_vbl(rdev, false);
226 radeon_set_memory_clock(rdev, mclk);
227 radeon_pm_debug_check_in_vbl(rdev, true);
228 rdev->pm.current_mclk = mclk;
d9fdaafb 229 DRM_DEBUG_DRIVER("Setting: m: %d\n", mclk);
ce8f5370 230 }
2aba631c 231
92645879
AD		 232 if (misc_after)
233 /* voltage, pcie lanes, etc.*/
234 radeon_pm_misc(rdev);
235
236 radeon_pm_finish(rdev);
237
ce8f5370
AD		 238 rdev->pm.current_power_state_index = rdev->pm.requested_power_state_index;
239 rdev->pm.current_clock_mode_index = rdev->pm.requested_clock_mode_index;
240 } else
d9fdaafb 241 DRM_DEBUG_DRIVER("pm: GUI not idle!!!\n");
ce8f5370
AD		 242}
243
244static void radeon_pm_set_clocks(struct radeon_device *rdev)
245{
5f8f635e 246 int i, r;
c37d230a 247
4e186b2d
AD		 248 /* no need to take locks, etc. if nothing's going to change */
249 if ((rdev->pm.requested_clock_mode_index == rdev->pm.current_clock_mode_index) &&
250 (rdev->pm.requested_power_state_index == rdev->pm.current_power_state_index))
251 return;
252
612e06ce 253 mutex_lock(&rdev->ddev->struct_mutex);
db7fce39 254 down_write(&rdev->pm.mclk_lock);
d6999bc7 255 mutex_lock(&rdev->ring_lock);
4f3218cb 256
95f5a3ac
AD		 257 /* wait for the rings to drain */
258 for (i = 0; i < RADEON_NUM_RINGS; i++) {
259 struct radeon_ring *ring = &rdev->ring[i];
5f8f635e
JG		 260 if (!ring->ready) {
261 continue;
262 }
263 r = radeon_fence_wait_empty_locked(rdev, i);
264 if (r) {
265 /* needs a GPU reset dont reset here */
266 mutex_unlock(&rdev->ring_lock);
267 up_write(&rdev->pm.mclk_lock);
268 mutex_unlock(&rdev->ddev->struct_mutex);
269 return;
270 }
4f3218cb 271 }
95f5a3ac 272
5876dd24
MG		 273 radeon_unmap_vram_bos(rdev);
274
ce8f5370 275 if (rdev->irq.installed) {
2aba631c
MG		 276 for (i = 0; i < rdev->num_crtc; i++) {
277 if (rdev->pm.active_crtcs & (1 << i)) {
278 rdev->pm.req_vblank |= (1 << i);
279 drm_vblank_get(rdev->ddev, i);
280 }
281 }
282 }
539d2418 283
ce8f5370 284 radeon_set_power_state(rdev);
2aba631c 285
ce8f5370 286 if (rdev->irq.installed) {
2aba631c
MG		 287 for (i = 0; i < rdev->num_crtc; i++) {
288 if (rdev->pm.req_vblank & (1 << i)) {
289 rdev->pm.req_vblank &= ~(1 << i);
290 drm_vblank_put(rdev->ddev, i);
291 }
292 }
293 }
5876dd24 294
a424816f
AD		 295 /* update display watermarks based on new power state */
296 radeon_update_bandwidth_info(rdev);
297 if (rdev->pm.active_crtc_count)
298 radeon_bandwidth_update(rdev);
299
ce8f5370 300 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
2aba631c 301
d6999bc7 302 mutex_unlock(&rdev->ring_lock);
db7fce39 303 up_write(&rdev->pm.mclk_lock);
612e06ce 304 mutex_unlock(&rdev->ddev->struct_mutex);
a424816f
AD		 305}
306
f712d0c7
RM		 307static void radeon_pm_print_states(struct radeon_device *rdev)
308{
309 int i, j;
310 struct radeon_power_state *power_state;
311 struct radeon_pm_clock_info *clock_info;
312
d9fdaafb 313 DRM_DEBUG_DRIVER("%d Power State(s)\n", rdev->pm.num_power_states);
f712d0c7
RM		 314 for (i = 0; i < rdev->pm.num_power_states; i++) {
315 power_state = &rdev->pm.power_state[i];
d9fdaafb 316 DRM_DEBUG_DRIVER("State %d: %s\n", i,
f712d0c7
RM		 317 radeon_pm_state_type_name[power_state->type]);
318 if (i == rdev->pm.default_power_state_index)
d9fdaafb 319 DRM_DEBUG_DRIVER("\tDefault");
f712d0c7 320 if ((rdev->flags & RADEON_IS_PCIE) && !(rdev->flags & RADEON_IS_IGP))
d9fdaafb 321 DRM_DEBUG_DRIVER("\t%d PCIE Lanes\n", power_state->pcie_lanes);
f712d0c7 322 if (power_state->flags & RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)
d9fdaafb
DA		 323 DRM_DEBUG_DRIVER("\tSingle display only\n");
324 DRM_DEBUG_DRIVER("\t%d Clock Mode(s)\n", power_state->num_clock_modes);
f712d0c7
RM		 325 for (j = 0; j < power_state->num_clock_modes; j++) {
326 clock_info = &(power_state->clock_info[j]);
327 if (rdev->flags & RADEON_IS_IGP)
eb2c27a0
AD		 328 DRM_DEBUG_DRIVER("\t\t%d e: %d\n",
329 j,
330 clock_info->sclk * 10);
f712d0c7 331 else
eb2c27a0
AD		 332 DRM_DEBUG_DRIVER("\t\t%d e: %d\tm: %d\tv: %d\n",
333 j,
334 clock_info->sclk * 10,
335 clock_info->mclk * 10,
336 clock_info->voltage.voltage);
f712d0c7
RM		 337 }
338 }
339}
340
ce8f5370
AD		 341static ssize_t radeon_get_pm_profile(struct device *dev,
342 struct device_attribute *attr,
343 char *buf)
a424816f 344{
3e4e2129 345 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 346 struct radeon_device *rdev = ddev->dev_private;
ce8f5370 347 int cp = rdev->pm.profile;
a424816f 348
ce8f5370
AD		 349 return snprintf(buf, PAGE_SIZE, "%s\n",
350 (cp == PM_PROFILE_AUTO) ? "auto" :
351 (cp == PM_PROFILE_LOW) ? "low" :
12e27be8 352 (cp == PM_PROFILE_MID) ? "mid" :
ce8f5370 353 (cp == PM_PROFILE_HIGH) ? "high" : "default");
a424816f
AD		 354}
355
ce8f5370
AD		 356static ssize_t radeon_set_pm_profile(struct device *dev,
357 struct device_attribute *attr,
358 const char *buf,
359 size_t count)
a424816f 360{
3e4e2129 361 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 362 struct radeon_device *rdev = ddev->dev_private;
a424816f
AD		 363
364 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 365 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
366 if (strncmp("default", buf, strlen("default")) == 0)
367 rdev->pm.profile = PM_PROFILE_DEFAULT;
368 else if (strncmp("auto", buf, strlen("auto")) == 0)
369 rdev->pm.profile = PM_PROFILE_AUTO;
370 else if (strncmp("low", buf, strlen("low")) == 0)
371 rdev->pm.profile = PM_PROFILE_LOW;
c9e75b21
AD		 372 else if (strncmp("mid", buf, strlen("mid")) == 0)
373 rdev->pm.profile = PM_PROFILE_MID;
ce8f5370
AD		 374 else if (strncmp("high", buf, strlen("high")) == 0)
375 rdev->pm.profile = PM_PROFILE_HIGH;
376 else {
1783e4bf 377 count = -EINVAL;
ce8f5370 378 goto fail;
a424816f 379 }
ce8f5370
AD		 380 radeon_pm_update_profile(rdev);
381 radeon_pm_set_clocks(rdev);
1783e4bf
TR		 382 } else
383 count = -EINVAL;
384
ce8f5370 385fail:
a424816f
AD		 386 mutex_unlock(&rdev->pm.mutex);
387
388 return count;
389}
390
ce8f5370
AD		 391static ssize_t radeon_get_pm_method(struct device *dev,
392 struct device_attribute *attr,
393 char *buf)
a424816f 394{
3e4e2129 395 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 396 struct radeon_device *rdev = ddev->dev_private;
ce8f5370 397 int pm = rdev->pm.pm_method;
a424816f
AD		 398
399 return snprintf(buf, PAGE_SIZE, "%s\n",
da321c8a
AD		 400 (pm == PM_METHOD_DYNPM) ? "dynpm" :
401 (pm == PM_METHOD_PROFILE) ? "profile" : "dpm");
a424816f
AD		 402}
403
ce8f5370
AD		 404static ssize_t radeon_set_pm_method(struct device *dev,
405 struct device_attribute *attr,
406 const char *buf,
407 size_t count)
a424816f 408{
3e4e2129 409 struct drm_device *ddev = dev_get_drvdata(dev);
a424816f 410 struct radeon_device *rdev = ddev->dev_private;
a424816f 411
da321c8a
AD		 412 /* we don't support the legacy modes with dpm */
413 if (rdev->pm.pm_method == PM_METHOD_DPM) {
414 count = -EINVAL;
415 goto fail;
416 }
ce8f5370
AD		 417
418 if (strncmp("dynpm", buf, strlen("dynpm")) == 0) {
a424816f 419 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 420 rdev->pm.pm_method = PM_METHOD_DYNPM;
421 rdev->pm.dynpm_state = DYNPM_STATE_PAUSED;
422 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
a424816f 423 mutex_unlock(&rdev->pm.mutex);
ce8f5370
AD		 424 } else if (strncmp("profile", buf, strlen("profile")) == 0) {
425 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 426 /* disable dynpm */
427 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
428 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
3f53eb6f 429 rdev->pm.pm_method = PM_METHOD_PROFILE;
ce8f5370 430 mutex_unlock(&rdev->pm.mutex);
32c87fca 431 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
ce8f5370 432 } else {
1783e4bf 433 count = -EINVAL;
ce8f5370
AD		 434 goto fail;
435 }
436 radeon_pm_compute_clocks(rdev);
437fail:
a424816f
AD		 438 return count;
439}
440
da321c8a
AD		 441static ssize_t radeon_get_dpm_state(struct device *dev,
442 struct device_attribute *attr,
443 char *buf)
444{
3e4e2129 445 struct drm_device *ddev = dev_get_drvdata(dev);
da321c8a
AD		 446 struct radeon_device *rdev = ddev->dev_private;
447 enum radeon_pm_state_type pm = rdev->pm.dpm.user_state;
448
449 return snprintf(buf, PAGE_SIZE, "%s\n",
450 (pm == POWER_STATE_TYPE_BATTERY) ? "battery" :
451 (pm == POWER_STATE_TYPE_BALANCED) ? "balanced" : "performance");
452}
453
454static ssize_t radeon_set_dpm_state(struct device *dev,
455 struct device_attribute *attr,
456 const char *buf,
457 size_t count)
458{
3e4e2129 459 struct drm_device *ddev = dev_get_drvdata(dev);
da321c8a
AD		 460 struct radeon_device *rdev = ddev->dev_private;
461
462 mutex_lock(&rdev->pm.mutex);
463 if (strncmp("battery", buf, strlen("battery")) == 0)
464 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BATTERY;
465 else if (strncmp("balanced", buf, strlen("balanced")) == 0)
466 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BALANCED;
467 else if (strncmp("performance", buf, strlen("performance")) == 0)
468 rdev->pm.dpm.user_state = POWER_STATE_TYPE_PERFORMANCE;
469 else {
470 mutex_unlock(&rdev->pm.mutex);
471 count = -EINVAL;
472 goto fail;
473 }
474 mutex_unlock(&rdev->pm.mutex);
475 radeon_pm_compute_clocks(rdev);
476fail:
477 return count;
478}
479
70d01a5e
AD		 480static ssize_t radeon_get_dpm_forced_performance_level(struct device *dev,
481 struct device_attribute *attr,
482 char *buf)
483{
3e4e2129 484 struct drm_device *ddev = dev_get_drvdata(dev);
70d01a5e
AD		 485 struct radeon_device *rdev = ddev->dev_private;
486 enum radeon_dpm_forced_level level = rdev->pm.dpm.forced_level;
487
488 return snprintf(buf, PAGE_SIZE, "%s\n",
489 (level == RADEON_DPM_FORCED_LEVEL_AUTO) ? "auto" :
490 (level == RADEON_DPM_FORCED_LEVEL_LOW) ? "low" : "high");
491}
492
493static ssize_t radeon_set_dpm_forced_performance_level(struct device *dev,
494 struct device_attribute *attr,
495 const char *buf,
496 size_t count)
497{
3e4e2129 498 struct drm_device *ddev = dev_get_drvdata(dev);
70d01a5e
AD		 499 struct radeon_device *rdev = ddev->dev_private;
500 enum radeon_dpm_forced_level level;
501 int ret = 0;
502
503 mutex_lock(&rdev->pm.mutex);
504 if (strncmp("low", buf, strlen("low")) == 0) {
505 level = RADEON_DPM_FORCED_LEVEL_LOW;
506 } else if (strncmp("high", buf, strlen("high")) == 0) {
507 level = RADEON_DPM_FORCED_LEVEL_HIGH;
508 } else if (strncmp("auto", buf, strlen("auto")) == 0) {
509 level = RADEON_DPM_FORCED_LEVEL_AUTO;
510 } else {
511 mutex_unlock(&rdev->pm.mutex);
512 count = -EINVAL;
513 goto fail;
514 }
515 if (rdev->asic->dpm.force_performance_level) {
516 ret = radeon_dpm_force_performance_level(rdev, level);
517 if (ret)
518 count = -EINVAL;
519 }
520 mutex_unlock(&rdev->pm.mutex);
521fail:
522 return count;
523}
524
ce8f5370
AD		 525static DEVICE_ATTR(power_profile, S_IRUGO | S_IWUSR, radeon_get_pm_profile, radeon_set_pm_profile);
526static DEVICE_ATTR(power_method, S_IRUGO | S_IWUSR, radeon_get_pm_method, radeon_set_pm_method);
da321c8a 527static DEVICE_ATTR(power_dpm_state, S_IRUGO | S_IWUSR, radeon_get_dpm_state, radeon_set_dpm_state);
70d01a5e
AD		 528static DEVICE_ATTR(power_dpm_force_performance_level, S_IRUGO | S_IWUSR,
529 radeon_get_dpm_forced_performance_level,
530 radeon_set_dpm_forced_performance_level);
a424816f 531
21a8122a
AD		 532static ssize_t radeon_hwmon_show_temp(struct device *dev,
533 struct device_attribute *attr,
534 char *buf)
535{
3e4e2129 536 struct drm_device *ddev = dev_get_drvdata(dev);
21a8122a 537 struct radeon_device *rdev = ddev->dev_private;
20d391d7 538 int temp;
21a8122a 539
6bd1c385
AD		 540 if (rdev->asic->pm.get_temperature)
541 temp = radeon_get_temperature(rdev);
542 else
21a8122a 543 temp = 0;
21a8122a
AD		 544
545 return snprintf(buf, PAGE_SIZE, "%d\n", temp);
546}
547
6ea4e84d
JD		 548static ssize_t radeon_hwmon_show_temp_thresh(struct device *dev,
549 struct device_attribute *attr,
550 char *buf)
551{
552 struct drm_device *ddev = dev_get_drvdata(dev);
553 struct radeon_device *rdev = ddev->dev_private;
554 int hyst = to_sensor_dev_attr(attr)->index;
555 int temp;
556
557 if (hyst)
558 temp = rdev->pm.dpm.thermal.min_temp;
559 else
560 temp = rdev->pm.dpm.thermal.max_temp;
561
562 return snprintf(buf, PAGE_SIZE, "%d\n", temp);
563}
564
21a8122a
AD		 565static ssize_t radeon_hwmon_show_name(struct device *dev,
566 struct device_attribute *attr,
567 char *buf)
568{
569 return sprintf(buf, "radeon\n");
570}
571
572static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, radeon_hwmon_show_temp, NULL, 0);
6ea4e84d
JD		 573static SENSOR_DEVICE_ATTR(temp1_crit, S_IRUGO, radeon_hwmon_show_temp_thresh, NULL, 0);
574static SENSOR_DEVICE_ATTR(temp1_crit_hyst, S_IRUGO, radeon_hwmon_show_temp_thresh, NULL, 1);
21a8122a
AD		 575static SENSOR_DEVICE_ATTR(name, S_IRUGO, radeon_hwmon_show_name, NULL, 0);
576
577static struct attribute *hwmon_attributes[] = {
578 &sensor_dev_attr_temp1_input.dev_attr.attr,
6ea4e84d
JD		 579 &sensor_dev_attr_temp1_crit.dev_attr.attr,
580 &sensor_dev_attr_temp1_crit_hyst.dev_attr.attr,
21a8122a
AD		 581 &sensor_dev_attr_name.dev_attr.attr,
582 NULL
583};
584
6ea4e84d
JD		 585static umode_t hwmon_attributes_visible(struct kobject *kobj,
586 struct attribute *attr, int index)
587{
588 struct device *dev = container_of(kobj, struct device, kobj);
589 struct drm_device *ddev = dev_get_drvdata(dev);
590 struct radeon_device *rdev = ddev->dev_private;
591
592 /* Skip limit attributes if DPM is not enabled */
593 if (rdev->pm.pm_method != PM_METHOD_DPM &&
594 (attr == &sensor_dev_attr_temp1_crit.dev_attr.attr ||
595 attr == &sensor_dev_attr_temp1_crit_hyst.dev_attr.attr))
596 return 0;
597
598 return attr->mode;
599}
600
21a8122a
AD		 601static const struct attribute_group hwmon_attrgroup = {
602 .attrs = hwmon_attributes,
6ea4e84d 603 .is_visible = hwmon_attributes_visible,
21a8122a
AD		 604};
605
0d18abed 606static int radeon_hwmon_init(struct radeon_device *rdev)
21a8122a 607{
0d18abed 608 int err = 0;
21a8122a
AD		 609
610 rdev->pm.int_hwmon_dev = NULL;
611
612 switch (rdev->pm.int_thermal_type) {
613 case THERMAL_TYPE_RV6XX:
614 case THERMAL_TYPE_RV770:
615 case THERMAL_TYPE_EVERGREEN:
457558ed 616 case THERMAL_TYPE_NI:
e33df25f 617 case THERMAL_TYPE_SUMO:
1bd47d2e 618 case THERMAL_TYPE_SI:
286d9cc6
AD		 619 case THERMAL_TYPE_CI:
620 case THERMAL_TYPE_KV:
6bd1c385 621 if (rdev->asic->pm.get_temperature == NULL)
5d7486c7 622 return err;
21a8122a 623 rdev->pm.int_hwmon_dev = hwmon_device_register(rdev->dev);
0d18abed
DC		 624 if (IS_ERR(rdev->pm.int_hwmon_dev)) {
625 err = PTR_ERR(rdev->pm.int_hwmon_dev);
626 dev_err(rdev->dev,
627 "Unable to register hwmon device: %d\n", err);
628 break;
629 }
21a8122a
AD		 630 dev_set_drvdata(rdev->pm.int_hwmon_dev, rdev->ddev);
631 err = sysfs_create_group(&rdev->pm.int_hwmon_dev->kobj,
632 &hwmon_attrgroup);
0d18abed
DC		 633 if (err) {
634 dev_err(rdev->dev,
635 "Unable to create hwmon sysfs file: %d\n", err);
636 hwmon_device_unregister(rdev->dev);
637 }
21a8122a
AD		 638 break;
639 default:
640 break;
641 }
0d18abed
DC		 642
643 return err;
21a8122a
AD		 644}
645
646static void radeon_hwmon_fini(struct radeon_device *rdev)
647{
648 if (rdev->pm.int_hwmon_dev) {
649 sysfs_remove_group(&rdev->pm.int_hwmon_dev->kobj, &hwmon_attrgroup);
650 hwmon_device_unregister(rdev->pm.int_hwmon_dev);
651 }
652}
653
da321c8a
AD		 654static void radeon_dpm_thermal_work_handler(struct work_struct *work)
655{
656 struct radeon_device *rdev =
657 container_of(work, struct radeon_device,
658 pm.dpm.thermal.work);
659 /* switch to the thermal state */
660 enum radeon_pm_state_type dpm_state = POWER_STATE_TYPE_INTERNAL_THERMAL;
661
662 if (!rdev->pm.dpm_enabled)
663 return;
664
665 if (rdev->asic->pm.get_temperature) {
666 int temp = radeon_get_temperature(rdev);
667
668 if (temp < rdev->pm.dpm.thermal.min_temp)
669 /* switch back the user state */
670 dpm_state = rdev->pm.dpm.user_state;
671 } else {
672 if (rdev->pm.dpm.thermal.high_to_low)
673 /* switch back the user state */
674 dpm_state = rdev->pm.dpm.user_state;
675 }
60320347
AD		 676 mutex_lock(&rdev->pm.mutex);
677 if (dpm_state == POWER_STATE_TYPE_INTERNAL_THERMAL)
678 rdev->pm.dpm.thermal_active = true;
679 else
680 rdev->pm.dpm.thermal_active = false;
681 rdev->pm.dpm.state = dpm_state;
682 mutex_unlock(&rdev->pm.mutex);
683
684 radeon_pm_compute_clocks(rdev);
da321c8a
AD		 685}
686
687static struct radeon_ps *radeon_dpm_pick_power_state(struct radeon_device *rdev,
688 enum radeon_pm_state_type dpm_state)
689{
690 int i;
691 struct radeon_ps *ps;
692 u32 ui_class;
48783069
AD		 693 bool single_display = (rdev->pm.dpm.new_active_crtc_count < 2) ?
694 true : false;
695
696 /* check if the vblank period is too short to adjust the mclk */
697 if (single_display && rdev->asic->dpm.vblank_too_short) {
698 if (radeon_dpm_vblank_too_short(rdev))
699 single_display = false;
700 }
da321c8a 701
edcaa5b1
AD		 702 /* certain older asics have a separare 3D performance state,
703 * so try that first if the user selected performance
704 */
705 if (dpm_state == POWER_STATE_TYPE_PERFORMANCE)
706 dpm_state = POWER_STATE_TYPE_INTERNAL_3DPERF;
da321c8a
AD		 707 /* balanced states don't exist at the moment */
708 if (dpm_state == POWER_STATE_TYPE_BALANCED)
709 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
710
edcaa5b1 711restart_search:
da321c8a
AD		 712 /* Pick the best power state based on current conditions */
713 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
714 ps = &rdev->pm.dpm.ps[i];
715 ui_class = ps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK;
716 switch (dpm_state) {
717 /* user states */
718 case POWER_STATE_TYPE_BATTERY:
719 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_BATTERY) {
720 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 721 if (single_display)
da321c8a
AD		 722 return ps;
723 } else
724 return ps;
725 }
726 break;
727 case POWER_STATE_TYPE_BALANCED:
728 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_BALANCED) {
729 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 730 if (single_display)
da321c8a
AD		 731 return ps;
732 } else
733 return ps;
734 }
735 break;
736 case POWER_STATE_TYPE_PERFORMANCE:
737 if (ui_class == ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE) {
738 if (ps->caps & ATOM_PPLIB_SINGLE_DISPLAY_ONLY) {
48783069 739 if (single_display)
da321c8a
AD		 740 return ps;
741 } else
742 return ps;
743 }
744 break;
745 /* internal states */
746 case POWER_STATE_TYPE_INTERNAL_UVD:
d4d3278c
AD		 747 if (rdev->pm.dpm.uvd_ps)
748 return rdev->pm.dpm.uvd_ps;
749 else
750 break;
da321c8a
AD		 751 case POWER_STATE_TYPE_INTERNAL_UVD_SD:
752 if (ps->class & ATOM_PPLIB_CLASSIFICATION_SDSTATE)
753 return ps;
754 break;
755 case POWER_STATE_TYPE_INTERNAL_UVD_HD:
756 if (ps->class & ATOM_PPLIB_CLASSIFICATION_HDSTATE)
757 return ps;
758 break;
759 case POWER_STATE_TYPE_INTERNAL_UVD_HD2:
760 if (ps->class & ATOM_PPLIB_CLASSIFICATION_HD2STATE)
761 return ps;
762 break;
763 case POWER_STATE_TYPE_INTERNAL_UVD_MVC:
764 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_MVC)
765 return ps;
766 break;
767 case POWER_STATE_TYPE_INTERNAL_BOOT:
768 return rdev->pm.dpm.boot_ps;
769 case POWER_STATE_TYPE_INTERNAL_THERMAL:
770 if (ps->class & ATOM_PPLIB_CLASSIFICATION_THERMAL)
771 return ps;
772 break;
773 case POWER_STATE_TYPE_INTERNAL_ACPI:
774 if (ps->class & ATOM_PPLIB_CLASSIFICATION_ACPI)
775 return ps;
776 break;
777 case POWER_STATE_TYPE_INTERNAL_ULV:
778 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV)
779 return ps;
780 break;
edcaa5b1
AD		 781 case POWER_STATE_TYPE_INTERNAL_3DPERF:
782 if (ps->class & ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE)
783 return ps;
784 break;
da321c8a
AD		 785 default:
786 break;
787 }
788 }
789 /* use a fallback state if we didn't match */
790 switch (dpm_state) {
791 case POWER_STATE_TYPE_INTERNAL_UVD_SD:
ce3537d5
AD		 792 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
793 goto restart_search;
da321c8a
AD		 794 case POWER_STATE_TYPE_INTERNAL_UVD_HD:
795 case POWER_STATE_TYPE_INTERNAL_UVD_HD2:
796 case POWER_STATE_TYPE_INTERNAL_UVD_MVC:
d4d3278c
AD		 797 if (rdev->pm.dpm.uvd_ps) {
798 return rdev->pm.dpm.uvd_ps;
799 } else {
800 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
801 goto restart_search;
802 }
da321c8a
AD		 803 case POWER_STATE_TYPE_INTERNAL_THERMAL:
804 dpm_state = POWER_STATE_TYPE_INTERNAL_ACPI;
805 goto restart_search;
806 case POWER_STATE_TYPE_INTERNAL_ACPI:
807 dpm_state = POWER_STATE_TYPE_BATTERY;
808 goto restart_search;
809 case POWER_STATE_TYPE_BATTERY:
edcaa5b1
AD		 810 case POWER_STATE_TYPE_BALANCED:
811 case POWER_STATE_TYPE_INTERNAL_3DPERF:
da321c8a
AD		 812 dpm_state = POWER_STATE_TYPE_PERFORMANCE;
813 goto restart_search;
814 default:
815 break;
816 }
817
818 return NULL;
819}
820
821static void radeon_dpm_change_power_state_locked(struct radeon_device *rdev)
822{
823 int i;
824 struct radeon_ps *ps;
825 enum radeon_pm_state_type dpm_state;
84dd1928 826 int ret;
da321c8a
AD		 827
828 /* if dpm init failed */
829 if (!rdev->pm.dpm_enabled)
830 return;
831
832 if (rdev->pm.dpm.user_state != rdev->pm.dpm.state) {
833 /* add other state override checks here */
8a227555
AD		 834 if ((!rdev->pm.dpm.thermal_active) &&
835 (!rdev->pm.dpm.uvd_active))
da321c8a
AD		 836 rdev->pm.dpm.state = rdev->pm.dpm.user_state;
837 }
838 dpm_state = rdev->pm.dpm.state;
839
840 ps = radeon_dpm_pick_power_state(rdev, dpm_state);
841 if (ps)
89c9bc56 842 rdev->pm.dpm.requested_ps = ps;
da321c8a
AD		 843 else
844 return;
845
d22b7e40 846 /* no need to reprogram if nothing changed unless we are on BTC+ */
da321c8a 847 if (rdev->pm.dpm.current_ps == rdev->pm.dpm.requested_ps) {
d22b7e40
AD		 848 if ((rdev->family < CHIP_BARTS) || (rdev->flags & RADEON_IS_IGP)) {
849 /* for pre-BTC and APUs if the num crtcs changed but state is the same,
850 * all we need to do is update the display configuration.
851 */
852 if (rdev->pm.dpm.new_active_crtcs != rdev->pm.dpm.current_active_crtcs) {
853 /* update display watermarks based on new power state */
854 radeon_bandwidth_update(rdev);
855 /* update displays */
856 radeon_dpm_display_configuration_changed(rdev);
857 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
858 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
859 }
860 return;
861 } else {
862 /* for BTC+ if the num crtcs hasn't changed and state is the same,
863 * nothing to do, if the num crtcs is > 1 and state is the same,
864 * update display configuration.
865 */
866 if (rdev->pm.dpm.new_active_crtcs ==
867 rdev->pm.dpm.current_active_crtcs) {
868 return;
869 } else {
870 if ((rdev->pm.dpm.current_active_crtc_count > 1) &&
871 (rdev->pm.dpm.new_active_crtc_count > 1)) {
872 /* update display watermarks based on new power state */
873 radeon_bandwidth_update(rdev);
874 /* update displays */
875 radeon_dpm_display_configuration_changed(rdev);
876 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
877 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
878 return;
879 }
880 }
da321c8a 881 }
da321c8a
AD		 882 }
883
884 printk("switching from power state:\n");
885 radeon_dpm_print_power_state(rdev, rdev->pm.dpm.current_ps);
886 printk("switching to power state:\n");
887 radeon_dpm_print_power_state(rdev, rdev->pm.dpm.requested_ps);
888
889 mutex_lock(&rdev->ddev->struct_mutex);
890 down_write(&rdev->pm.mclk_lock);
891 mutex_lock(&rdev->ring_lock);
892
89c9bc56
AD		 893 ret = radeon_dpm_pre_set_power_state(rdev);
894 if (ret)
895 goto done;
84dd1928 896
da321c8a
AD		 897 /* update display watermarks based on new power state */
898 radeon_bandwidth_update(rdev);
899 /* update displays */
900 radeon_dpm_display_configuration_changed(rdev);
901
902 rdev->pm.dpm.current_active_crtcs = rdev->pm.dpm.new_active_crtcs;
903 rdev->pm.dpm.current_active_crtc_count = rdev->pm.dpm.new_active_crtc_count;
904
905 /* wait for the rings to drain */
906 for (i = 0; i < RADEON_NUM_RINGS; i++) {
907 struct radeon_ring *ring = &rdev->ring[i];
908 if (ring->ready)
909 radeon_fence_wait_empty_locked(rdev, i);
910 }
911
912 /* program the new power state */
913 radeon_dpm_set_power_state(rdev);
914
915 /* update current power state */
916 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps;
917
89c9bc56 918 radeon_dpm_post_set_power_state(rdev);
84dd1928 919
1cd8b21a
AD		 920 if (rdev->asic->dpm.force_performance_level) {
921 if (rdev->pm.dpm.thermal_active)
922 /* force low perf level for thermal */
923 radeon_dpm_force_performance_level(rdev, RADEON_DPM_FORCED_LEVEL_LOW);
924 else
925 /* otherwise, enable auto */
926 radeon_dpm_force_performance_level(rdev, RADEON_DPM_FORCED_LEVEL_AUTO);
60320347
AD		 927 }
928
84dd1928 929done:
da321c8a
AD		 930 mutex_unlock(&rdev->ring_lock);
931 up_write(&rdev->pm.mclk_lock);
932 mutex_unlock(&rdev->ddev->struct_mutex);
933}
934
ce3537d5
AD		 935void radeon_dpm_enable_uvd(struct radeon_device *rdev, bool enable)
936{
937 enum radeon_pm_state_type dpm_state;
938
9e9d9762 939 if (rdev->asic->dpm.powergate_uvd) {
ce3537d5 940 mutex_lock(&rdev->pm.mutex);
9e9d9762
AD		 941 /* enable/disable UVD */
942 radeon_dpm_powergate_uvd(rdev, !enable);
ce3537d5
AD		 943 mutex_unlock(&rdev->pm.mutex);
944 } else {
9e9d9762
AD		 945 if (enable) {
946 mutex_lock(&rdev->pm.mutex);
947 rdev->pm.dpm.uvd_active = true;
948 if ((rdev->pm.dpm.sd == 1) && (rdev->pm.dpm.hd == 0))
949 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_SD;
950 else if ((rdev->pm.dpm.sd == 2) && (rdev->pm.dpm.hd == 0))
951 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
952 else if ((rdev->pm.dpm.sd == 0) && (rdev->pm.dpm.hd == 1))
953 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD;
954 else if ((rdev->pm.dpm.sd == 0) && (rdev->pm.dpm.hd == 2))
955 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD_HD2;
956 else
957 dpm_state = POWER_STATE_TYPE_INTERNAL_UVD;
958 rdev->pm.dpm.state = dpm_state;
959 mutex_unlock(&rdev->pm.mutex);
960 } else {
961 mutex_lock(&rdev->pm.mutex);
962 rdev->pm.dpm.uvd_active = false;
963 mutex_unlock(&rdev->pm.mutex);
964 }
ce3537d5 965
9e9d9762
AD		 966 radeon_pm_compute_clocks(rdev);
967 }
ce3537d5
AD		 968}
969
da321c8a 970static void radeon_pm_suspend_old(struct radeon_device *rdev)
56278a8e 971{
ce8f5370 972 mutex_lock(&rdev->pm.mutex);
3f53eb6f 973 if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
3f53eb6f
RW		 974 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE)
975 rdev->pm.dynpm_state = DYNPM_STATE_SUSPENDED;
3f53eb6f 976 }
ce8f5370 977 mutex_unlock(&rdev->pm.mutex);
32c87fca
TH		 978
979 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
56278a8e
AD		 980}
981
da321c8a
AD		 982static void radeon_pm_suspend_dpm(struct radeon_device *rdev)
983{
984 mutex_lock(&rdev->pm.mutex);
985 /* disable dpm */
986 radeon_dpm_disable(rdev);
987 /* reset the power state */
988 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
989 rdev->pm.dpm_enabled = false;
990 mutex_unlock(&rdev->pm.mutex);
991}
992
993void radeon_pm_suspend(struct radeon_device *rdev)
994{
995 if (rdev->pm.pm_method == PM_METHOD_DPM)
996 radeon_pm_suspend_dpm(rdev);
997 else
998 radeon_pm_suspend_old(rdev);
999}
1000
1001static void radeon_pm_resume_old(struct radeon_device *rdev)
d0d6cb81 1002{
ed18a360 1003 /* set up the default clocks if the MC ucode is loaded */
2e3b3b10 1004 if ((rdev->family >= CHIP_BARTS) &&
36099186 1005 (rdev->family <= CHIP_CAYMAN) &&
2e3b3b10 1006 rdev->mc_fw) {
ed18a360 1007 if (rdev->pm.default_vddc)
8a83ec5e
AD		 1008 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1009 SET_VOLTAGE_TYPE_ASIC_VDDC);
2feea49a
AD		 1010 if (rdev->pm.default_vddci)
1011 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1012 SET_VOLTAGE_TYPE_ASIC_VDDCI);
ed18a360
AD		 1013 if (rdev->pm.default_sclk)
1014 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1015 if (rdev->pm.default_mclk)
1016 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1017 }
f8ed8b4c
AD		 1018 /* asic init will reset the default power state */
1019 mutex_lock(&rdev->pm.mutex);
1020 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
1021 rdev->pm.current_clock_mode_index = 0;
9ace9f7b
AD		 1022 rdev->pm.current_sclk = rdev->pm.default_sclk;
1023 rdev->pm.current_mclk = rdev->pm.default_mclk;
4d60173f 1024 rdev->pm.current_vddc = rdev->pm.power_state[rdev->pm.default_power_state_index].clock_info[0].voltage.voltage;
2feea49a 1025 rdev->pm.current_vddci = rdev->pm.power_state[rdev->pm.default_power_state_index].clock_info[0].voltage.vddci;
3f53eb6f
RW		 1026 if (rdev->pm.pm_method == PM_METHOD_DYNPM
1027 && rdev->pm.dynpm_state == DYNPM_STATE_SUSPENDED) {
1028 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
32c87fca
TH		 1029 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1030 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
3f53eb6f 1031 }
f8ed8b4c 1032 mutex_unlock(&rdev->pm.mutex);
ce8f5370 1033 radeon_pm_compute_clocks(rdev);
d0d6cb81
RM		 1034}
1035
da321c8a
AD		 1036static void radeon_pm_resume_dpm(struct radeon_device *rdev)
1037{
1038 int ret;
1039
1040 /* asic init will reset to the boot state */
1041 mutex_lock(&rdev->pm.mutex);
1042 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
1043 radeon_dpm_setup_asic(rdev);
1044 ret = radeon_dpm_enable(rdev);
1045 mutex_unlock(&rdev->pm.mutex);
1046 if (ret) {
1047 DRM_ERROR("radeon: dpm resume failed\n");
1048 if ((rdev->family >= CHIP_BARTS) &&
36099186 1049 (rdev->family <= CHIP_CAYMAN) &&
da321c8a
AD		 1050 rdev->mc_fw) {
1051 if (rdev->pm.default_vddc)
1052 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1053 SET_VOLTAGE_TYPE_ASIC_VDDC);
1054 if (rdev->pm.default_vddci)
1055 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1056 SET_VOLTAGE_TYPE_ASIC_VDDCI);
1057 if (rdev->pm.default_sclk)
1058 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1059 if (rdev->pm.default_mclk)
1060 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1061 }
1062 } else {
1063 rdev->pm.dpm_enabled = true;
1064 radeon_pm_compute_clocks(rdev);
1065 }
1066}
1067
1068void radeon_pm_resume(struct radeon_device *rdev)
1069{
1070 if (rdev->pm.pm_method == PM_METHOD_DPM)
1071 radeon_pm_resume_dpm(rdev);
1072 else
1073 radeon_pm_resume_old(rdev);
1074}
1075
1076static int radeon_pm_init_old(struct radeon_device *rdev)
7433874e 1077{
26481fb1 1078 int ret;
0d18abed 1079
f8ed8b4c 1080 rdev->pm.profile = PM_PROFILE_DEFAULT;
ce8f5370
AD		 1081 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
1082 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1083 rdev->pm.dynpm_can_upclock = true;
1084 rdev->pm.dynpm_can_downclock = true;
9ace9f7b
AD		 1085 rdev->pm.default_sclk = rdev->clock.default_sclk;
1086 rdev->pm.default_mclk = rdev->clock.default_mclk;
f8ed8b4c
AD		 1087 rdev->pm.current_sclk = rdev->clock.default_sclk;
1088 rdev->pm.current_mclk = rdev->clock.default_mclk;
21a8122a 1089 rdev->pm.int_thermal_type = THERMAL_TYPE_NONE;
c913e23a 1090
56278a8e
AD		 1091 if (rdev->bios) {
1092 if (rdev->is_atom_bios)
1093 radeon_atombios_get_power_modes(rdev);
1094 else
1095 radeon_combios_get_power_modes(rdev);
f712d0c7 1096 radeon_pm_print_states(rdev);
ce8f5370 1097 radeon_pm_init_profile(rdev);
ed18a360 1098 /* set up the default clocks if the MC ucode is loaded */
2e3b3b10 1099 if ((rdev->family >= CHIP_BARTS) &&
36099186 1100 (rdev->family <= CHIP_CAYMAN) &&
2e3b3b10 1101 rdev->mc_fw) {
ed18a360 1102 if (rdev->pm.default_vddc)
8a83ec5e
AD		 1103 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1104 SET_VOLTAGE_TYPE_ASIC_VDDC);
4639dd21
AD		 1105 if (rdev->pm.default_vddci)
1106 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1107 SET_VOLTAGE_TYPE_ASIC_VDDCI);
ed18a360
AD		 1108 if (rdev->pm.default_sclk)
1109 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1110 if (rdev->pm.default_mclk)
1111 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1112 }
56278a8e
AD		 1113 }
1114
21a8122a 1115 /* set up the internal thermal sensor if applicable */
0d18abed
DC		 1116 ret = radeon_hwmon_init(rdev);
1117 if (ret)
1118 return ret;
32c87fca
TH		 1119
1120 INIT_DELAYED_WORK(&rdev->pm.dynpm_idle_work, radeon_dynpm_idle_work_handler);
1121
ce8f5370 1122 if (rdev->pm.num_power_states > 1) {
ce8f5370 1123 /* where's the best place to put these? */
26481fb1
DA		 1124 ret = device_create_file(rdev->dev, &dev_attr_power_profile);
1125 if (ret)
1126 DRM_ERROR("failed to create device file for power profile\n");
1127 ret = device_create_file(rdev->dev, &dev_attr_power_method);
1128 if (ret)
1129 DRM_ERROR("failed to create device file for power method\n");
a424816f 1130
ce8f5370
AD		 1131 if (radeon_debugfs_pm_init(rdev)) {
1132 DRM_ERROR("Failed to register debugfs file for PM!\n");
1133 }
c913e23a 1134
ce8f5370
AD		 1135 DRM_INFO("radeon: power management initialized\n");
1136 }
c913e23a 1137
7433874e
RM		 1138 return 0;
1139}
1140
da321c8a
AD		 1141static void radeon_dpm_print_power_states(struct radeon_device *rdev)
1142{
1143 int i;
1144
1145 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
1146 printk("== power state %d ==\n", i);
1147 radeon_dpm_print_power_state(rdev, &rdev->pm.dpm.ps[i]);
1148 }
1149}
1150
1151static int radeon_pm_init_dpm(struct radeon_device *rdev)
1152{
1153 int ret;
1154
1cd8b21a 1155 /* default to balanced state */
edcaa5b1
AD		 1156 rdev->pm.dpm.state = POWER_STATE_TYPE_BALANCED;
1157 rdev->pm.dpm.user_state = POWER_STATE_TYPE_BALANCED;
1cd8b21a 1158 rdev->pm.dpm.forced_level = RADEON_DPM_FORCED_LEVEL_AUTO;
da321c8a
AD		 1159 rdev->pm.default_sclk = rdev->clock.default_sclk;
1160 rdev->pm.default_mclk = rdev->clock.default_mclk;
1161 rdev->pm.current_sclk = rdev->clock.default_sclk;
1162 rdev->pm.current_mclk = rdev->clock.default_mclk;
1163 rdev->pm.int_thermal_type = THERMAL_TYPE_NONE;
1164
1165 if (rdev->bios && rdev->is_atom_bios)
1166 radeon_atombios_get_power_modes(rdev);
1167 else
1168 return -EINVAL;
1169
1170 /* set up the internal thermal sensor if applicable */
1171 ret = radeon_hwmon_init(rdev);
1172 if (ret)
1173 return ret;
1174
1175 INIT_WORK(&rdev->pm.dpm.thermal.work, radeon_dpm_thermal_work_handler);
1176 mutex_lock(&rdev->pm.mutex);
1177 radeon_dpm_init(rdev);
1178 rdev->pm.dpm.current_ps = rdev->pm.dpm.requested_ps = rdev->pm.dpm.boot_ps;
1179 radeon_dpm_print_power_states(rdev);
1180 radeon_dpm_setup_asic(rdev);
1181 ret = radeon_dpm_enable(rdev);
1182 mutex_unlock(&rdev->pm.mutex);
1183 if (ret) {
1184 rdev->pm.dpm_enabled = false;
1185 if ((rdev->family >= CHIP_BARTS) &&
36099186 1186 (rdev->family <= CHIP_CAYMAN) &&
da321c8a
AD		 1187 rdev->mc_fw) {
1188 if (rdev->pm.default_vddc)
1189 radeon_atom_set_voltage(rdev, rdev->pm.default_vddc,
1190 SET_VOLTAGE_TYPE_ASIC_VDDC);
1191 if (rdev->pm.default_vddci)
1192 radeon_atom_set_voltage(rdev, rdev->pm.default_vddci,
1193 SET_VOLTAGE_TYPE_ASIC_VDDCI);
1194 if (rdev->pm.default_sclk)
1195 radeon_set_engine_clock(rdev, rdev->pm.default_sclk);
1196 if (rdev->pm.default_mclk)
1197 radeon_set_memory_clock(rdev, rdev->pm.default_mclk);
1198 }
1199 DRM_ERROR("radeon: dpm initialization failed\n");
1200 return ret;
1201 }
1202 rdev->pm.dpm_enabled = true;
1203 radeon_pm_compute_clocks(rdev);
1204
1205 if (rdev->pm.num_power_states > 1) {
1206 ret = device_create_file(rdev->dev, &dev_attr_power_dpm_state);
70d01a5e
AD		 1207 if (ret)
1208 DRM_ERROR("failed to create device file for dpm state\n");
1209 ret = device_create_file(rdev->dev, &dev_attr_power_dpm_force_performance_level);
da321c8a
AD		 1210 if (ret)
1211 DRM_ERROR("failed to create device file for dpm state\n");
1212 /* XXX: these are noops for dpm but are here for backwards compat */
1213 ret = device_create_file(rdev->dev, &dev_attr_power_profile);
1214 if (ret)
1215 DRM_ERROR("failed to create device file for power profile\n");
1216 ret = device_create_file(rdev->dev, &dev_attr_power_method);
1217 if (ret)
1218 DRM_ERROR("failed to create device file for power method\n");
1316b792
AD		 1219
1220 if (radeon_debugfs_pm_init(rdev)) {
1221 DRM_ERROR("Failed to register debugfs file for dpm!\n");
1222 }
1223
da321c8a
AD		 1224 DRM_INFO("radeon: dpm initialized\n");
1225 }
1226
1227 return 0;
1228}
1229
1230int radeon_pm_init(struct radeon_device *rdev)
1231{
1232 /* enable dpm on rv6xx+ */
1233 switch (rdev->family) {
4a6369e9
AD		 1234 case CHIP_RV610:
1235 case CHIP_RV630:
1236 case CHIP_RV620:
1237 case CHIP_RV635:
1238 case CHIP_RV670:
9d67006e
AD		 1239 case CHIP_RS780:
1240 case CHIP_RS880:
66229b20
AD		 1241 case CHIP_RV770:
1242 case CHIP_RV730:
1243 case CHIP_RV710:
1244 case CHIP_RV740:
dc50ba7f
AD		 1245 case CHIP_CEDAR:
1246 case CHIP_REDWOOD:
1247 case CHIP_JUNIPER:
1248 case CHIP_CYPRESS:
1249 case CHIP_HEMLOCK:
80ea2c12
AD		 1250 case CHIP_PALM:
1251 case CHIP_SUMO:
1252 case CHIP_SUMO2:
6596afd4
AD		 1253 case CHIP_BARTS:
1254 case CHIP_TURKS:
1255 case CHIP_CAICOS:
69e0b57a 1256 case CHIP_CAYMAN:
d70229f7 1257 case CHIP_ARUBA:
a9e61410
AD		 1258 case CHIP_TAHITI:
1259 case CHIP_PITCAIRN:
1260 case CHIP_VERDE:
1261 case CHIP_OLAND:
1262 case CHIP_HAINAN:
cc8dbbb4 1263 case CHIP_BONAIRE:
41a524ab
AD		 1264 case CHIP_KABINI:
1265 case CHIP_KAVERI:
8a53fa23 1266 /* DPM requires the RLC, RV770+ dGPU requires SMC */
761bfb99
AD		 1267 if (!rdev->rlc_fw)
1268 rdev->pm.pm_method = PM_METHOD_PROFILE;
8a53fa23
AD		 1269 else if ((rdev->family >= CHIP_RV770) &&
1270 (!(rdev->flags & RADEON_IS_IGP)) &&
1271 (!rdev->smc_fw))
1272 rdev->pm.pm_method = PM_METHOD_PROFILE;
761bfb99 1273 else if (radeon_dpm == 1)
9d67006e
AD		 1274 rdev->pm.pm_method = PM_METHOD_DPM;
1275 else
1276 rdev->pm.pm_method = PM_METHOD_PROFILE;
1277 break;
da321c8a
AD		 1278 default:
1279 /* default to profile method */
1280 rdev->pm.pm_method = PM_METHOD_PROFILE;
1281 break;
1282 }
1283
1284 if (rdev->pm.pm_method == PM_METHOD_DPM)
1285 return radeon_pm_init_dpm(rdev);
1286 else
1287 return radeon_pm_init_old(rdev);
1288}
1289
1290static void radeon_pm_fini_old(struct radeon_device *rdev)
29fb52ca 1291{
ce8f5370 1292 if (rdev->pm.num_power_states > 1) {
a424816f 1293 mutex_lock(&rdev->pm.mutex);
ce8f5370
AD		 1294 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
1295 rdev->pm.profile = PM_PROFILE_DEFAULT;
1296 radeon_pm_update_profile(rdev);
1297 radeon_pm_set_clocks(rdev);
1298 } else if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
ce8f5370
AD		 1299 /* reset default clocks */
1300 rdev->pm.dynpm_state = DYNPM_STATE_DISABLED;
1301 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
1302 radeon_pm_set_clocks(rdev);
1303 }
a424816f 1304 mutex_unlock(&rdev->pm.mutex);
32c87fca
TH		 1305
1306 cancel_delayed_work_sync(&rdev->pm.dynpm_idle_work);
58e21dff 1307
ce8f5370
AD		 1308 device_remove_file(rdev->dev, &dev_attr_power_profile);
1309 device_remove_file(rdev->dev, &dev_attr_power_method);
ce8f5370 1310 }
a424816f 1311
0975b162
AD		 1312 if (rdev->pm.power_state)
1313 kfree(rdev->pm.power_state);
1314
21a8122a 1315 radeon_hwmon_fini(rdev);
29fb52ca
AD		 1316}
1317
da321c8a
AD		 1318static void radeon_pm_fini_dpm(struct radeon_device *rdev)
1319{
1320 if (rdev->pm.num_power_states > 1) {
1321 mutex_lock(&rdev->pm.mutex);
1322 radeon_dpm_disable(rdev);
1323 mutex_unlock(&rdev->pm.mutex);
1324
1325 device_remove_file(rdev->dev, &dev_attr_power_dpm_state);
70d01a5e 1326 device_remove_file(rdev->dev, &dev_attr_power_dpm_force_performance_level);
da321c8a
AD		 1327 /* XXX backwards compat */
1328 device_remove_file(rdev->dev, &dev_attr_power_profile);
1329 device_remove_file(rdev->dev, &dev_attr_power_method);
1330 }
1331 radeon_dpm_fini(rdev);
1332
1333 if (rdev->pm.power_state)
1334 kfree(rdev->pm.power_state);
1335
1336 radeon_hwmon_fini(rdev);
1337}
1338
1339void radeon_pm_fini(struct radeon_device *rdev)
1340{
1341 if (rdev->pm.pm_method == PM_METHOD_DPM)
1342 radeon_pm_fini_dpm(rdev);
1343 else
1344 radeon_pm_fini_old(rdev);
1345}
1346
1347static void radeon_pm_compute_clocks_old(struct radeon_device *rdev)
c913e23a
RM		 1348{
1349 struct drm_device *ddev = rdev->ddev;
a48b9b4e 1350 struct drm_crtc *crtc;
c913e23a 1351 struct radeon_crtc *radeon_crtc;
c913e23a 1352
ce8f5370
AD		 1353 if (rdev->pm.num_power_states < 2)
1354 return;
1355
c913e23a
RM		 1356 mutex_lock(&rdev->pm.mutex);
1357
1358 rdev->pm.active_crtcs = 0;
a48b9b4e
AD		 1359 rdev->pm.active_crtc_count = 0;
1360 list_for_each_entry(crtc,
1361 &ddev->mode_config.crtc_list, head) {
1362 radeon_crtc = to_radeon_crtc(crtc);
1363 if (radeon_crtc->enabled) {
c913e23a 1364 rdev->pm.active_crtcs |= (1 << radeon_crtc->crtc_id);
a48b9b4e 1365 rdev->pm.active_crtc_count++;
c913e23a
RM		 1366 }
1367 }
1368
ce8f5370
AD		 1369 if (rdev->pm.pm_method == PM_METHOD_PROFILE) {
1370 radeon_pm_update_profile(rdev);
1371 radeon_pm_set_clocks(rdev);
1372 } else if (rdev->pm.pm_method == PM_METHOD_DYNPM) {
1373 if (rdev->pm.dynpm_state != DYNPM_STATE_DISABLED) {
1374 if (rdev->pm.active_crtc_count > 1) {
1375 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE) {
1376 cancel_delayed_work(&rdev->pm.dynpm_idle_work);
1377
1378 rdev->pm.dynpm_state = DYNPM_STATE_PAUSED;
1379 rdev->pm.dynpm_planned_action = DYNPM_ACTION_DEFAULT;
1380 radeon_pm_get_dynpm_state(rdev);
1381 radeon_pm_set_clocks(rdev);
1382
d9fdaafb 1383 DRM_DEBUG_DRIVER("radeon: dynamic power management deactivated\n");
ce8f5370
AD		 1384 }
1385 } else if (rdev->pm.active_crtc_count == 1) {
1386 /* TODO: Increase clocks if needed for current mode */
1387
1388 if (rdev->pm.dynpm_state == DYNPM_STATE_MINIMUM) {
1389 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
1390 rdev->pm.dynpm_planned_action = DYNPM_ACTION_UPCLOCK;
1391 radeon_pm_get_dynpm_state(rdev);
1392 radeon_pm_set_clocks(rdev);
1393
32c87fca
TH		 1394 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1395 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
ce8f5370
AD		 1396 } else if (rdev->pm.dynpm_state == DYNPM_STATE_PAUSED) {
1397 rdev->pm.dynpm_state = DYNPM_STATE_ACTIVE;
32c87fca
TH		 1398 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1399 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
d9fdaafb 1400 DRM_DEBUG_DRIVER("radeon: dynamic power management activated\n");
ce8f5370
AD		 1401 }
1402 } else { /* count == 0 */
1403 if (rdev->pm.dynpm_state != DYNPM_STATE_MINIMUM) {
1404 cancel_delayed_work(&rdev->pm.dynpm_idle_work);
1405
1406 rdev->pm.dynpm_state = DYNPM_STATE_MINIMUM;
1407 rdev->pm.dynpm_planned_action = DYNPM_ACTION_MINIMUM;
1408 radeon_pm_get_dynpm_state(rdev);
1409 radeon_pm_set_clocks(rdev);
1410 }
1411 }
c913e23a 1412 }
c913e23a 1413 }
73a6d3fc
RM		 1414
1415 mutex_unlock(&rdev->pm.mutex);
c913e23a
RM		 1416}
1417
da321c8a
AD		 1418static void radeon_pm_compute_clocks_dpm(struct radeon_device *rdev)
1419{
1420 struct drm_device *ddev = rdev->ddev;
1421 struct drm_crtc *crtc;
1422 struct radeon_crtc *radeon_crtc;
1423
1424 mutex_lock(&rdev->pm.mutex);
1425
5ca302f7 1426 /* update active crtc counts */
da321c8a
AD		 1427 rdev->pm.dpm.new_active_crtcs = 0;
1428 rdev->pm.dpm.new_active_crtc_count = 0;
1429 list_for_each_entry(crtc,
1430 &ddev->mode_config.crtc_list, head) {
1431 radeon_crtc = to_radeon_crtc(crtc);
1432 if (crtc->enabled) {
1433 rdev->pm.dpm.new_active_crtcs |= (1 << radeon_crtc->crtc_id);
1434 rdev->pm.dpm.new_active_crtc_count++;
1435 }
1436 }
1437
5ca302f7
AD		 1438 /* update battery/ac status */
1439 if (power_supply_is_system_supplied() > 0)
1440 rdev->pm.dpm.ac_power = true;
1441 else
1442 rdev->pm.dpm.ac_power = false;
1443
da321c8a
AD		 1444 radeon_dpm_change_power_state_locked(rdev);
1445
1446 mutex_unlock(&rdev->pm.mutex);
8a227555 1447
da321c8a
AD		 1448}
1449
1450void radeon_pm_compute_clocks(struct radeon_device *rdev)
1451{
1452 if (rdev->pm.pm_method == PM_METHOD_DPM)
1453 radeon_pm_compute_clocks_dpm(rdev);
1454 else
1455 radeon_pm_compute_clocks_old(rdev);
1456}
1457
ce8f5370 1458static bool radeon_pm_in_vbl(struct radeon_device *rdev)
f735261b 1459{
75fa0b08 1460 int crtc, vpos, hpos, vbl_status;
f735261b
DA		 1461 bool in_vbl = true;
1462
75fa0b08
MK		 1463 /* Iterate over all active crtc's. All crtc's must be in vblank,
1464 * otherwise return in_vbl == false.
1465 */
1466 for (crtc = 0; (crtc < rdev->num_crtc) && in_vbl; crtc++) {
1467 if (rdev->pm.active_crtcs & (1 << crtc)) {
f5a80209
MK		 1468 vbl_status = radeon_get_crtc_scanoutpos(rdev->ddev, crtc, &vpos, &hpos);
1469 if ((vbl_status & DRM_SCANOUTPOS_VALID) &&
1470 !(vbl_status & DRM_SCANOUTPOS_INVBL))
f735261b
DA		 1471 in_vbl = false;
1472 }
1473 }
f81f2024
MG		 1474
1475 return in_vbl;
1476}
1477
ce8f5370 1478static bool radeon_pm_debug_check_in_vbl(struct radeon_device *rdev, bool finish)
f81f2024
MG		 1479{
1480 u32 stat_crtc = 0;
1481 bool in_vbl = radeon_pm_in_vbl(rdev);
1482
f735261b 1483 if (in_vbl == false)
d9fdaafb 1484 DRM_DEBUG_DRIVER("not in vbl for pm change %08x at %s\n", stat_crtc,
bae6b562 1485 finish ? "exit" : "entry");
f735261b
DA		 1486 return in_vbl;
1487}
c913e23a 1488
ce8f5370 1489static void radeon_dynpm_idle_work_handler(struct work_struct *work)
c913e23a
RM		 1490{
1491 struct radeon_device *rdev;
d9932a32 1492 int resched;
c913e23a 1493 rdev = container_of(work, struct radeon_device,
ce8f5370 1494 pm.dynpm_idle_work.work);
c913e23a 1495
d9932a32 1496 resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev);
c913e23a 1497 mutex_lock(&rdev->pm.mutex);
ce8f5370 1498 if (rdev->pm.dynpm_state == DYNPM_STATE_ACTIVE) {
c913e23a 1499 int not_processed = 0;
7465280c
AD		 1500 int i;
1501
7465280c 1502 for (i = 0; i < RADEON_NUM_RINGS; ++i) {
0ec0612a
AD		 1503 struct radeon_ring *ring = &rdev->ring[i];
1504
1505 if (ring->ready) {
1506 not_processed += radeon_fence_count_emitted(rdev, i);
1507 if (not_processed >= 3)
1508 break;
1509 }
c913e23a 1510 }
c913e23a
RM		 1511
1512 if (not_processed >= 3) { /* should upclock */
ce8f5370
AD		 1513 if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_DOWNCLOCK) {
1514 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1515 } else if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_NONE &&
1516 rdev->pm.dynpm_can_upclock) {
1517 rdev->pm.dynpm_planned_action =
1518 DYNPM_ACTION_UPCLOCK;
1519 rdev->pm.dynpm_action_timeout = jiffies +
c913e23a
RM		 1520 msecs_to_jiffies(RADEON_RECLOCK_DELAY_MS);
1521 }
1522 } else if (not_processed == 0) { /* should downclock */
ce8f5370
AD		 1523 if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_UPCLOCK) {
1524 rdev->pm.dynpm_planned_action = DYNPM_ACTION_NONE;
1525 } else if (rdev->pm.dynpm_planned_action == DYNPM_ACTION_NONE &&
1526 rdev->pm.dynpm_can_downclock) {
1527 rdev->pm.dynpm_planned_action =
1528 DYNPM_ACTION_DOWNCLOCK;
1529 rdev->pm.dynpm_action_timeout = jiffies +
c913e23a
RM		 1530 msecs_to_jiffies(RADEON_RECLOCK_DELAY_MS);
1531 }
1532 }
1533
d7311171
AD		 1534 /* Note, radeon_pm_set_clocks is called with static_switch set
1535 * to false since we want to wait for vbl to avoid flicker.
1536 */
ce8f5370
AD		 1537 if (rdev->pm.dynpm_planned_action != DYNPM_ACTION_NONE &&
1538 jiffies > rdev->pm.dynpm_action_timeout) {
1539 radeon_pm_get_dynpm_state(rdev);
1540 radeon_pm_set_clocks(rdev);
c913e23a 1541 }
3f53eb6f 1542
32c87fca
TH		 1543 schedule_delayed_work(&rdev->pm.dynpm_idle_work,
1544 msecs_to_jiffies(RADEON_IDLE_LOOP_MS));
c913e23a
RM		 1545 }
1546 mutex_unlock(&rdev->pm.mutex);
d9932a32 1547 ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched);
c913e23a
RM		 1548}
1549
7433874e
RM		 1550/*
1551 * Debugfs info
1552 */
1553#if defined(CONFIG_DEBUG_FS)
1554
1555static int radeon_debugfs_pm_info(struct seq_file *m, void *data)
1556{
1557 struct drm_info_node *node = (struct drm_info_node *) m->private;
1558 struct drm_device *dev = node->minor->dev;
1559 struct radeon_device *rdev = dev->dev_private;
1560
1316b792
AD		 1561 if (rdev->pm.dpm_enabled) {
1562 mutex_lock(&rdev->pm.mutex);
1563 if (rdev->asic->dpm.debugfs_print_current_performance_level)
1564 radeon_dpm_debugfs_print_current_performance_level(rdev, m);
1565 else
71375929 1566 seq_printf(m, "Debugfs support not implemented for this asic\n");
1316b792
AD		 1567 mutex_unlock(&rdev->pm.mutex);
1568 } else {
1569 seq_printf(m, "default engine clock: %u0 kHz\n", rdev->pm.default_sclk);
1570 /* radeon_get_engine_clock is not reliable on APUs so just print the current clock */
1571 if ((rdev->family >= CHIP_PALM) && (rdev->flags & RADEON_IS_IGP))
1572 seq_printf(m, "current engine clock: %u0 kHz\n", rdev->pm.current_sclk);
1573 else
1574 seq_printf(m, "current engine clock: %u0 kHz\n", radeon_get_engine_clock(rdev));
1575 seq_printf(m, "default memory clock: %u0 kHz\n", rdev->pm.default_mclk);
1576 if (rdev->asic->pm.get_memory_clock)
1577 seq_printf(m, "current memory clock: %u0 kHz\n", radeon_get_memory_clock(rdev));
1578 if (rdev->pm.current_vddc)
1579 seq_printf(m, "voltage: %u mV\n", rdev->pm.current_vddc);
1580 if (rdev->asic->pm.get_pcie_lanes)
1581 seq_printf(m, "PCIE lanes: %d\n", radeon_get_pcie_lanes(rdev));
1582 }
7433874e
RM		 1583
1584 return 0;
1585}
1586
1587static struct drm_info_list radeon_pm_info_list[] = {
1588 {"radeon_pm_info", radeon_debugfs_pm_info, 0, NULL},
1589};
1590#endif
1591
c913e23a 1592static int radeon_debugfs_pm_init(struct radeon_device *rdev)
7433874e
RM		 1593{
1594#if defined(CONFIG_DEBUG_FS)
1595 return radeon_debugfs_add_files(rdev, radeon_pm_info_list, ARRAY_SIZE(radeon_pm_info_list));
1596#else
1597 return 0;
1598#endif
1599}
Linux kernel - Deliverables
This page took 0.304304 seconds and 5 git commands to generate.